
*** Running vivado
    with args -log thz_pipeline_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thz_pipeline_top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Mar  1 09:29:31 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source thz_pipeline_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1627.379 ; gain = 0.023 ; free physical = 20528 ; free virtual = 40832
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/samarth/Desktop/Vitis-AI-master/src/vai_library/dpu_task/src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/samarth/Desktop/6g_ai_ran/beamforming'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/samarth/Desktop/6g_ai_ran/cp_insertion'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/samarth/Desktop/6g_ai_ran/cp_removal'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/samarth/Desktop/6g_ai_ran/ml_kem_pqc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/samarth/Desktop/6g_ai_ran/channel_estimation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/samarth/Desktop/zcu104_dpu_workspace/DPU_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/samarth/Desktop/Vivado/2024.1/data/ip'.
Command: synth_design -top thz_pipeline_top -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7751
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 302.777 ; free physical = 18526 ; free virtual = 38623
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:2415]
INFO: [Synth 8-6157] synthesizing module 'thz_pipeline_top' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:961]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_axi_dma_0_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/synth/thz_pipeline_top_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/synth/thz_pipeline_top_axi_dma_0_0.vhd:380]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9439]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_axi_dma_0_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/synth/thz_pipeline_top_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'thz_pipeline_top_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1306]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'thz_pipeline_top_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1306]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'thz_pipeline_top_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1306]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'thz_pipeline_top_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1306]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'thz_pipeline_top_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1306]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'thz_pipeline_top_axi_dma_0_0' has 64 connections declared, but only 59 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1306]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_axi_dma_0_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/synth/thz_pipeline_top_axi_dma_0_1.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/synth/thz_pipeline_top_axi_dma_0_1.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_axi_dma_0_1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/synth/thz_pipeline_top_axi_dma_0_1.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'thz_pipeline_top_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1366]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'thz_pipeline_top_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1366]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'thz_pipeline_top_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1366]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'thz_pipeline_top_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1366]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'thz_pipeline_top_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1366]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'thz_pipeline_top_axi_dma_0_1' has 64 connections declared, but only 59 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1366]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_axi_gpio_0_3' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_gpio_0_3/synth/thz_pipeline_top_axi_gpio_0_3.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_gpio_0_3/synth/thz_pipeline_top_axi_gpio_0_3.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:446]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_axi_gpio_0_3' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_gpio_0_3/synth/thz_pipeline_top_axi_gpio_0_3.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'thz_pipeline_top_axi_smc_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/synth/thz_pipeline_top_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_172RY1V' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:950]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_one_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_0/synth/bd_fc49_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_one_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_0/synth/bd_fc49_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_fc49_psr_aclk_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/synth/bd_fc49_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/synth/bd_fc49_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/samarth/Desktop/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/samarth/Desktop/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/samarth/Desktop/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_fc49_psr_aclk_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/synth/bd_fc49_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_fc49_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:991]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_fc49_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:991]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_fc49_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:991]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_fc49_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:991]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_fc49_psr_aclk_0' has 10 connections declared, but only 6 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:991]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_172RY1V' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:950]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_RQ8CU0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1000]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_m00e_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_26/synth/bd_fc49_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_m00e_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_26/synth/bd_fc49_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_RQ8CU0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1000]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_EDYWGK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1371]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_m00arn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_21/synth/bd_fc49_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_m00arn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_21/synth/bd_fc49_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_m00awn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_23/synth/bd_fc49_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_m00awn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_23/synth/bd_fc49_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_m00bn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_25/synth/bd_fc49_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_m00bn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_25/synth/bd_fc49_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_m00rn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_22/synth/bd_fc49_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_m00rn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_22/synth/bd_fc49_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_m00wn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_24/synth/bd_fc49_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_m00wn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_24/synth/bd_fc49_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_EDYWGK' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1371]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_m00s2a_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_20/synth/bd_fc49_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_m00s2a_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_20/synth/bd_fc49_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s00a2s_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_10/synth/bd_fc49_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s00a2s_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_10/synth/bd_fc49_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1QD7U2J' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1676]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s00mmu_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_7/synth/bd_fc49_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s00mmu_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_7/synth/bd_fc49_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s00sic_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_9/synth/bd_fc49_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s00sic_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_9/synth/bd_fc49_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s00tr_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_8/synth/bd_fc49_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s00tr_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_8/synth/bd_fc49_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_fc49_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1923]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_fc49_s00tr_0' has 38 connections declared, but only 37 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1923]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1QD7U2J' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1676]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1W477J5' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1963]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_sarn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_11/synth/bd_fc49_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_sarn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_11/synth/bd_fc49_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_srn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_12/synth/bd_fc49_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_srn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_12/synth/bd_fc49_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1W477J5' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:1963]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s01a2s_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_16/synth/bd_fc49_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s01a2s_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_16/synth/bd_fc49_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_YBP3QN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2094]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s01mmu_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_13/synth/bd_fc49_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s01mmu_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_13/synth/bd_fc49_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s01sic_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_15/synth/bd_fc49_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s01sic_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_15/synth/bd_fc49_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_s01tr_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_14/synth/bd_fc49_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_s01tr_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_14/synth/bd_fc49_s01tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_fc49_s01tr_0' is unconnected for instance 's01_transaction_regulator' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2392]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_fc49_s01tr_0' has 46 connections declared, but only 45 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2392]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_YBP3QN' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2094]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_SZ89EF' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2440]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_sawn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_17/synth/bd_fc49_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_sawn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_17/synth/bd_fc49_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_sbn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_19/synth/bd_fc49_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_sbn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_19/synth/bd_fc49_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_swn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_18/synth/bd_fc49_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_swn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_18/synth/bd_fc49_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_SZ89EF' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2440]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_17ZJW8L' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2626]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_arsw_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_2/synth/bd_fc49_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_arsw_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_2/synth/bd_fc49_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_awsw_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_4/synth/bd_fc49_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_awsw_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_4/synth/bd_fc49_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_bsw_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_6/synth/bd_fc49_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_bsw_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_6/synth/bd_fc49_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_rsw_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_3/synth/bd_fc49_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_rsw_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_3/synth/bd_fc49_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fc49_wsw_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_5/synth/bd_fc49_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49_wsw_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_5/synth/bd_fc49_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_17ZJW8L' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:2626]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_17ZJW8L' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_17ZJW8L' has 77 connections declared, but only 66 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:881]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc49' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:10]
INFO: [Synth 8-6155] done synthesizing module 'thz_pipeline_top_axi_smc_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/synth/thz_pipeline_top_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'thz_pipeline_top_axi_smc_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/synth/thz_pipeline_top_axi_smc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1G76ASP' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:950]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_one_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_0/synth/bd_3c88_one_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_one_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_0/synth/bd_3c88_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_3c88_psr_aclk_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/synth/bd_3c88_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/synth/bd_3c88_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_3c88_psr_aclk_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/synth/bd_3c88_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_3c88_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:991]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_3c88_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:991]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_3c88_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:991]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_3c88_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:991]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_3c88_psr_aclk_0' has 10 connections declared, but only 6 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:991]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1G76ASP' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:950]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_J0RZLE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1000]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_m00e_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_26/synth/bd_3c88_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_m00e_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_26/synth/bd_3c88_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_J0RZLE' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1000]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_5R38PQ' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1371]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_m00arn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_21/synth/bd_3c88_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_m00arn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_21/synth/bd_3c88_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_m00awn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_23/synth/bd_3c88_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_m00awn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_23/synth/bd_3c88_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_m00bn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_25/synth/bd_3c88_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_m00bn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_25/synth/bd_3c88_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_m00rn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_22/synth/bd_3c88_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_m00rn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_22/synth/bd_3c88_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_m00wn_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_24/synth/bd_3c88_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_m00wn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_24/synth/bd_3c88_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_5R38PQ' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1371]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_m00s2a_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_20/synth/bd_3c88_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_m00s2a_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_20/synth/bd_3c88_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_s00a2s_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_10/synth/bd_3c88_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_s00a2s_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_10/synth/bd_3c88_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1JEB569' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1676]
INFO: [Synth 8-6157] synthesizing module 'bd_3c88_s00mmu_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_7/synth/bd_3c88_s00mmu_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_s00mmu_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_7/synth/bd_3c88_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_s00sic_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_9/synth/bd_3c88_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_s00tr_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_8/synth/bd_3c88_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_3c88_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1923]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_3c88_s00tr_0' has 38 connections declared, but only 37 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1923]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1JEB569' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:1676]
INFO: [Synth 8-6155] done synthesizing module 'bd_3c88_sarn_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_11/synth/bd_3c88_sarn_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_3c88_s01tr_0' is unconnected for instance 's01_transaction_regulator' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:2392]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_3c88_s01tr_0' has 46 connections declared, but only 45 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:2392]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_1FL0HDR' is unconnected for instance 'switchboards' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_1FL0HDR' has 77 connections declared, but only 66 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:881]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
WARNING: [Synth 8-7071] port 'ap_done' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'in_stream_0_TREADY' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'in_stream_1_TREADY' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'out_stream_0_TKEEP' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'out_stream_0_TSTRB' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'out_stream_1_TKEEP' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7071] port 'out_stream_1_TSTRB' of module 'thz_pipeline_top_beamformer_top_0_3' is unconnected for instance 'beamformer_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
WARNING: [Synth 8-7023] instance 'beamformer_top_0' of module 'thz_pipeline_top_beamformer_top_0_3' has 36 connections declared, but only 27 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1633]
INFO: [Synth 8-3876] $readmem data file './chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_RE_ROM_AUTO_1R.dat' is read successfully [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_RE_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R.dat' is read successfully [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R.dat' is read successfully [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R.v:28]
WARNING: [Synth 8-7071] port 'ap_done' of module 'thz_pipeline_top_chan_est_top_0_1' is unconnected for instance 'chan_est_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1661]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'thz_pipeline_top_chan_est_top_0_1' is unconnected for instance 'chan_est_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1661]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'thz_pipeline_top_chan_est_top_0_1' is unconnected for instance 'chan_est_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1661]
WARNING: [Synth 8-7071] port 'fft_in_0_TREADY' of module 'thz_pipeline_top_chan_est_top_0_1' is unconnected for instance 'chan_est_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1661]
WARNING: [Synth 8-7071] port 'fft_in_1_TREADY' of module 'thz_pipeline_top_chan_est_top_0_1' is unconnected for instance 'chan_est_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1661]
WARNING: [Synth 8-7023] instance 'chan_est_top_0' of module 'thz_pipeline_top_chan_est_top_0_1' has 25 connections declared, but only 20 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1661]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/f214/hdl/verilog/cp_insertion_sparsemux_9_2_32_1_1.v:55]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/f214/hdl/verilog/cp_insertion_sparsemux_9_2_4_1_1.v:55]
WARNING: [Synth 8-7071] port 'ap_done' of module 'thz_pipeline_top_cp_insertion_0_0' is unconnected for instance 'cp_insertion_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1682]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'thz_pipeline_top_cp_insertion_0_0' is unconnected for instance 'cp_insertion_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1682]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'thz_pipeline_top_cp_insertion_0_0' is unconnected for instance 'cp_insertion_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1682]
WARNING: [Synth 8-7071] port 'in_stream_TREADY' of module 'thz_pipeline_top_cp_insertion_0_0' is unconnected for instance 'cp_insertion_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1682]
WARNING: [Synth 8-7023] instance 'cp_insertion_0' of module 'thz_pipeline_top_cp_insertion_0_0' has 18 connections declared, but only 14 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1682]
WARNING: [Synth 8-7071] port 'ap_done' of module 'thz_pipeline_top_cp_insertion_1_0' is unconnected for instance 'cp_insertion_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1697]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'thz_pipeline_top_cp_insertion_1_0' is unconnected for instance 'cp_insertion_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1697]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'thz_pipeline_top_cp_insertion_1_0' is unconnected for instance 'cp_insertion_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1697]
WARNING: [Synth 8-7071] port 'in_stream_TREADY' of module 'thz_pipeline_top_cp_insertion_1_0' is unconnected for instance 'cp_insertion_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1697]
WARNING: [Synth 8-7023] instance 'cp_insertion_1' of module 'thz_pipeline_top_cp_insertion_1_0' has 18 connections declared, but only 14 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1697]
WARNING: [Synth 8-7071] port 'ap_done' of module 'thz_pipeline_top_cp_removal_0_0' is unconnected for instance 'cp_removal_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1712]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'thz_pipeline_top_cp_removal_0_0' is unconnected for instance 'cp_removal_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1712]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'thz_pipeline_top_cp_removal_0_0' is unconnected for instance 'cp_removal_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1712]
WARNING: [Synth 8-7071] port 'out_stream_TSTRB' of module 'thz_pipeline_top_cp_removal_0_0' is unconnected for instance 'cp_removal_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1712]
WARNING: [Synth 8-7023] instance 'cp_removal_0' of module 'thz_pipeline_top_cp_removal_0_0' has 18 connections declared, but only 14 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1712]
WARNING: [Synth 8-7071] port 'ap_done' of module 'thz_pipeline_top_cp_removal_0_1' is unconnected for instance 'cp_removal_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1727]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'thz_pipeline_top_cp_removal_0_1' is unconnected for instance 'cp_removal_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1727]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'thz_pipeline_top_cp_removal_0_1' is unconnected for instance 'cp_removal_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1727]
WARNING: [Synth 8-7071] port 'out_stream_TSTRB' of module 'thz_pipeline_top_cp_removal_0_1' is unconnected for instance 'cp_removal_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1727]
WARNING: [Synth 8-7023] instance 'cp_removal_1' of module 'thz_pipeline_top_cp_removal_0_1' has 18 connections declared, but only 14 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1727]
INFO: [Synth 8-155] case statement is not full and has no default [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_control_s_axi.v:204]
WARNING: [Synth 8-7071] port 'interrupt' of module 'thz_pipeline_top_mlkem_top_0_1' is unconnected for instance 'mlkem_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1742]
WARNING: [Synth 8-7071] port 'out_stream_TKEEP' of module 'thz_pipeline_top_mlkem_top_0_1' is unconnected for instance 'mlkem_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1742]
WARNING: [Synth 8-7071] port 'out_stream_TSTRB' of module 'thz_pipeline_top_mlkem_top_0_1' is unconnected for instance 'mlkem_top_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1742]
WARNING: [Synth 8-7023] instance 'mlkem_top_0' of module 'thz_pipeline_top_mlkem_top_0_1' has 32 connections declared, but only 29 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1742]
WARNING: [Synth 8-7071] port 'interrupt' of module 'thz_pipeline_top_mlkem_top_1_1' is unconnected for instance 'mlkem_top_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1772]
WARNING: [Synth 8-7071] port 'out_stream_TKEEP' of module 'thz_pipeline_top_mlkem_top_1_1' is unconnected for instance 'mlkem_top_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1772]
WARNING: [Synth 8-7071] port 'out_stream_TSTRB' of module 'thz_pipeline_top_mlkem_top_1_1' is unconnected for instance 'mlkem_top_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1772]
WARNING: [Synth 8-7023] instance 'mlkem_top_1' of module 'thz_pipeline_top_mlkem_top_1_1' has 32 connections declared, but only 29 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1772]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-226] default block is never used [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'SI_REG' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'MI_REG' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'thz_pipeline_top_xbar_0' is unconnected for instance 'xbar' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:2981]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'thz_pipeline_top_xbar_0' is unconnected for instance 'xbar' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:2981]
WARNING: [Synth 8-7023] instance 'xbar' of module 'thz_pipeline_top_xbar_0' has 40 connections declared, but only 38 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:2981]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_rst_ps8_0_266M_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/synth/thz_pipeline_top_rst_ps8_0_266M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/synth/thz_pipeline_top_rst_ps8_0_266M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/samarth/Desktop/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_rst_ps8_0_266M_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/synth/thz_pipeline_top_rst_ps8_0_266M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'thz_pipeline_top_rst_ps8_0_266M_0' is unconnected for instance 'rst_ps8_0_266M' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1937]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'thz_pipeline_top_rst_ps8_0_266M_0' is unconnected for instance 'rst_ps8_0_266M' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1937]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'thz_pipeline_top_rst_ps8_0_266M_0' is unconnected for instance 'rst_ps8_0_266M' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1937]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'thz_pipeline_top_rst_ps8_0_266M_0' is unconnected for instance 'rst_ps8_0_266M' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1937]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_266M' of module 'thz_pipeline_top_rst_ps8_0_266M_0' has 10 connections declared, but only 6 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1937]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_xfft_0_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_0/synth/thz_pipeline_top_xfft_0_0.vhd:79]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_NSSR bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 10 - type: integer 
	Parameter C_ARCH bound to: 1 - type: integer 
	Parameter C_HAS_NFFT bound to: 1 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 0 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
	Parameter C_SYSTOLICFFT_INV bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_12' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/911f/hdl/xfft_v9_1.vhd:58' bound to instance 'U0' of component 'xfft_v9_1_12' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_0/synth/thz_pipeline_top_xfft_0_0.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_xfft_0_0' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_0/synth/thz_pipeline_top_xfft_0_0.vhd:79]
WARNING: [Synth 8-7071] port 's_axis_config_tready' of module 'thz_pipeline_top_xfft_0_0' is unconnected for instance 'xfft_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1944]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'thz_pipeline_top_xfft_0_0' is unconnected for instance 'xfft_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1944]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'thz_pipeline_top_xfft_0_0' is unconnected for instance 'xfft_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1944]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'thz_pipeline_top_xfft_0_0' is unconnected for instance 'xfft_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1944]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'thz_pipeline_top_xfft_0_0' is unconnected for instance 'xfft_0' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1944]
WARNING: [Synth 8-7023] instance 'xfft_0' of module 'thz_pipeline_top_xfft_0_0' has 15 connections declared, but only 10 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1944]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_xfft_0_2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_2/synth/thz_pipeline_top_xfft_0_2.vhd:79]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_NSSR bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 10 - type: integer 
	Parameter C_ARCH bound to: 1 - type: integer 
	Parameter C_HAS_NFFT bound to: 1 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 0 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
	Parameter C_SYSTOLICFFT_INV bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_12' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/911f/hdl/xfft_v9_1.vhd:58' bound to instance 'U0' of component 'xfft_v9_1_12' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_2/synth/thz_pipeline_top_xfft_0_2.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_xfft_0_2' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_2/synth/thz_pipeline_top_xfft_0_2.vhd:79]
WARNING: [Synth 8-7071] port 's_axis_config_tready' of module 'thz_pipeline_top_xfft_0_2' is unconnected for instance 'xfft_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1955]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'thz_pipeline_top_xfft_0_2' is unconnected for instance 'xfft_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1955]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'thz_pipeline_top_xfft_0_2' is unconnected for instance 'xfft_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1955]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'thz_pipeline_top_xfft_0_2' is unconnected for instance 'xfft_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1955]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'thz_pipeline_top_xfft_0_2' is unconnected for instance 'xfft_1' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1955]
WARNING: [Synth 8-7023] instance 'xfft_1' of module 'thz_pipeline_top_xfft_0_2' has 15 connections declared, but only 10 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1955]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_xfft_0_3' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_3/synth/thz_pipeline_top_xfft_0_3.vhd:79]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_NSSR bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 10 - type: integer 
	Parameter C_ARCH bound to: 1 - type: integer 
	Parameter C_HAS_NFFT bound to: 1 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 0 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
	Parameter C_SYSTOLICFFT_INV bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_12' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/911f/hdl/xfft_v9_1.vhd:58' bound to instance 'U0' of component 'xfft_v9_1_12' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_3/synth/thz_pipeline_top_xfft_0_3.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_xfft_0_3' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_3/synth/thz_pipeline_top_xfft_0_3.vhd:79]
WARNING: [Synth 8-7071] port 's_axis_config_tready' of module 'thz_pipeline_top_xfft_0_3' is unconnected for instance 'xfft_2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1966]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'thz_pipeline_top_xfft_0_3' is unconnected for instance 'xfft_2' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1966]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'xfft_2' of module 'thz_pipeline_top_xfft_0_3' has 15 connections declared, but only 10 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1966]
INFO: [Synth 8-638] synthesizing module 'thz_pipeline_top_xfft_0_4' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_4/synth/thz_pipeline_top_xfft_0_4.vhd:79]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu7ev-ffvc1156-2-e - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_NSSR bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 10 - type: integer 
	Parameter C_ARCH bound to: 1 - type: integer 
	Parameter C_HAS_NFFT bound to: 1 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 0 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 1 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
	Parameter C_SYSTOLICFFT_INV bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_12' declared at '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/911f/hdl/xfft_v9_1.vhd:58' bound to instance 'U0' of component 'xfft_v9_1_12' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_4/synth/thz_pipeline_top_xfft_0_4.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'thz_pipeline_top_xfft_0_4' (0#1) [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_xfft_0_4/synth/thz_pipeline_top_xfft_0_4.vhd:79]
WARNING: [Synth 8-7023] instance 'xfft_3' of module 'thz_pipeline_top_xfft_0_4' has 15 connections declared, but only 10 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1977]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4599]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4600]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4601]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAIN' does not match port width (8) of module 'PS8' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4612]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4613]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4614]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3790]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/synth/thz_pipeline_top_zynq_ultra_ps_e_0_0.v:478]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'thz_pipeline_top_zynq_ultra_ps_e_0_0' has 122 connections declared, but only 116 given [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/synth/thz_pipeline_top.v:1992]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3987]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3988]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:5635]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:5636]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15074]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20668]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7997]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:8308]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12817]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12818]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13156]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26239]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26443]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26899]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:27444]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:27943]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28036]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28037]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:47314]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:16878]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:16883]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:21994]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22020]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22710]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22703]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22683]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:489]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_172RY1V does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/synth/bd_fc49.v:970]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1G76ASP does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/synth/bd_3c88.v:970]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_control_s_axi.v:265]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:289]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1309]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1310]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1311]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1312]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 3802.133 ; gain = 1067.566 ; free physical = 18151 ; free virtual = 38260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 3802.133 ; gain = 1067.566 ; free physical = 18178 ; free virtual = 38257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 3802.133 ; gain = 1067.566 ; free physical = 18178 ; free virtual = 38257
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3802.133 ; gain = 0.000 ; free physical = 18177 ; free virtual = 38292
INFO: [Netlist 29-17] Analyzing 3451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_21/bd_3c88_m00arn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_21/bd_3c88_m00arn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_21/bd_3c88_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/thz_pipeline_top_axi_dma_0_1.xdc] for cell 'axi_dma_1/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/thz_pipeline_top_axi_dma_0_1.xdc] for cell 'axi_dma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/thz_pipeline_top_axi_dma_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/bd_3c88_psr_aclk_0_board.xdc] for cell 'axi_smc1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/bd_3c88_psr_aclk_0_board.xdc] for cell 'axi_smc1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/bd_3c88_psr_aclk_0.xdc] for cell 'axi_smc1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/bd_3c88_psr_aclk_0.xdc] for cell 'axi_smc1/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_1/bd_3c88_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_11/bd_3c88_sarn_0_clocks.xdc] for cell 'axi_smc1/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_11/bd_3c88_sarn_0_clocks.xdc] for cell 'axi_smc1/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_11/bd_3c88_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_12/bd_3c88_srn_0_clocks.xdc] for cell 'axi_smc1/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_12/bd_3c88_srn_0_clocks.xdc] for cell 'axi_smc1/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_12/bd_3c88_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_17/bd_3c88_sawn_0_clocks.xdc] for cell 'axi_smc1/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_17/bd_3c88_sawn_0_clocks.xdc] for cell 'axi_smc1/inst/s01_nodes/s01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_17/bd_3c88_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_18/bd_3c88_swn_0_clocks.xdc] for cell 'axi_smc1/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_18/bd_3c88_swn_0_clocks.xdc] for cell 'axi_smc1/inst/s01_nodes/s01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_18/bd_3c88_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_19/bd_3c88_sbn_0_clocks.xdc] for cell 'axi_smc1/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_19/bd_3c88_sbn_0_clocks.xdc] for cell 'axi_smc1/inst/s01_nodes/s01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_19/bd_3c88_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/thz_pipeline_top_axi_dma_0_0.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/thz_pipeline_top_axi_dma_0_0.xdc] for cell 'axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/thz_pipeline_top_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_22/bd_3c88_m00rn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_22/bd_3c88_m00rn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_22/bd_3c88_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_23/bd_3c88_m00awn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_23/bd_3c88_m00awn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_23/bd_3c88_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_24/bd_3c88_m00wn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_24/bd_3c88_m00wn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_24/bd_3c88_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_25/bd_3c88_m00bn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_25/bd_3c88_m00bn_0_clocks.xdc] for cell 'axi_smc1/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/bd_0/ip/ip_25/bd_3c88_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/smartconnect.xdc] for cell 'axi_smc1/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/smartconnect.xdc] for cell 'axi_smc1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_1/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_gpio_0_3/thz_pipeline_top_axi_gpio_0_3_board.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_gpio_0_3/thz_pipeline_top_axi_gpio_0_3_board.xdc] for cell 'axi_gpio_0/U0'
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_gpio_0_3/thz_pipeline_top_axi_gpio_0_3.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_gpio_0_3/thz_pipeline_top_axi_gpio_0_3.xdc] for cell 'axi_gpio_0/U0'
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/bd_fc49_psr_aclk_0_board.xdc] for cell 'axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/bd_fc49_psr_aclk_0_board.xdc] for cell 'axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/thz_pipeline_top_rst_ps8_0_266M_0.xdc] for cell 'rst_ps8_0_266M/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/thz_pipeline_top_rst_ps8_0_266M_0.xdc] for cell 'rst_ps8_0_266M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/thz_pipeline_top_rst_ps8_0_266M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/thz_pipeline_top_rst_ps8_0_266M_0_board.xdc] for cell 'rst_ps8_0_266M/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/thz_pipeline_top_rst_ps8_0_266M_0_board.xdc] for cell 'rst_ps8_0_266M/U0'
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/thz_pipeline_top_zynq_ultra_ps_e_0_0.xdc] for cell 'zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/thz_pipeline_top_zynq_ultra_ps_e_0_0.xdc] for cell 'zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/smartconnect.xdc] for cell 'axi_smc/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/smartconnect.xdc] for cell 'axi_smc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_25/bd_fc49_m00bn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_25/bd_fc49_m00bn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_25/bd_fc49_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_24/bd_fc49_m00wn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_24/bd_fc49_m00wn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_24/bd_fc49_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_23/bd_fc49_m00awn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_23/bd_fc49_m00awn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_23/bd_fc49_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_22/bd_fc49_m00rn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_22/bd_fc49_m00rn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_22/bd_fc49_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_21/bd_fc49_m00arn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_21/bd_fc49_m00arn_0_clocks.xdc] for cell 'axi_smc/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_21/bd_fc49_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_19/bd_fc49_sbn_0_clocks.xdc] for cell 'axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_19/bd_fc49_sbn_0_clocks.xdc] for cell 'axi_smc/inst/s01_nodes/s01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_19/bd_fc49_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_18/bd_fc49_swn_0_clocks.xdc] for cell 'axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_18/bd_fc49_swn_0_clocks.xdc] for cell 'axi_smc/inst/s01_nodes/s01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_18/bd_fc49_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_17/bd_fc49_sawn_0_clocks.xdc] for cell 'axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_17/bd_fc49_sawn_0_clocks.xdc] for cell 'axi_smc/inst/s01_nodes/s01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_17/bd_fc49_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_12/bd_fc49_srn_0_clocks.xdc] for cell 'axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_12/bd_fc49_srn_0_clocks.xdc] for cell 'axi_smc/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_12/bd_fc49_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_11/bd_fc49_sarn_0_clocks.xdc] for cell 'axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_11/bd_fc49_sarn_0_clocks.xdc] for cell 'axi_smc/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_11/bd_fc49_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/bd_fc49_psr_aclk_0.xdc] for cell 'axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/bd_fc49_psr_aclk_0.xdc] for cell 'axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/bd_fc49_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/thz_pipeline_top_ooc.xdc]
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/thz_pipeline_top_ooc.xdc]
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/thz_pipeline_top_axi_dma_0_0_clocks.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/thz_pipeline_top_axi_dma_0_0_clocks.xdc] for cell 'axi_dma_0/U0'
Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/thz_pipeline_top_axi_dma_0_1_clocks.xdc] for cell 'axi_dma_1/U0'
Finished Parsing XDC File [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_1/thz_pipeline_top_axi_dma_0_1_clocks.xdc] for cell 'axi_dma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/samarth/Desktop/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thz_pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thz_pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 108 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4350.703 ; gain = 0.000 ; free physical = 17751 ; free virtual = 37871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 36 instances
  FDE => FDRE: 168 instances
  FDR => FDRE: 84 instances
  RAMB18E1 => RAMB18E2: 16 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4350.703 ; gain = 0.000 ; free physical = 17753 ; free virtual = 37873
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:54 ; elapsed = 00:01:38 . Memory (MB): peak = 4350.703 ; gain = 1616.137 ; free physical = 17714 ; free virtual = 37823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:54 ; elapsed = 00:01:38 . Memory (MB): peak = 4358.707 ; gain = 1624.141 ; free physical = 17714 ; free virtual = 37823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/thz_pipeline_top_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc, line 334).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_ultra_ps_e_0/inst. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc, line 339).
Applied set_property KEEP_HIERARCHY = SOFT for rst_ps8_0_266M/U0. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc, line 342).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc, line 350).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_1/U0. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc, line 362).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc, line 442).
Applied set_property KEEP_HIERARCHY = SOFT for axi_gpio_0/U0. (constraint file  /home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/dont_touch.xdc, line 463).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xfft_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rst_ps8_0_266M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xfft_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mlkem_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mlkem_top_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for beamformer_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cp_removal_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cp_removal_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xfft_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xfft_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cp_insertion_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cp_insertion_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_broadcaster_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_broadcaster_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for chan_est_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_1/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_1/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_1/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_smc1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:38 . Memory (MB): peak = 4358.707 ; gain = 1624.141 ; free physical = 17713 ; free virtual = 37823
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_13_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'beamformer_top_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'beamformer_top_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'beamformer_top_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'k_2_reg_227_reg' and it is trimmed from '11' to '10' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_buf_loop.v:199]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln46_1_reg_465_reg' and it is trimmed from '18' to '15' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_pilot_scan.v:455]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln46_3_reg_473_reg' and it is trimmed from '18' to '15' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_pilot_scan.v:456]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln266_reg_271_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_zoh_fill.v:311]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln266_reg_271_pp0_iter2_reg_reg' and it is trimmed from '11' to '10' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_zoh_fill.v:310]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln266_reg_271_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_zoh_fill.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln266_reg_271_reg' and it is trimmed from '11' to '10' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_chan_est_top_Pipeline_zoh_fill.v:298]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'chan_est_top_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'chan_est_top_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'chan_est_top_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cp_insertion_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cp_insertion_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cp_insertion_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cp_removal_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cp_removal_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cp_removal_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mlkem_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mlkem_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mlkem_top_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mlkem_top_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mlkem_top_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_13_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'beamformer_top_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'beamformer_top_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'beamformer_top_regslice_both__parameterized1'
INFO: [Synth 8-6904] The RAM "chan_est_top_pilot_h_re_RAM_AUTO_1R1W:/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'chan_est_top_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'chan_est_top_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'chan_est_top_regslice_both__parameterized1'
INFO: [Synth 8-6904] The RAM "cp_insertion_buf_strb_RAM_AUTO_1R1W:/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cp_insertion_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cp_insertion_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cp_insertion_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cp_removal_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cp_removal_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cp_removal_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mlkem_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mlkem_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mlkem_top_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mlkem_top_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mlkem_top_regslice_both__parameterized1'
INFO: [Synth 8-6904] The RAM "mlkem_top_fifo_w16_d256_A_ram:/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:01:52 . Memory (MB): peak = 4358.707 ; gain = 1624.141 ; free physical = 17664 ; free virtual = 37791
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'axis_broadcaster_v1_1_30_core:/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_1_util_vector2axis) to 'axis_broadcaster_v1_1_30_core:/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'mlkem_top:/write_phase_U0/regslice_both_out_stream_V_keep_V_U' (mlkem_top_regslice_both__parameterized0) to 'mlkem_top:/write_phase_U0/regslice_both_out_stream_V_strb_V_U'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "i_513_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '185' to '107' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:12121]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '185' to '107' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:12121]
INFO: [Synth 8-6904] The RAM "i_513_0/axi_dma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '185' to '107' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:12121]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '185' to '107' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:12121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_28s_29_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_28s_29_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_29s_29_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_29s_29_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_26s_29_4_1_U21/mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_26s_29_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_26s_29_4_1_U21/mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_26s_29_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/read_phase_U0/regslice_both_in_stream_V_data_V_U/data_p1_reg' and it is trimmed from '32' to '16' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_regslice_both.v:42]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/read_phase_U0/regslice_both_in_stream_V_data_V_U/data_p2_reg' and it is trimmed from '32' to '16' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_regslice_both.v:64]
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_1/inst/coeff_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_28s_29_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_28s_29_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_29s_29_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_29s_29_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_26s_29_4_1_U21/mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_26s_29_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_26s_29_4_1_U21/mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_mac_muladd_16s_13s_26s_29_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/read_phase_U0/regslice_both_in_stream_V_data_V_U/data_p1_reg' and it is trimmed from '32' to '16' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_regslice_both.v:42]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/read_phase_U0/regslice_both_in_stream_V_data_V_U/data_p2_reg' and it is trimmed from '32' to '16' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/62a1/hdl/verilog/mlkem_top_regslice_both.v:64]
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_0/inst/coeff_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_0/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_1_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_2_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_3_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_1_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_2_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_3_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_mulsub_16s_15s_30s_30_4_1_U18/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_mulsub_16s_15s_30s_30_4_1_U18/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U17/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_muladd_16s_15s_30s_30_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U17/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_muladd_16s_15s_30s_30_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_mulsub_16s_15s_30s_30_4_1_U20/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_mulsub_16s_15s_30s_30_4_1_U20/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U19/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_muladd_16s_15s_30s_30_4_1.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U19/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/7d15/hdl/verilog/chan_est_top_mac_muladd_16s_15s_30s_30_4_1.v:37]
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_im_1_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_im_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_re_1_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_re_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6904] The RAM "i_513_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6904] The RAM "i_513_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 41 bits.
RAM ("i_513_0/axis_data_fifo_1/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_1/inst/coeff_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_1/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_0/inst/coeff_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/mlkem_top_0/inst/result_stream_U/U_mlkem_top_fifo_w16_d256_A_ram/mem_reg" of size (depth=255 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("i_513_0/cp_insertion_1/inst/buf_data_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_0/cp_insertion_1/inst/buf_data_1_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_0/cp_insertion_1/inst/buf_data_2_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_0/cp_insertion_1/inst/buf_data_3_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_1_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_2_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_0/cp_insertion_1/inst/buf_strb_3_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("i_513_1/cp_insertion_0/inst/buf_data_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/cp_insertion_0/inst/buf_data_1_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/cp_insertion_0/inst/buf_data_2_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/cp_insertion_0/inst/buf_data_3_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_1_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_2_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/cp_insertion_0/inst/buf_strb_3_U/ram_reg" of size (depth=256 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("i_513_1/chan_est_top_0/inst/fft_re_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/fft_re_1_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/fft_im_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/fft_im_1_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_re_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_re_1_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_re_2_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_re_3_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_im_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_im_1_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_im_2_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/chan_est_top_0/inst/w_im_3_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_im_1_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_im_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_re_1_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_513_1/chan_est_top_0/inst/pilot_h_re_U/ram_reg" of size (depth=172 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("i_513_1/beamformer_top_0/inst/weights_re_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/beamformer_top_0/inst/weights_re_1_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/beamformer_top_0/inst/weights_re_2_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/beamformer_top_0/inst/weights_re_3_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/beamformer_top_0/inst/weights_im_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/beamformer_top_0/inst/weights_im_1_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/beamformer_top_0/inst/weights_im_2_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("i_513_1/beamformer_top_0/inst/weights_im_3_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 41 bits.
RAM ("i_513_1/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[4].gen_reset.i_nfft_reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[3].gen_set.i_nfft_reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[2].gen_reset.i_nfft_reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[1].gen_set.i_nfft_reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[0].gen_reset.i_nfft_reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P4.p4/tw2_reg_loop[0].tw2_reg) is unused and will be removed from module xfft_v9_1_12_viv.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:03:53 . Memory (MB): peak = 4358.707 ; gain = 1624.141 ; free physical = 17654 ; free virtual = 37885
---------------------------------------------------------------------------------
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mul_ln47_2_reg_507_reg_14 : 0 0 : 1879 4567 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mul_ln47_2_reg_507_reg_14 : 0 1 : 2688 4567 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mul_ln47_reg_497_reg_17 : 0 0 : 1879 4567 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mul_ln47_reg_497_reg_17 : 0 1 : 2688 4567 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U17/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg_1b : 0 0 : 2450 4448 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U17/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg_1b : 0 1 : 1998 4448 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U19/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg_18 : 0 0 : 2450 4448 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 inst/grp_chan_est_top_Pipeline_pilot_scan_fu_176/mac_muladd_16s_15s_30s_30_4_1_U19/chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0_U/m_reg_reg_18 : 0 1 : 1998 4448 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_26s_29_4_1_U21/mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 3654 3654 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_26s_29_4_1_U21/mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 3654 3654 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 2559 2559 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2559 2559 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2558 2558 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 2558 2558 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U13/tmp_product_1c : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U14/tmp_product_1e : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U15/tmp_product_21 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U16/tmp_product_22 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U17/tmp_product_20 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U18/tmp_product_1f : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U19/tmp_product_24 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U20/tmp_product_23 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U21/tmp_product_25 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U22/tmp_product_26 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U23/tmp_product_29 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U24/tmp_product_2a : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U25/tmp_product_28 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U26/tmp_product_27 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U27/tmp_product_2c : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB1 mul_16s_16s_32_1_1_U28/tmp_product_2b : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product_0 : 0 0 : 695 695 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_13ns_29_1_1_U17/tmp_product_d : 0 0 : 695 695 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product_10 : 0 0 : 407 407 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mul_16s_12ns_28_1_1_U18/tmp_product_6 : 0 0 : 407 407 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg_11 : 0 0 : 404 404 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_28s_29_4_1_U23/mlkem_top_mac_muladd_16s_13s_28s_29_4_1_DSP48_0_U/a_reg_reg_8 : 0 0 : 404 404 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg_2 : 0 0 : 404 404 : Used 1 time 0
 Sort Area is thz_pipeline_top__GCB0 inst/process_phase_U0/grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38/mac_muladd_16s_13s_29s_29_4_1_U22/mlkem_top_mac_muladd_16s_13s_29s_29_4_1_DSP48_0_U/a_reg_reg_e : 0 0 : 404 404 : Used 1 time 0
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:18 ; elapsed = 00:04:06 . Memory (MB): peak = 5294.637 ; gain = 2560.070 ; free physical = 16777 ; free virtual = 37039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 41 bits.
INFO: [Synth 8-5556] The block RAM "i_513_0/axis_data_fifo_1/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("i_513_0/axis_data_fifo_1/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 41 bits.
INFO: [Synth 8-5556] The block RAM "i_513_1/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("i_513_1/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:29 ; elapsed = 00:04:17 . Memory (MB): peak = 5419.840 ; gain = 2685.273 ; free physical = 16619 ; free virtual = 36906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_513_1/chan_est_top_0/inst/fft_re_U/ram_reg_bram_0' (RAMB18E2_3) to 'i_513_1/chan_est_top_0/inst/fft_im_U/ram_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'i_513_1/chan_est_top_0/inst/w_re_U/ram_reg_bram_0' (RAMB18E2_3) to 'i_513_1/chan_est_top_0/inst/w_re_2_U/ram_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'i_513_1/chan_est_top_0/inst/w_re_1_U/ram_reg_bram_0' (RAMB18E2_3) to 'i_513_1/chan_est_top_0/inst/w_re_3_U/ram_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'i_513_1/chan_est_top_0/inst/w_im_U/ram_reg_bram_0' (RAMB18E2_3) to 'i_513_1/chan_est_top_0/inst/w_im_2_U/ram_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'i_513_1/chan_est_top_0/inst/w_im_1_U/ram_reg_bram_0' (RAMB18E2_3) to 'i_513_1/chan_est_top_0/inst/w_im_3_U/ram_reg_bram_0'
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_1/inst/buf_data_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cp_insertion_0/inst/buf_data_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chan_est_top_0/inst/fft_re_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chan_est_top_0/inst/fft_im_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chan_est_top_0/inst/fft_im_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chan_est_top_0/inst/w_re_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chan_est_top_0/inst/w_re_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chan_est_top_0/inst/w_im_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chan_est_top_0/inst/w_im_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_re_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_re_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_re_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_re_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_im_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_im_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_im_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance beamformer_top_0/inst/weights_im_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:46 ; elapsed = 00:04:35 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 16460 ; free virtual = 36746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:51 ; elapsed = 00:04:40 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 16112 ; free virtual = 36732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:51 ; elapsed = 00:04:40 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 16112 ; free virtual = 36732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:58 ; elapsed = 00:04:47 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 15885 ; free virtual = 36520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:58 ; elapsed = 00:04:47 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 15885 ; free virtual = 36520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:59 ; elapsed = 00:04:48 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 15916 ; free virtual = 36534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:59 ; elapsed = 00:04:48 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 15879 ; free virtual = 36536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                            | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_1161                                               | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_1160                               | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_1158                               | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_1148                                               | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_1147                               | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_1145                               | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_1134                                               | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_1133                               | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_1131                               | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_879                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_878                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_876                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_866                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_865                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_863                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_852                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_851                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_849                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_596                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_595                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_593                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_583                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_582                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_580                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_569                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_568                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_566                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_376                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_375                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_373                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp_363                                                | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0_362                                | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1_360                                | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp                                                    | (C'-(((D'+A'')'*B'')'))' | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized0                                    | (C+((D'+A')'*B'')')'     | 27     | 18     | 11     | 27     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp__parameterized1                                    | (C'+((D'-A'')'*B'')')'   | 27     | 18     | 48     | 27     | 45     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0        | (C'+(A'*B')')'           | 30     | 18     | 48     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|thz_pipeline_top_mlkem_top_1_1                         | ((A'*B)')'               | 30     | 18     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0        | (C'+(A*B')')'            | 30     | 18     | 48     | -      | 29     | 0    | 1    | 1    | -    | -     | 1    | 1    | 
|thz_pipeline_top_mlkem_top_1_1                         | ((A'*B)')'               | 30     | 18     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0        | (C'+(A*B')')'            | 30     | 18     | 48     | -      | 29     | 0    | 1    | 1    | -    | -     | 1    | 1    | 
|thz_pipeline_top_mlkem_top_1_1                         | A'*B                     | 30     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|thz_pipeline_top_mlkem_top_1_1                         | A'*B                     | 30     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0        | (C'+(A'*B')')'           | 30     | 18     | 48     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|thz_pipeline_top_mlkem_top_0_1                         | ((A'*B)')'               | 30     | 18     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0        | (C'+(A*B')')'            | 30     | 18     | 48     | -      | 29     | 0    | 1    | 1    | -    | -     | 1    | 1    | 
|thz_pipeline_top_mlkem_top_0_1                         | ((A'*B)')'               | 30     | 18     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|mlkem_top_mac_muladd_16s_13s_26s_29_4_1_DSP48_0        | (C'+(A*B')')'            | 30     | 18     | 48     | -      | 29     | 0    | 1    | 1    | -    | -     | 1    | 1    | 
|thz_pipeline_top_mlkem_top_0_1                         | A'*B                     | 30     | 11     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|thz_pipeline_top_mlkem_top_0_1                         | A'*B                     | 30     | 12     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|thz_pipeline_top_chan_est_top_0_1                      | (A'*B'')'                | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|thz_pipeline_top_chan_est_top_0_1                      | (A'*B'')'                | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0     | (A''*B')'                | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|thz_pipeline_top_chan_est_top_0_1                      | (PCIN+(A'*B'')')'        | 30     | 18     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0     | (A''*B')'                | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|thz_pipeline_top_chan_est_top_0_1                      | (PCIN+(A'*B'')')'        | 30     | 18     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0     | (PCIN-((A''*B')'))'      | 30     | 18     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|chan_est_top_mac_muladd_16s_15s_30s_30_4_1_DSP48_0     | (PCIN-((A''*B')'))'      | 30     | 18     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B)'                  | 30     | 0      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|beamformer_top_beamformer_top_Pipeline_subcarrier_loop | (A'*B'')'                | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_PS         |     1|
|2     |CARRY8          |   144|
|3     |DSP_ALU         |    74|
|6     |DSP_A_B_DATA    |    74|
|12    |DSP_C_DATA      |    74|
|14    |DSP_MULTIPLIER  |    74|
|16    |DSP_M_DATA      |    74|
|18    |DSP_OUTPUT      |    74|
|21    |DSP_PREADD      |    74|
|22    |DSP_PREADD_DATA |    74|
|24    |LUT1            |   911|
|25    |LUT2            |  2309|
|26    |LUT3            |  5110|
|27    |LUT4            |  2287|
|28    |LUT5            |  1730|
|29    |LUT6            |  4553|
|30    |MUXCY           |  1500|
|31    |MUXF7           |   138|
|32    |PS8             |     1|
|33    |RAM128X1S       |    64|
|34    |RAM16X1D        |     2|
|35    |RAM16X1S        |    64|
|36    |RAM32M          |     2|
|37    |RAM32M16        |   156|
|38    |RAM32X1S        |    64|
|39    |RAM64M          |    16|
|40    |RAM64M8         |    32|
|41    |RAMB18E1        |    16|
|42    |RAMB18E2        |    38|
|47    |RAMB36E2        |     6|
|49    |SRL16           |     3|
|50    |SRL16E          |  1173|
|51    |SRLC32E         |    67|
|52    |XORCY           |  1468|
|53    |FDCE            |   162|
|54    |FDE             |   160|
|55    |FDR             |    28|
|56    |FDRE            | 24083|
|57    |FDSE            |   484|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:59 ; elapsed = 00:04:48 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 15881 ; free virtual = 36540
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8490 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:57 ; elapsed = 00:04:06 . Memory (MB): peak = 5443.863 ; gain = 2160.727 ; free physical = 15881 ; free virtual = 36542
Synthesis Optimization Complete : Time (s): cpu = 00:05:00 ; elapsed = 00:04:49 . Memory (MB): peak = 5443.863 ; gain = 2709.297 ; free physical = 15881 ; free virtual = 36542
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.92 . Memory (MB): peak = 5443.863 ; gain = 0.000 ; free physical = 16109 ; free virtual = 36772
INFO: [Netlist 29-17] Analyzing 3931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_0/inst/buf_data_1_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_0/inst/buf_data_2_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_0/inst/buf_data_3_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_0/inst/buf_data_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_1/inst/buf_data_1_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_1/inst/buf_data_2_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_1/inst/buf_data_3_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cp_insertion_1/inst/buf_data_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_1/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_2/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw0.twgen0/sin_pre_read_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell xfft_3/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5771.984 ; gain = 0.000 ; free physical = 16379 ; free virtual = 36711
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 917 instances were transformed.
  (CARRY4) => CARRY8: 236 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 74 instances
  FDE => FDRE: 160 instances
  FDR => FDRE: 28 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 156 instances
  RAM32X1S => RAM32X1S (RAMS32): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 32 instances
  RAMB18E1 => RAMB18E2: 16 instances
  SRL16 => SRL16E: 3 instances

Synth Design complete | Checksum: 1ff697c3
INFO: [Common 17-83] Releasing license: Synthesis
961 Infos, 424 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:39 ; elapsed = 00:05:23 . Memory (MB): peak = 5771.984 ; gain = 4144.605 ; free physical = 16051 ; free virtual = 36598
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4739.285; main = 4419.366; forked = 397.240
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 7100.156; main = 5499.855; forked = 1656.289
INFO: [Coretcl 2-1174] Renamed 2497 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5771.984 ; gain = 0.000 ; free physical = 15946 ; free virtual = 36493
INFO: [Common 17-1381] The checkpoint '/home/samarth/Desktop/6g_ai_ran/project_1/project_1.runs/thz_pipeline_top_synth_1/thz_pipeline_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 5771.984 ; gain = 0.000 ; free physical = 16019 ; free virtual = 36570
INFO: [Vivado 12-24828] Executing command : report_utilization -file thz_pipeline_top_utilization_synth.rpt -pb thz_pipeline_top_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5771.984 ; gain = 0.000 ; free physical = 15898 ; free virtual = 36596
INFO: [Common 17-206] Exiting Vivado at Sun Mar  1 09:35:24 2026...
