5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ifdef1.vcd -o ifdef1.cdd -v ifdef1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" ifdef1.v 3 27 1
2 1 13 160019 1 0 21008 0 0 1 20 1
2 2 13 f0012 1 0 21004 0 0 1 16 0
2 3 13 b0012 3 1a 108c 1 2 1 26 1102
2 4 13 b000b 2 1 100c 0 0 1 9 b
2 5 13 b0019 3 19 100c 3 4 1 26 1102
2 6 13 70007 0 1 1400 0 0 1 9 a
2 7 13 70019 3 35 e 5 6
1 a 10 30005 1 0 0 0 1 25 1002
1 b 11 30005 1 0 0 0 1 25 102
4 7 f 7 7
3 1 main.$u0 "main.$u0" ifdef1.v 0 25 1
