// Seed: 1604956384
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd84,
    parameter id_8  = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4[1 : id_8],
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11
);
  input wire _id_11;
  output wire id_10;
  output logic [7:0] id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_12;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_7
  );
  logic id_13;
  assign id_9[1==id_11] = 1;
endmodule
