// Seed: 463676223
module module_0;
  always_ff @(posedge id_1 or posedge {1 * 1 - 1'b0 * 1,
    id_1
  })
  begin
    assert (id_1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_2 = 1;
  tri0 id_4 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
endmodule
