TimeQuest Timing Analyzer report for ex12
Wed Dec 18 20:03:32 2013
Quartus II 32-bit Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Slow Corner Signal Integrity Metrics
 49. Fast Corner Signal Integrity Metrics
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ex12                                                            ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C5E144C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; clk                                                     ; Base      ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                           ; { clk }                                                     ;
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk    ; my_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { my_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 254.52 MHz ; 254.52 MHz      ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 996.071 ; 0.000         ;
+---------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; clk                                                     ; 19.929  ; 0.000         ;
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.720 ; 0.000         ;
+---------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 996.071 ; cnt[0]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.849      ;
; 996.101 ; cnt[0]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.819      ;
; 996.217 ; cnt[0]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.703      ;
; 996.247 ; cnt[0]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.673      ;
; 996.363 ; cnt[0]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.557      ;
; 996.393 ; cnt[0]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.527      ;
; 996.509 ; cnt[0]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.411      ;
; 996.539 ; cnt[0]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.381      ;
; 996.655 ; cnt[0]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.265      ;
; 996.685 ; cnt[0]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.235      ;
; 996.800 ; cnt[0]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.119      ;
; 996.810 ; cnt[2]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.110      ;
; 996.830 ; cnt[0]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.089      ;
; 996.908 ; cnt[1]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.012      ;
; 996.924 ; cnt[1]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.996      ;
; 996.946 ; cnt[0]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.973      ;
; 996.956 ; cnt[4]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.964      ;
; 996.956 ; cnt[2]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.964      ;
; 996.976 ; cnt[0]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.943      ;
; 996.986 ; cnt[2]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.934      ;
; 997.054 ; cnt[3]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.866      ;
; 997.054 ; cnt[1]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.866      ;
; 997.070 ; cnt[1]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.850      ;
; 997.071 ; cnt[3]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.849      ;
; 997.092 ; cnt[0]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.827      ;
; 997.102 ; cnt[4]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.818      ;
; 997.102 ; cnt[2]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.818      ;
; 997.103 ; cnt[6]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.817      ;
; 997.122 ; cnt[0]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.797      ;
; 997.132 ; cnt[4]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.788      ;
; 997.132 ; cnt[2]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.788      ;
; 997.193 ; cnt[5]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.727      ;
; 997.200 ; cnt[3]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.720      ;
; 997.200 ; cnt[1]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.720      ;
; 997.216 ; cnt[1]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.704      ;
; 997.217 ; cnt[3]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.703      ;
; 997.222 ; cnt[5]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.698      ;
; 997.238 ; cnt[0]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.681      ;
; 997.248 ; cnt[4]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.672      ;
; 997.248 ; cnt[2]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.672      ;
; 997.249 ; cnt[8]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.671      ;
; 997.249 ; cnt[6]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.671      ;
; 997.268 ; cnt[0]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.651      ;
; 997.278 ; cnt[4]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.642      ;
; 997.278 ; cnt[2]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.642      ;
; 997.279 ; cnt[6]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.641      ;
; 997.339 ; cnt[7]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.581      ;
; 997.339 ; cnt[5]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.581      ;
; 997.346 ; cnt[3]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.574      ;
; 997.346 ; cnt[1]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.574      ;
; 997.362 ; cnt[1]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.558      ;
; 997.363 ; cnt[3]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.557      ;
; 997.367 ; cnt[7]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.553      ;
; 997.368 ; cnt[5]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.552      ;
; 997.394 ; cnt[4]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.526      ;
; 997.394 ; cnt[2]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.526      ;
; 997.395 ; cnt[8]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.525      ;
; 997.395 ; cnt[6]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.525      ;
; 997.396 ; cnt[10]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.524      ;
; 997.424 ; cnt[4]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.496      ;
; 997.424 ; cnt[2]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.496      ;
; 997.425 ; cnt[8]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.495      ;
; 997.425 ; cnt[6]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.495      ;
; 997.485 ; cnt[9]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.435      ;
; 997.485 ; cnt[7]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.435      ;
; 997.485 ; cnt[5]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.435      ;
; 997.492 ; cnt[3]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.428      ;
; 997.492 ; cnt[1]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.428      ;
; 997.508 ; cnt[1]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.412      ;
; 997.509 ; cnt[3]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.411      ;
; 997.513 ; cnt[9]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.407      ;
; 997.513 ; cnt[7]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.407      ;
; 997.514 ; cnt[5]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.406      ;
; 997.539 ; cnt[2]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.380      ;
; 997.540 ; cnt[4]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.380      ;
; 997.541 ; cnt[12]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.379      ;
; 997.541 ; cnt[8]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.379      ;
; 997.541 ; cnt[6]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.379      ;
; 997.542 ; cnt[10]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.378      ;
; 997.570 ; cnt[4]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.350      ;
; 997.570 ; cnt[2]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.350      ;
; 997.571 ; cnt[8]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.349      ;
; 997.571 ; cnt[6]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.349      ;
; 997.572 ; cnt[10]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.348      ;
; 997.631 ; cnt[9]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.289      ;
; 997.631 ; cnt[7]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.289      ;
; 997.631 ; cnt[5]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.289      ;
; 997.637 ; cnt[1]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.282      ;
; 997.638 ; cnt[3]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.282      ;
; 997.640 ; cnt[11]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.280      ;
; 997.653 ; cnt[1]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.266      ;
; 997.655 ; cnt[3]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.265      ;
; 997.656 ; cnt[11]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.264      ;
; 997.659 ; cnt[9]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.261      ;
; 997.659 ; cnt[7]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.261      ;
; 997.660 ; cnt[5]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.260      ;
; 997.685 ; cnt[4]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.234      ;
; 997.685 ; cnt[2]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.234      ;
; 997.686 ; cnt[14]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.234      ;
; 997.687 ; cnt[12]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.233      ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.453 ; cnt[0]    ; cnt[0]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.509 ; cnt[19]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.736 ; cnt[5]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; cnt[6]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; cnt[7]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; cnt[8]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; cnt[9]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; cnt[10]   ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; cnt[2]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; cnt[4]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; cnt[12]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; cnt[16]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; cnt[13]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; cnt[14]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; cnt[3]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; cnt[11]   ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; cnt[15]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; cnt[18]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; cnt[17]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.757 ; cnt[1]    ; cnt[1]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.051      ;
; 1.090 ; cnt[6]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; cnt[8]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; cnt[10]   ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; cnt[4]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.091 ; cnt[12]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; cnt[2]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.092 ; cnt[14]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; cnt[16]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.094 ; cnt[18]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.097 ; cnt[5]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; cnt[7]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; cnt[9]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.099 ; cnt[13]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; cnt[15]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; cnt[1]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; cnt[3]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; cnt[11]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.103 ; cnt[17]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.396      ;
; 1.106 ; cnt[5]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; cnt[7]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; cnt[9]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.108 ; cnt[13]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; cnt[3]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; cnt[11]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; cnt[1]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; cnt[15]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.112 ; cnt[17]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
; 1.221 ; cnt[6]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; cnt[8]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; cnt[10]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.514      ;
; 1.222 ; cnt[4]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.222 ; cnt[12]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; cnt[2]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.223 ; cnt[14]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; cnt[16]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.230 ; cnt[6]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; cnt[8]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; cnt[10]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; cnt[4]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.231 ; cnt[12]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; cnt[2]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.232 ; cnt[14]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; cnt[16]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.237 ; cnt[5]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; cnt[7]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; cnt[9]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.239 ; cnt[13]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; cnt[3]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; cnt[11]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; cnt[1]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; cnt[15]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.246 ; cnt[5]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; cnt[7]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; cnt[9]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.248 ; cnt[13]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; cnt[3]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.249 ; cnt[11]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; cnt[1]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.249 ; cnt[15]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.361 ; cnt[6]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.361 ; cnt[8]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.361 ; cnt[10]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.654      ;
; 1.362 ; cnt[4]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.656      ;
; 1.362 ; cnt[12]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.655      ;
; 1.362 ; cnt[2]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.656      ;
; 1.363 ; cnt[14]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.656      ;
; 1.370 ; cnt[6]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.664      ;
; 1.370 ; cnt[8]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.664      ;
; 1.370 ; cnt[10]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.371 ; cnt[4]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.371 ; cnt[12]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.371 ; cnt[2]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.372 ; cnt[14]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.665      ;
; 1.377 ; cnt[5]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.671      ;
; 1.377 ; cnt[7]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.671      ;
; 1.377 ; cnt[9]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.671      ;
; 1.379 ; cnt[13]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.380 ; cnt[3]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.380 ; cnt[11]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.380 ; cnt[1]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]                                                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]                                                                        ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]                                                                        ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]                                                                        ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 499.870 ; 500.058      ; 0.188          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]|clk                                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]|clk                                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]|clk                                                                   ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]|clk                                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]|clk                                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]|clk                                                                   ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 3.903 ; 3.825 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 3.448 ; 3.371 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 278.16 MHz ; 278.16 MHz      ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 996.405 ; 0.000         ;
+---------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; clk                                                     ; 19.917  ; 0.000         ;
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.718 ; 0.000         ;
+---------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 996.405 ; cnt[0]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.524      ;
; 996.444 ; cnt[0]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.485      ;
; 996.531 ; cnt[0]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.398      ;
; 996.570 ; cnt[0]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.359      ;
; 996.657 ; cnt[0]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.272      ;
; 996.696 ; cnt[0]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.233      ;
; 996.783 ; cnt[0]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.146      ;
; 996.822 ; cnt[0]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.107      ;
; 996.909 ; cnt[0]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.020      ;
; 996.948 ; cnt[0]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.981      ;
; 997.034 ; cnt[0]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.894      ;
; 997.073 ; cnt[0]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.855      ;
; 997.160 ; cnt[0]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.768      ;
; 997.174 ; cnt[2]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.756      ;
; 997.199 ; cnt[0]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.729      ;
; 997.253 ; cnt[1]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.677      ;
; 997.264 ; cnt[1]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.666      ;
; 997.286 ; cnt[0]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.642      ;
; 997.300 ; cnt[4]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.630      ;
; 997.300 ; cnt[2]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.630      ;
; 997.325 ; cnt[0]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.603      ;
; 997.339 ; cnt[2]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.591      ;
; 997.379 ; cnt[3]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.551      ;
; 997.379 ; cnt[1]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.551      ;
; 997.390 ; cnt[3]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.540      ;
; 997.390 ; cnt[1]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.540      ;
; 997.412 ; cnt[0]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.516      ;
; 997.426 ; cnt[4]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.504      ;
; 997.426 ; cnt[2]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.504      ;
; 997.428 ; cnt[6]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.502      ;
; 997.451 ; cnt[0]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.074     ; 2.477      ;
; 997.465 ; cnt[4]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.465      ;
; 997.465 ; cnt[2]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.465      ;
; 997.505 ; cnt[3]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.425      ;
; 997.505 ; cnt[1]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.425      ;
; 997.509 ; cnt[5]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.421      ;
; 997.510 ; cnt[5]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.420      ;
; 997.516 ; cnt[3]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.414      ;
; 997.516 ; cnt[1]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.414      ;
; 997.552 ; cnt[4]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.378      ;
; 997.552 ; cnt[2]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.378      ;
; 997.554 ; cnt[8]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.376      ;
; 997.554 ; cnt[6]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.376      ;
; 997.591 ; cnt[4]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.339      ;
; 997.591 ; cnt[2]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.339      ;
; 997.593 ; cnt[6]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.337      ;
; 997.631 ; cnt[3]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.299      ;
; 997.631 ; cnt[1]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.299      ;
; 997.635 ; cnt[5]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.295      ;
; 997.636 ; cnt[5]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.294      ;
; 997.636 ; cnt[7]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.294      ;
; 997.637 ; cnt[7]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.293      ;
; 997.642 ; cnt[3]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.288      ;
; 997.642 ; cnt[1]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.288      ;
; 997.678 ; cnt[4]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.252      ;
; 997.678 ; cnt[2]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.252      ;
; 997.680 ; cnt[10]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.249      ;
; 997.680 ; cnt[8]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.250      ;
; 997.680 ; cnt[6]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.250      ;
; 997.717 ; cnt[4]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.213      ;
; 997.717 ; cnt[2]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.213      ;
; 997.719 ; cnt[8]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.211      ;
; 997.719 ; cnt[6]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.211      ;
; 997.757 ; cnt[3]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.173      ;
; 997.757 ; cnt[1]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.173      ;
; 997.761 ; cnt[5]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.169      ;
; 997.762 ; cnt[9]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.168      ;
; 997.762 ; cnt[5]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.168      ;
; 997.762 ; cnt[7]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.168      ;
; 997.763 ; cnt[9]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.167      ;
; 997.763 ; cnt[7]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.167      ;
; 997.768 ; cnt[3]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.162      ;
; 997.768 ; cnt[1]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.162      ;
; 997.803 ; cnt[2]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.126      ;
; 997.804 ; cnt[12]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.125      ;
; 997.804 ; cnt[4]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.126      ;
; 997.806 ; cnt[10]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.123      ;
; 997.806 ; cnt[8]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.124      ;
; 997.806 ; cnt[6]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.124      ;
; 997.843 ; cnt[4]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.087      ;
; 997.843 ; cnt[2]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.087      ;
; 997.845 ; cnt[10]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.084      ;
; 997.845 ; cnt[8]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.085      ;
; 997.845 ; cnt[6]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.085      ;
; 997.882 ; cnt[1]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.047      ;
; 997.883 ; cnt[11]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.046      ;
; 997.883 ; cnt[3]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.047      ;
; 997.887 ; cnt[5]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.043      ;
; 997.888 ; cnt[9]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.042      ;
; 997.888 ; cnt[5]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.042      ;
; 997.888 ; cnt[7]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.042      ;
; 997.889 ; cnt[9]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.041      ;
; 997.889 ; cnt[7]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.041      ;
; 997.893 ; cnt[1]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.036      ;
; 997.894 ; cnt[3]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 2.036      ;
; 997.895 ; cnt[11]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.034      ;
; 997.929 ; cnt[14]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.000      ;
; 997.929 ; cnt[4]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.000      ;
; 997.929 ; cnt[2]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.000      ;
; 997.930 ; cnt[12]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.999      ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.401 ; cnt[0]    ; cnt[0]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.469 ; cnt[19]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.684 ; cnt[7]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; cnt[9]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; cnt[10]   ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; cnt[5]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; cnt[8]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; cnt[16]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; cnt[2]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; cnt[4]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; cnt[6]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; cnt[12]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; cnt[13]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; cnt[14]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; cnt[15]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; cnt[11]   ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; cnt[18]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; cnt[3]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.691 ; cnt[17]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.708 ; cnt[1]    ; cnt[1]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 1.002 ; cnt[9]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.271      ;
; 1.003 ; cnt[7]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.271      ;
; 1.004 ; cnt[5]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; cnt[11]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; cnt[13]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; cnt[15]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; cnt[1]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; cnt[3]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; cnt[16]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.008 ; cnt[10]   ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.008 ; cnt[17]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.009 ; cnt[8]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; cnt[6]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; cnt[4]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; cnt[12]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; cnt[2]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; cnt[14]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; cnt[18]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.017 ; cnt[9]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.286      ;
; 1.018 ; cnt[7]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; cnt[5]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; cnt[13]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.021 ; cnt[15]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.289      ;
; 1.022 ; cnt[11]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; cnt[3]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; cnt[1]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.025 ; cnt[17]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.100 ; cnt[16]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.368      ;
; 1.103 ; cnt[10]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.103 ; cnt[8]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.372      ;
; 1.104 ; cnt[6]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.104 ; cnt[12]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; cnt[2]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.105 ; cnt[4]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.105 ; cnt[14]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.124 ; cnt[7]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.393      ;
; 1.124 ; cnt[9]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.393      ;
; 1.126 ; cnt[5]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; cnt[11]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; cnt[13]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; cnt[15]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; cnt[16]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; cnt[1]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; cnt[3]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.130 ; cnt[8]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.399      ;
; 1.130 ; cnt[10]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.132 ; cnt[6]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.132 ; cnt[4]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.132 ; cnt[12]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.132 ; cnt[2]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; cnt[14]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.139 ; cnt[7]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.408      ;
; 1.139 ; cnt[9]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.408      ;
; 1.141 ; cnt[5]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.409      ;
; 1.142 ; cnt[13]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.143 ; cnt[15]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.411      ;
; 1.144 ; cnt[11]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.145 ; cnt[3]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.145 ; cnt[1]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.225 ; cnt[10]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.493      ;
; 1.225 ; cnt[8]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.494      ;
; 1.225 ; cnt[6]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.494      ;
; 1.226 ; cnt[12]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.227 ; cnt[2]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
; 1.227 ; cnt[4]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
; 1.227 ; cnt[14]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
; 1.246 ; cnt[7]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.515      ;
; 1.246 ; cnt[9]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.515      ;
; 1.247 ; cnt[5]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.516      ;
; 1.249 ; cnt[11]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; cnt[13]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.251 ; cnt[1]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.251 ; cnt[3]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.252 ; cnt[8]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.521      ;
; 1.252 ; cnt[10]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.520      ;
; 1.253 ; cnt[6]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.522      ;
; 1.254 ; cnt[4]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.522      ;
; 1.254 ; cnt[12]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.522      ;
; 1.254 ; cnt[2]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.522      ;
; 1.255 ; cnt[14]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]                                                                        ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]                                                                        ;
; 499.877 ; 500.061      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]                                                                        ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]|clk                                                                    ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]|clk                                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]|clk                                                                   ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]|clk                                                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]|clk                                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]|clk                                                                    ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]|clk                                                                    ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]|clk                                                                   ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 3.961 ; 3.829 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 3.557 ; 3.429 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 998.278 ; 0.000         ;
+---------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+---------------------------------------------------------+---------+---------------+
; Clock                                                   ; Slack   ; End Point TNS ;
+---------------------------------------------------------+---------+---------------+
; clk                                                     ; 19.597  ; 0.000         ;
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.798 ; 0.000         ;
+---------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 998.278 ; cnt[0]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.672      ;
; 998.341 ; cnt[0]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.609      ;
; 998.346 ; cnt[0]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.604      ;
; 998.409 ; cnt[0]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.541      ;
; 998.414 ; cnt[0]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.536      ;
; 998.477 ; cnt[0]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.473      ;
; 998.482 ; cnt[0]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.468      ;
; 998.545 ; cnt[0]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.405      ;
; 998.550 ; cnt[0]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.400      ;
; 998.584 ; cnt[2]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.367      ;
; 998.613 ; cnt[0]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.337      ;
; 998.617 ; cnt[0]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.332      ;
; 998.632 ; cnt[1]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.319      ;
; 998.648 ; cnt[2]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.303      ;
; 998.651 ; cnt[4]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.300      ;
; 998.652 ; cnt[2]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.299      ;
; 998.662 ; cnt[1]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.289      ;
; 998.680 ; cnt[0]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.269      ;
; 998.685 ; cnt[0]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.264      ;
; 998.699 ; cnt[3]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.252      ;
; 998.700 ; cnt[1]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.251      ;
; 998.715 ; cnt[4]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.236      ;
; 998.716 ; cnt[2]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.235      ;
; 998.719 ; cnt[4]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.232      ;
; 998.720 ; cnt[6]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.231      ;
; 998.720 ; cnt[2]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.231      ;
; 998.729 ; cnt[3]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.222      ;
; 998.730 ; cnt[1]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.221      ;
; 998.748 ; cnt[0]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.201      ;
; 998.753 ; cnt[0]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.196      ;
; 998.767 ; cnt[3]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.184      ;
; 998.768 ; cnt[1]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.183      ;
; 998.769 ; cnt[5]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.182      ;
; 998.783 ; cnt[4]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.168      ;
; 998.784 ; cnt[6]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.167      ;
; 998.784 ; cnt[2]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.167      ;
; 998.787 ; cnt[4]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.164      ;
; 998.788 ; cnt[8]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.163      ;
; 998.788 ; cnt[6]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.163      ;
; 998.788 ; cnt[2]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.163      ;
; 998.797 ; cnt[5]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.154      ;
; 998.797 ; cnt[3]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.154      ;
; 998.798 ; cnt[1]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.153      ;
; 998.816 ; cnt[0]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.133      ;
; 998.821 ; cnt[0]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.128      ;
; 998.835 ; cnt[3]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.116      ;
; 998.836 ; cnt[1]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.115      ;
; 998.837 ; cnt[7]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.114      ;
; 998.837 ; cnt[5]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.114      ;
; 998.851 ; cnt[4]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.100      ;
; 998.852 ; cnt[8]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.099      ;
; 998.852 ; cnt[6]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.099      ;
; 998.852 ; cnt[2]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.099      ;
; 998.855 ; cnt[4]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.096      ;
; 998.856 ; cnt[10]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.094      ;
; 998.856 ; cnt[8]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.095      ;
; 998.856 ; cnt[6]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.095      ;
; 998.856 ; cnt[2]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.095      ;
; 998.865 ; cnt[5]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.086      ;
; 998.865 ; cnt[3]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.086      ;
; 998.866 ; cnt[7]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.085      ;
; 998.866 ; cnt[1]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.085      ;
; 998.884 ; cnt[0]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 1.065      ;
; 998.903 ; cnt[3]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.048      ;
; 998.904 ; cnt[1]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.047      ;
; 998.905 ; cnt[9]    ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.046      ;
; 998.905 ; cnt[7]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.046      ;
; 998.905 ; cnt[5]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.046      ;
; 998.919 ; cnt[4]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.032      ;
; 998.920 ; cnt[10]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.030      ;
; 998.920 ; cnt[8]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.031      ;
; 998.920 ; cnt[6]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.031      ;
; 998.920 ; cnt[2]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.031      ;
; 998.923 ; cnt[12]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.027      ;
; 998.923 ; cnt[4]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.028      ;
; 998.923 ; cnt[2]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.027      ;
; 998.924 ; cnt[10]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.026      ;
; 998.924 ; cnt[8]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.027      ;
; 998.924 ; cnt[6]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.027      ;
; 998.933 ; cnt[5]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.018      ;
; 998.933 ; cnt[3]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.018      ;
; 998.934 ; cnt[7]    ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.017      ;
; 998.934 ; cnt[1]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.017      ;
; 998.935 ; cnt[9]    ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.016      ;
; 998.971 ; cnt[11]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.979      ;
; 998.971 ; cnt[3]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.980      ;
; 998.971 ; cnt[1]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.979      ;
; 998.973 ; cnt[9]    ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.978      ;
; 998.973 ; cnt[7]    ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.978      ;
; 998.973 ; cnt[5]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.978      ;
; 998.987 ; cnt[12]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.963      ;
; 998.987 ; cnt[4]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.964      ;
; 998.987 ; cnt[2]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.963      ;
; 998.988 ; cnt[10]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.962      ;
; 998.988 ; cnt[8]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.963      ;
; 998.988 ; cnt[6]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.963      ;
; 998.990 ; cnt[4]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.960      ;
; 998.991 ; cnt[14]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.959      ;
; 998.991 ; cnt[12]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.959      ;
; 998.991 ; cnt[2]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.959      ;
+---------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.186 ; cnt[0]    ; cnt[0]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.204 ; cnt[19]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.292 ; cnt[7]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; cnt[9]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; cnt[10]   ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; cnt[2]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; cnt[5]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; cnt[6]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; cnt[8]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; cnt[12]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; cnt[13]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; cnt[16]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; cnt[3]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; cnt[4]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; cnt[11]   ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; cnt[14]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; cnt[15]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; cnt[18]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; cnt[17]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; cnt[1]    ; cnt[1]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.441 ; cnt[10]   ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; cnt[6]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; cnt[8]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; cnt[12]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; cnt[2]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; cnt[16]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; cnt[18]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; cnt[4]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; cnt[14]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.449 ; cnt[9]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.571      ;
; 0.450 ; cnt[7]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; cnt[5]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; cnt[13]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; cnt[1]    ; cnt[2]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cnt[11]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cnt[15]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cnt[3]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cnt[9]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; cnt[17]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; cnt[7]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; cnt[5]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; cnt[13]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; cnt[11]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; cnt[1]    ; cnt[3]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; cnt[15]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; cnt[3]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; cnt[17]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.504 ; cnt[8]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.626      ;
; 0.504 ; cnt[10]   ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; cnt[6]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; cnt[12]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; cnt[2]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; cnt[16]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; cnt[4]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; cnt[14]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; cnt[8]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.629      ;
; 0.507 ; cnt[10]   ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; cnt[6]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; cnt[12]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; cnt[2]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; cnt[16]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; cnt[4]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; cnt[14]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.515 ; cnt[7]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; cnt[9]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.517 ; cnt[5]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; cnt[13]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; cnt[11]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; cnt[1]    ; cnt[4]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; cnt[15]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; cnt[3]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; cnt[7]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; cnt[9]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.520 ; cnt[5]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; cnt[13]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; cnt[11]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; cnt[1]    ; cnt[5]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; cnt[15]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; cnt[3]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.570 ; cnt[6]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.692      ;
; 0.570 ; cnt[8]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.692      ;
; 0.570 ; cnt[10]   ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; cnt[12]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; cnt[2]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; cnt[4]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.572 ; cnt[14]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.573 ; cnt[6]    ; cnt[11] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; cnt[8]    ; cnt[13] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.695      ;
; 0.573 ; cnt[10]   ; cnt[15] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; cnt[12]   ; cnt[17] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; cnt[2]    ; cnt[7]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; cnt[4]    ; cnt[9]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; cnt[14]   ; cnt[19] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.581 ; cnt[7]    ; cnt[12] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; cnt[9]    ; cnt[14] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.703      ;
; 0.582 ; cnt[5]    ; cnt[10] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.704      ;
; 0.583 ; cnt[13]   ; cnt[18] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; cnt[11]   ; cnt[16] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; cnt[1]    ; cnt[6]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; cnt[3]    ; cnt[8]  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
+-------+-----------+---------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                       ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                       ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                       ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]                                                                        ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]                                                                        ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]                                                                        ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]|clk                                                                   ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]|clk                                                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]|clk                                                                    ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[6]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[7]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[8]|clk                                                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[9]|clk                                                                    ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]|clk                                                                    ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]|clk                                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]|clk                                                                   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[0]                                                                        ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[10]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[11]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[12]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[13]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[14]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[15]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[16]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[17]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[18]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[19]                                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[1]                                                                        ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[2]                                                                        ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[3]                                                                        ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[4]                                                                        ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt[5]                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 1.789 ; 1.839 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 1.572 ; 1.621 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 996.071 ; 0.186 ; N/A      ; N/A     ; 19.597              ;
;  clk                                                     ; N/A     ; N/A   ; N/A      ; N/A     ; 19.597              ;
;  my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 996.071 ; 0.186 ; N/A      ; N/A     ; 499.718             ;
; Design-wide TNS                                          ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                     ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 3.961 ; 3.829 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+
; led       ; clk        ; 1.572 ; 1.621 ; Rise       ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 210      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 210      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 18 20:03:28 2013
Info: Command: quartus_sta ex12 -c ex12
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ex12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {my_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {my_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 996.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   996.071         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.929
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.929         0.000 clk 
    Info (332119):   499.720         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 996.405
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   996.405         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.917
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.917         0.000 clk 
    Info (332119):   499.718         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 998.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   998.278         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.597         0.000 clk 
    Info (332119):   499.798         0.000 my_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 278 megabytes
    Info: Processing ended: Wed Dec 18 20:03:32 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


