<inh f='tvm/include/tvm/tir/stmt_functor.h' l='299' c='tvm::tir::StmtExprVisitor'/>
<def f='tvm/src/tir/transforms/storage_access.h' l='45' ll='143'/>
<ovr f='tvm/src/tir/transforms/coproc_sync.cc' l='99' c='tvm::tir::CoProcSyncPlanner'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='99'/>
<ovr f='tvm/src/tir/transforms/coproc_sync.cc' l='213' c='tvm::tir::CoProcBarrierDetector'/>
<use f='tvm/src/tir/transforms/coproc_sync.cc' l='213'/>
<size>96</size>
<doc f='tvm/src/tir/transforms/storage_access.h' l='42'>/*!
 * \brief Base class of storage access analysis
 */</doc>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitExpr_EPKNS0_8LoadNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_9StoreNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitExpr_EPKNS0_14BufferLoadNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_15BufferStoreNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12EvaluateNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_7ForNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitStmt_EPKNS0_9WhileNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor10VisitExpr_EPKNS0_8CallNodeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitorC1Ev'/>
<fun r='_ZNK3tvm3tir20StorageAccessVisitor17condition_counterEv'/>
<fun r='_ZNK3tvm3tir20StorageAccessVisitor13in_device_envEv'/>
<fun r='_ZNK3tvm3tir20StorageAccessVisitor11env_threadsEv'/>
<fun r='_ZNK3tvm3tir20StorageAccessVisitor7EnabledEPKNS0_7VarNodeERKNS_7runtime12StorageScopeE'/>
<fun r='_ZN3tvm3tir20StorageAccessVisitor9SummarizeESt6vectorINS1_9StmtEntryESaIS3_EEPKNS0_7ForNodeE'/>
<fun r='_ZNK3tvm3tir20StorageAccessVisitor8GetScopeENS0_3VarE'/>
<mbr r='tvm::tir::StorageAccessVisitor::scope_' o='128' t='std::vector&lt;std::vector&lt;StmtEntry&gt;&gt;'/>
<mbr r='tvm::tir::StorageAccessVisitor::allow_append_' o='320' t='bool'/>
<mbr r='tvm::tir::StorageAccessVisitor::in_device_env_' o='328' t='bool'/>
<mbr r='tvm::tir::StorageAccessVisitor::condition_counter_' o='352' t='int'/>
<mbr r='tvm::tir::StorageAccessVisitor::double_buffer_write_' o='384' t='const tvm::tir::VarNode *'/>
<mbr r='tvm::tir::StorageAccessVisitor::curr_stmt_' o='448' t='tvm::tir::StorageAccessVisitor::StmtEntry'/>
<mbr r='tvm::tir::StorageAccessVisitor::env_threads_' o='704' t='Array&lt;tvm::tir::IterVar&gt;'/>
<ovr f='tvm/src/tir/transforms/thread_storage_sync.cc' l='40' c='tvm::tir::ThreadSyncPlanner'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='40'/>
<size>96</size>
