<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ChimeraTK-DeviceAccess: device_backends/pcie/include/pciedev_io.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ChimeraTK_Logo_whitebg.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ChimeraTK-DeviceAccess
   &#160;<span id="projectnumber">master</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('device__backends_2pcie_2include_2pciedev__io_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pciedev_io.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="device__backends_2pcie_2include_2pciedev__io_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef _PCIEDEV_IO_H</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define _PCIEDEV_IO_H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;linux/ioctl.h&gt;</span> <span class="comment">/* needed for the _IOW etc stuff used later */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;linux/types.h&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a3494a27985916bbb418d9c6557985c15">    7</a></span>&#160;<span class="preprocessor">#define RW_D8 0x0</span></div><div class="line"><a name="l00008"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#abc50dc315c651c129149ea8f543e23ea">    8</a></span>&#160;<span class="preprocessor">#define RW_D16 0x1</span></div><div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a95cac24787550ae06eb2cd33b0d92194">    9</a></span>&#160;<span class="preprocessor">#define RW_D32 0x2</span></div><div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a3afe2693cdc01fee9aa769f889e9f690">   10</a></span>&#160;<span class="preprocessor">#define RW_DMA 0x3</span></div><div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a8ee8c3c02591a6a47113a0e59b88936a">   11</a></span>&#160;<span class="preprocessor">#define RW_INFO 0x4</span></div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#aa293c11b73c1e8a741c9060d8ef1c021">   12</a></span>&#160;<span class="preprocessor">#define DMA_DATA_OFFSET 6</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a9fa9f95b2d69f5b07cb9cb30b1ba9afe">   13</a></span>&#160;<span class="preprocessor">#define DMA_DATA_OFFSET_BYTE 24</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#acf195079e65702428087887dd5649ffc">   14</a></span>&#160;<span class="preprocessor">#define PCIEDEV_DMA_SYZE 4096</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a6df179f336e65ab5b64801ca0f9818d2">   15</a></span>&#160;<span class="preprocessor">#define PCIEDEV_DMA_MIN_SYZE 128</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a314ade3cefcb60fbf18f80c8eba4b54c">   17</a></span>&#160;<span class="preprocessor">#define IOCTRL_R 0x00</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a35ef23c334a9de2bfddddf640577d972">   18</a></span>&#160;<span class="preprocessor">#define IOCTRL_W 0x01</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a1dc1215c881918ae78af0f20713b05a5">   19</a></span>&#160;<span class="preprocessor">#define IOCTRL_ALL 0x02</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a1fce441aaa962f572d643140658a6e4c">   21</a></span>&#160;<span class="preprocessor">#define BAR0 0</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a4ceeca7cc9bab8b697f8a49f79037010">   22</a></span>&#160;<span class="preprocessor">#define BAR1 1</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a44fa2ca32ff22e5eb7fa28ef39e50780">   23</a></span>&#160;<span class="preprocessor">#define BAR2 2</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a7f201c103377c8f3c84f10576e63e7af">   24</a></span>&#160;<span class="preprocessor">#define BAR3 3</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ace7f77e5691514de1c5a1f8c16d3025c">   25</a></span>&#160;<span class="preprocessor">#define BAR4 4</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a7473bbc92af15efd739f5c06409d8bc4">   26</a></span>&#160;<span class="preprocessor">#define BAR5 5</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* generic register access */</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structdevice__rw.html">   29</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__rw.html">device_rw</a> {</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structdevice__rw.html#ab06d43634d5687872ab483eb4dd96a29">   30</a></span>&#160;  u_int <a class="code" href="structdevice__rw.html#ab06d43634d5687872ab483eb4dd96a29">offset_rw</a>; <span class="comment">/* offset in address                       */</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structdevice__rw.html#a4731025369481beeaa5c408775ad2a7e">   31</a></span>&#160;  u_int <a class="code" href="structdevice__rw.html#a4731025369481beeaa5c408775ad2a7e">data_rw</a>;   <span class="comment">/* data to set or returned read data       */</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structdevice__rw.html#afed29415714fb813dea1c933ef904a2c">   32</a></span>&#160;  u_int <a class="code" href="structdevice__rw.html#afed29415714fb813dea1c933ef904a2c">mode_rw</a>;   <span class="comment">/* mode of rw (RW_D8, RW_D16, RW_D32)      */</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structdevice__rw.html#ae382b34e69e05728f9a046ae0cf53c3a">   33</a></span>&#160;  u_int <a class="code" href="structdevice__rw.html#ae382b34e69e05728f9a046ae0cf53c3a">barx_rw</a>;   <span class="comment">/* BARx (0, 1, 2, 3, 4, 5)                 */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structdevice__rw.html#ad9348912dabb0b218d0c500c66dda20d">   34</a></span>&#160;  u_int <a class="code" href="structdevice__rw.html#ad9348912dabb0b218d0c500c66dda20d">size_rw</a>;   <span class="comment">/* transfer size in bytes                  */</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structdevice__rw.html#ad00399557d63fd24a5301204a7631c52">   35</a></span>&#160;  u_int <a class="code" href="structdevice__rw.html#ad00399557d63fd24a5301204a7631c52">rsrvd_rw</a>;  <span class="comment">/* transfer size in bytes                  */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;};</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a198b5f4fef9dff99b6c27836f972bc19">   37</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__rw.html">device_rw</a> <a class="code" href="structdevice__rw.html">device_rw</a>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html">   39</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__data.html">device_ioctrl_data</a> {</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#aa0b658a92f878b772eacf929ffe1e180">   40</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__data.html#aa0b658a92f878b772eacf929ffe1e180">offset</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#a99d6274576188aeea8225493378b04ec">   41</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__data.html#a99d6274576188aeea8225493378b04ec">data</a>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#abce7358be06d7ce7e756fe02c25c187e">   42</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__data.html#abce7358be06d7ce7e756fe02c25c187e">cmd</a>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#ad8ffd816b771df6ef50f7c40166a37a6">   43</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__data.html#ad8ffd816b771df6ef50f7c40166a37a6">reserved</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a9f5c23857ea399bf4a9bb9652b6d817b">   45</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__data.html">device_ioctrl_data</a> <a class="code" href="structdevice__ioctrl__data.html">device_ioctrl_data</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html">   47</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a> {</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#afcf57847c512e334f1a83bd89be950fd">   48</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__dma.html#afcf57847c512e334f1a83bd89be950fd">dma_offset</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a32b3b16303be485dc116787dc4564bdd">   49</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__dma.html#a32b3b16303be485dc116787dc4564bdd">dma_size</a>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a5cce7fa7327b8572fba52bdf18d14b0f">   50</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__dma.html#a5cce7fa7327b8572fba52bdf18d14b0f">dma_cmd</a>;       <span class="comment">// value to DMA Control register</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a1e19c195c09b5115ca42ca5bf7392bd8">   51</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__dma.html#a1e19c195c09b5115ca42ca5bf7392bd8">dma_pattern</a>;   <span class="comment">// DMA BAR num</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a0b2c5967b28765ba545b56dcb88c2762">   52</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__dma.html#a0b2c5967b28765ba545b56dcb88c2762">dma_reserved1</a>; <span class="comment">// DMA Control register offset (31:16) DMA Length</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                       <span class="comment">// register offset (15:0)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a0796ba7e60f5ed15719a885a871101c5">   54</a></span>&#160;  u_int <a class="code" href="structdevice__ioctrl__dma.html#a0796ba7e60f5ed15719a885a871101c5">dma_reserved2</a>; <span class="comment">// DMA Read/Write Source register offset (31:16)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                       <span class="comment">// Destination register offset (15:0)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a795326190b88aa344d83d5493642a274">   57</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a> <a class="code" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__time.html">   59</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__time.html">device_ioctrl_time</a> {</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__time.html#a73717c26f9ec75f5b4ea114976a1ba2c">   60</a></span>&#160;  <span class="keyword">struct </span>timeval start_time;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__time.html#a04786d897463142079bd0cc2b041efcd">   61</a></span>&#160;  <span class="keyword">struct </span>timeval stop_time;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#aba7e14009372d9742940885711d7890e">   63</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__time.html">device_ioctrl_time</a> <a class="code" href="structdevice__ioctrl__time.html">device_ioctrl_time</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Use &#39;o&#39; as magic number */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#ae4a61739d33de556c654b0b2d3458549">   66</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC &#39;0&#39;</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a07aad6c0ab1a1d0386c51904d1d4e481">   67</a></span>&#160;<span class="preprocessor">#define PCIEDEV_PHYSICAL_SLOT _IOWR(PCIEDOOCS_IOC, 60, int)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a2140cdb4612e1aeb483572affbeb9f20">   68</a></span>&#160;<span class="preprocessor">#define PCIEDEV_DRIVER_VERSION _IOWR(PCIEDOOCS_IOC, 61, int)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a4209c10c61a2ea367ce7ae1ebaf03ed0">   69</a></span>&#160;<span class="preprocessor">#define PCIEDEV_FIRMWARE_VERSION _IOWR(PCIEDOOCS_IOC, 62, int)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a2aa7940c0614fa9c0c1031e028db6fc0">   70</a></span>&#160;<span class="preprocessor">#define PCIEDEV_GET_DMA_TIME _IOWR(PCIEDOOCS_IOC, 70, int)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a6892d9a42c85abdf25bf5998359ba61b">   71</a></span>&#160;<span class="preprocessor">#define PCIEDEV_WRITE_DMA _IOWR(PCIEDOOCS_IOC, 71, int)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a0ce58a436c9a78d135964a5b62c0dfd5">   72</a></span>&#160;<span class="preprocessor">#define PCIEDEV_READ_DMA _IOWR(PCIEDOOCS_IOC, 72, int)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#affbc21ad44dcfae23526e8fb7b77b16c">   73</a></span>&#160;<span class="preprocessor">#define PCIEDEV_SET_IRQ _IOWR(PCIEDOOCS_IOC, 73, int)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#aeda3a2a8e04dea1db5bcf4d4cec12688">   74</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_MINNR 60</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a2adc22a34dd80aeb9090741dad0bf049">   75</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_MAXNR 63</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a3550d7327b976a7882121d4fb3e9e518">   76</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_DMA_MINNR 70</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="device__backends_2pcie_2include_2pciedev__io_8h.html#a80b72af01345fd80ba7df7085fe5271b">   77</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_DMA_MAXNR 74</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structdevice__ioctrl__data_html_abce7358be06d7ce7e756fe02c25c187e"><div class="ttname"><a href="structdevice__ioctrl__data.html#abce7358be06d7ce7e756fe02c25c187e">device_ioctrl_data::cmd</a></div><div class="ttdeci">u_int cmd</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00042">pciedev_io.h:42</a></div></div>
<div class="ttc" id="structdevice__rw_html"><div class="ttname"><a href="structdevice__rw.html">device_rw</a></div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00029">pciedev_io.h:29</a></div></div>
<div class="ttc" id="structdevice__ioctrl__dma_html_afcf57847c512e334f1a83bd89be950fd"><div class="ttname"><a href="structdevice__ioctrl__dma.html#afcf57847c512e334f1a83bd89be950fd">device_ioctrl_dma::dma_offset</a></div><div class="ttdeci">u_int dma_offset</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00048">pciedev_io.h:48</a></div></div>
<div class="ttc" id="structdevice__rw_html_ab06d43634d5687872ab483eb4dd96a29"><div class="ttname"><a href="structdevice__rw.html#ab06d43634d5687872ab483eb4dd96a29">device_rw::offset_rw</a></div><div class="ttdeci">u_int offset_rw</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00030">pciedev_io.h:30</a></div></div>
<div class="ttc" id="structdevice__ioctrl__dma_html_a0b2c5967b28765ba545b56dcb88c2762"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a0b2c5967b28765ba545b56dcb88c2762">device_ioctrl_dma::dma_reserved1</a></div><div class="ttdeci">u_int dma_reserved1</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00052">pciedev_io.h:52</a></div></div>
<div class="ttc" id="structdevice__rw_html_a4731025369481beeaa5c408775ad2a7e"><div class="ttname"><a href="structdevice__rw.html#a4731025369481beeaa5c408775ad2a7e">device_rw::data_rw</a></div><div class="ttdeci">u_int data_rw</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00031">pciedev_io.h:31</a></div></div>
<div class="ttc" id="structdevice__rw_html_afed29415714fb813dea1c933ef904a2c"><div class="ttname"><a href="structdevice__rw.html#afed29415714fb813dea1c933ef904a2c">device_rw::mode_rw</a></div><div class="ttdeci">u_int mode_rw</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00032">pciedev_io.h:32</a></div></div>
<div class="ttc" id="structdevice__rw_html_ad9348912dabb0b218d0c500c66dda20d"><div class="ttname"><a href="structdevice__rw.html#ad9348912dabb0b218d0c500c66dda20d">device_rw::size_rw</a></div><div class="ttdeci">u_int size_rw</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00034">pciedev_io.h:34</a></div></div>
<div class="ttc" id="structdevice__ioctrl__data_html_ad8ffd816b771df6ef50f7c40166a37a6"><div class="ttname"><a href="structdevice__ioctrl__data.html#ad8ffd816b771df6ef50f7c40166a37a6">device_ioctrl_data::reserved</a></div><div class="ttdeci">u_int reserved</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00043">pciedev_io.h:43</a></div></div>
<div class="ttc" id="structdevice__ioctrl__dma_html_a32b3b16303be485dc116787dc4564bdd"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a32b3b16303be485dc116787dc4564bdd">device_ioctrl_dma::dma_size</a></div><div class="ttdeci">u_int dma_size</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00049">pciedev_io.h:49</a></div></div>
<div class="ttc" id="structdevice__ioctrl__dma_html_a1e19c195c09b5115ca42ca5bf7392bd8"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a1e19c195c09b5115ca42ca5bf7392bd8">device_ioctrl_dma::dma_pattern</a></div><div class="ttdeci">u_int dma_pattern</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00051">pciedev_io.h:51</a></div></div>
<div class="ttc" id="structdevice__ioctrl__dma_html_a0796ba7e60f5ed15719a885a871101c5"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a0796ba7e60f5ed15719a885a871101c5">device_ioctrl_dma::dma_reserved2</a></div><div class="ttdeci">u_int dma_reserved2</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00054">pciedev_io.h:54</a></div></div>
<div class="ttc" id="structdevice__ioctrl__dma_html"><div class="ttname"><a href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a></div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00047">pciedev_io.h:47</a></div></div>
<div class="ttc" id="structdevice__ioctrl__data_html_aa0b658a92f878b772eacf929ffe1e180"><div class="ttname"><a href="structdevice__ioctrl__data.html#aa0b658a92f878b772eacf929ffe1e180">device_ioctrl_data::offset</a></div><div class="ttdeci">u_int offset</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00040">pciedev_io.h:40</a></div></div>
<div class="ttc" id="structdevice__rw_html_ad00399557d63fd24a5301204a7631c52"><div class="ttname"><a href="structdevice__rw.html#ad00399557d63fd24a5301204a7631c52">device_rw::rsrvd_rw</a></div><div class="ttdeci">u_int rsrvd_rw</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00035">pciedev_io.h:35</a></div></div>
<div class="ttc" id="structdevice__ioctrl__data_html_a99d6274576188aeea8225493378b04ec"><div class="ttname"><a href="structdevice__ioctrl__data.html#a99d6274576188aeea8225493378b04ec">device_ioctrl_data::data</a></div><div class="ttdeci">u_int data</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00041">pciedev_io.h:41</a></div></div>
<div class="ttc" id="structdevice__rw_html_ae382b34e69e05728f9a046ae0cf53c3a"><div class="ttname"><a href="structdevice__rw.html#ae382b34e69e05728f9a046ae0cf53c3a">device_rw::barx_rw</a></div><div class="ttdeci">u_int barx_rw</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00033">pciedev_io.h:33</a></div></div>
<div class="ttc" id="structdevice__ioctrl__data_html"><div class="ttname"><a href="structdevice__ioctrl__data.html">device_ioctrl_data</a></div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00039">pciedev_io.h:39</a></div></div>
<div class="ttc" id="structdevice__ioctrl__dma_html_a5cce7fa7327b8572fba52bdf18d14b0f"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a5cce7fa7327b8572fba52bdf18d14b0f">device_ioctrl_dma::dma_cmd</a></div><div class="ttdeci">u_int dma_cmd</div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00050">pciedev_io.h:50</a></div></div>
<div class="ttc" id="structdevice__ioctrl__time_html"><div class="ttname"><a href="structdevice__ioctrl__time.html">device_ioctrl_time</a></div><div class="ttdef"><b>Definition:</b> <a href="device__backends_2pcie_2include_2pciedev__io_8h_source.html#l00059">pciedev_io.h:59</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a6e0c1fcdf1d5a4727261697f51b55f1.html">device_backends</a></li><li class="navelem"><a class="el" href="dir_eb2dfca78a6e450274615db215271062.html">pcie</a></li><li class="navelem"><a class="el" href="dir_739492cb44cdcd51c1ba959ab2ee3118.html">include</a></li><li class="navelem"><a class="el" href="device__backends_2pcie_2include_2pciedev__io_8h.html">pciedev_io.h</a></li>
    <li class="footer">Generated on Wed May 18 2022 03:53:25 for ChimeraTK-DeviceAccess by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
