{"vcs1":{"timestamp_begin":1747906313.514690175, "rt":9.30, "ut":9.50, "st":0.62}}
{"vcselab":{"timestamp_begin":1747906322.887704458, "rt":0.41, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1747906323.357677458, "rt":0.41, "ut":0.21, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747906312.890700894}
{"VCS_COMP_START_TIME": 1747906312.890700894}
{"VCS_COMP_END_TIME": 1747906323.913653702}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488672}}
{"vcselab": {"peak_mem": 183892}}
