{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539305042895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539305042895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 19:44:02 2018 " "Processing started: Thu Oct 11 19:44:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539305042895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539305042895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flip_flob_lab3 -c flip_flob_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off flip_flob_lab3 -c flip_flob_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539305042896 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539305043568 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 flip_flob_lab3.vhd(22) " "VHDL error at flip_flob_lab3.vhd(22): block comments are not supported in VHDL_1993" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 22 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Quartus II" 0 -1 1539305044258 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement flip_flob_lab3.vhd(41) " "VHDL syntax error at flip_flob_lab3.vhd(41) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "flip_flob_lab3.vhd" "" { Text "D:/OneDrive - Pontificia Universidad Javeriana Cali/VHDL_Source/Lab_Arqui2_Grupo04/flip_flob_lab3/flip_flob_lab3.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1539305044258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flob_lab3.vhd 0 0 " "Found 0 design units, including 0 entities, in source file flip_flob_lab3.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539305044259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539305044387 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 11 19:44:04 2018 " "Processing ended: Thu Oct 11 19:44:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539305044387 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539305044387 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539305044387 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539305044387 ""}
