

================================================================
== Vivado HLS Report for 'edge_det'
================================================================
* Date:           Sat Dec 28 23:22:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        edge_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.77|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  20201|  790201|  20201|  790201|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+--------+------------+-----------+-----------+------+----------+
        |                        |     Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |   max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+--------+------------+-----------+-----------+------+----------+
        |- edge_det_label1       |  20200|  790200| 202 ~ 7902 |          -|          -|   100|    no    |
        | + edge_det_label2      |    200|    7900|   2 ~ 79   |          -|          -|   100|    no    |
        |  ++ edge_det_label3    |     24|      24|           8|          -|          -|     3|    no    |
        |   +++ edge_det_label4  |      6|       6|           2|          -|          -|     3|    no    |
        +------------------------+-------+--------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2 & !or_cond5)
	9  / (!exitcond2 & or_cond5)
	2  / (exitcond2)
4 --> 
	7  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true

* FSM state operations: 

 <State 1> : 0.66ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %video) nounwind, !map !13"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_x1) nounwind, !map !19"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_y1) nounwind, !map !23"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %sob_xy1) nounwind, !map !27"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @edge_det_str) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%block = alloca [9 x i32], align 16" [edge_prj/main.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %0" [edge_prj/main.c:16]

 <State 2> : 0.83ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %meminst6.preheader ], [ %i_1, %11 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %meminst6.preheader ], [ %next_mul, %11 ]"
ST_2 : Operation 19 [1/1] (0.83ns)   --->   "%next_mul = add i14 %phi_mul, 100"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.81ns)   --->   "%exitcond3 = icmp eq i7 %i, -28" [edge_prj/main.c:16]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"
ST_2 : Operation 22 [1/1] (0.77ns)   --->   "%i_1 = add i7 %i, 1" [edge_prj/main.c:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %12, label %1" [edge_prj/main.c:16]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind" [edge_prj/main.c:18]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str) nounwind" [edge_prj/main.c:18]
ST_2 : Operation 26 [1/1] (0.81ns)   --->   "%tmp = icmp eq i7 %i, -29" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.81ns)   --->   "%tmp_1 = icmp eq i7 %i, 1" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "br label %2" [edge_prj/main.c:18]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [edge_prj/main.c:40]

 <State 3> : 2.07ns
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %1 ], [ %j_1, %10 ]"
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %j to i14" [edge_prj/main.c:18]
ST_3 : Operation 32 [1/1] (0.81ns)   --->   "%exitcond2 = icmp eq i7 %j, -28" [edge_prj/main.c:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"
ST_3 : Operation 34 [1/1] (0.77ns)   --->   "%j_1 = add i7 %j, 1" [edge_prj/main.c:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %11, label %3" [edge_prj/main.c:18]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind" [edge_prj/main.c:19]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind" [edge_prj/main.c:19]
ST_3 : Operation 38 [1/1] (0.81ns)   --->   "%tmp_4 = icmp eq i7 %j, -29" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.81ns)   --->   "%tmp_5 = icmp eq i7 %j, 1" [edge_prj/main.c:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp1 = or i1 %tmp, %tmp_4" [edge_prj/main.c:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp2 = or i1 %tmp_1, %tmp_5" [edge_prj/main.c:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.42ns) (out node of the LUT)   --->   "%or_cond5 = or i1 %tmp2, %tmp1" [edge_prj/main.c:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %or_cond5, label %4, label %.preheader.preheader" [edge_prj/main.c:20]
ST_3 : Operation 44 [1/1] (0.65ns)   --->   "br label %.preheader" [edge_prj/main.c:28]
ST_3 : Operation 45 [1/1] (0.83ns)   --->   "%tmp_6 = add i14 %phi_mul, %j_cast" [edge_prj/main.c:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_7 = zext i14 %tmp_6 to i64" [edge_prj/main.c:22]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sob_x1_addr = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_7" [edge_prj/main.c:22]
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "store i32 0, i32* %sob_x1_addr, align 4" [edge_prj/main.c:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sob_y1_addr = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_7" [edge_prj/main.c:23]
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "store i32 0, i32* %sob_y1_addr, align 4" [edge_prj/main.c:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %10" [edge_prj/main.c:24]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_2) nounwind" [edge_prj/main.c:38]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [edge_prj/main.c:16]

 <State 4> : 2.53ns
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%m = phi i2 [ %m_1, %8 ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%m_cast9 = zext i2 %m to i7" [edge_prj/main.c:28]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%m_cast8 = zext i2 %m to i5" [edge_prj/main.c:28]
ST_4 : Operation 57 [1/1] (0.44ns)   --->   "%exitcond1 = icmp eq i2 %m, -1" [edge_prj/main.c:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_4 : Operation 59 [1/1] (0.54ns)   --->   "%m_1 = add i2 %m, 1" [edge_prj/main.c:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %5" [edge_prj/main.c:28]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind" [edge_prj/main.c:29]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str2) nounwind" [edge_prj/main.c:29]
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = add i7 %m_cast9, %i" [edge_prj/main.c:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3_cast_cast = zext i7 %tmp_3 to i14" [edge_prj/main.c:30]
ST_4 : Operation 65 [1/1] (0.49ns)   --->   "%tmp_10 = mul i14 %tmp_3_cast_cast, 100" [edge_prj/main.c:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m, i2 0)" [edge_prj/main.c:30]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [edge_prj/main.c:30]
ST_4 : Operation 68 [1/1] (0.79ns)   --->   "%tmp_11 = sub i5 %p_shl_cast, %m_cast8" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.03ns)   --->   "%tmp3 = add i14 %tmp_10, %j_cast" [edge_prj/main.c:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i14 %tmp3 to i15" [edge_prj/main.c:30]
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "br label %6" [edge_prj/main.c:29]
ST_4 : Operation 72 [2/2] (0.65ns)   --->   "%value = call fastcc i32 @convolution([9 x i32]* @sob_x, [9 x i32]* %block) nounwind" [edge_prj/main.c:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 73 [1/1] (0.83ns)   --->   "%tmp_8 = add i14 %phi_mul, %j_cast" [edge_prj/main.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.83ns
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %5 ], [ %n_1, %7 ]"
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%n_cast6 = zext i2 %n to i5" [edge_prj/main.c:29]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%n_cast5 = zext i2 %n to i8" [edge_prj/main.c:29]
ST_5 : Operation 77 [1/1] (0.44ns)   --->   "%exitcond = icmp eq i2 %n, -1" [edge_prj/main.c:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 79 [1/1] (0.54ns)   --->   "%n_1 = add i2 %n, 1" [edge_prj/main.c:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [edge_prj/main.c:29]
ST_5 : Operation 81 [1/1] (0.76ns)   --->   "%tmp4 = add i8 %n_cast5, -101" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i8 %tmp4 to i15" [edge_prj/main.c:30]
ST_5 : Operation 83 [1/1] (0.83ns)   --->   "%tmp_14 = add i15 %tmp4_cast, %tmp3_cast" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = sext i15 %tmp_14 to i64" [edge_prj/main.c:30]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%video_addr = getelementptr [10000 x i32]* %video, i64 0, i64 %tmp_15" [edge_prj/main.c:30]
ST_5 : Operation 86 [2/2] (1.23ns)   --->   "%video_load = load i32* %video_addr, align 4" [edge_prj/main.c:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 87 [1/1] (0.78ns)   --->   "%tmp_16 = add i5 %tmp_11, %n_cast6" [edge_prj/main.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str2, i32 %tmp_13) nounwind" [edge_prj/main.c:30]
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [edge_prj/main.c:28]

 <State 6> : 1.91ns
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [edge_prj/main.c:30]
ST_6 : Operation 91 [1/2] (1.23ns)   --->   "%video_load = load i32* %video_addr, align 4" [edge_prj/main.c:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i5 %tmp_16 to i32" [edge_prj/main.c:30]
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_16_cast to i64" [edge_prj/main.c:30]
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [9 x i32]* %block, i64 0, i64 %tmp_17" [edge_prj/main.c:30]
ST_6 : Operation 95 [1/1] (0.67ns)   --->   "store i32 %video_load, i32* %block_addr, align 4" [edge_prj/main.c:30]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %6" [edge_prj/main.c:29]

 <State 7> : 0.00ns
ST_7 : Operation 97 [1/2] (0.00ns)   --->   "%value = call fastcc i32 @convolution([9 x i32]* @sob_x, [9 x i32]* %block) nounwind" [edge_prj/main.c:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.66ns
ST_8 : Operation 98 [2/2] (0.65ns)   --->   "%value_1 = call fastcc i32 @convolution([9 x i32]* @sob_y, [9 x i32]* %block) nounwind" [edge_prj/main.c:34]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 3.27ns
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_9 = zext i14 %tmp_8 to i64" [edge_prj/main.c:32]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sob_x1_addr_1 = getelementptr [10000 x i32]* %sob_x1, i64 0, i64 %tmp_9" [edge_prj/main.c:32]
ST_9 : Operation 101 [1/1] (1.23ns)   --->   "store i32 %value, i32* %sob_x1_addr_1, align 4" [edge_prj/main.c:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 102 [1/2] (0.00ns)   --->   "%value_1 = call fastcc i32 @convolution([9 x i32]* @sob_y, [9 x i32]* %block) nounwind" [edge_prj/main.c:34]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%sob_y1_addr_1 = getelementptr [10000 x i32]* %sob_y1, i64 0, i64 %tmp_9" [edge_prj/main.c:35]
ST_9 : Operation 104 [1/1] (1.23ns)   --->   "store i32 %value_1, i32* %sob_y1_addr_1, align 4" [edge_prj/main.c:35]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 105 [1/1] (1.01ns)   --->   "%neg = sub i32 0, %value_1" [edge_prj/main.c:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.99ns)   --->   "%abscond = icmp sgt i32 %value_1, 0" [edge_prj/main.c:34]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%abs = select i1 %abscond, i32 %value_1, i32 %neg" [edge_prj/main.c:34]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.01ns)   --->   "%neg9 = sub i32 0, %value" [edge_prj/main.c:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.99ns)   --->   "%abscond1 = icmp sgt i32 %value, 0" [edge_prj/main.c:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%abs1 = select i1 %abscond1, i32 %value, i32 %neg9" [edge_prj/main.c:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_s = add nsw i32 %abs, %abs1" [edge_prj/main.c:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sob_xy1_addr = getelementptr [10000 x i32]* %sob_xy1, i64 0, i64 %tmp_9" [edge_prj/main.c:36]
ST_9 : Operation 113 [1/1] (1.23ns)   --->   "store i32 %tmp_s, i32* %sob_xy1_addr, align 4" [edge_prj/main.c:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br label %10"
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_12) nounwind" [edge_prj/main.c:38]
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %2" [edge_prj/main.c:18]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.125ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', edge_prj/main.c:16) [15]  (0.656 ns)

 <State 2>: 0.831ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [16]  (0 ns)
	'add' operation ('next_mul') [17]  (0.831 ns)

 <State 3>: 2.07ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', edge_prj/main.c:18) [29]  (0 ns)
	'add' operation ('tmp_6', edge_prj/main.c:22) [111]  (0.831 ns)
	'getelementptr' operation ('sob_x1_addr', edge_prj/main.c:22) [113]  (0 ns)
	'store' operation (edge_prj/main.c:22) of constant 0 on array 'sob_x1' [114]  (1.24 ns)

 <State 4>: 2.53ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', edge_prj/main.c:28) [47]  (0 ns)
	'add' operation ('tmp_3', edge_prj/main.c:30) [57]  (0 ns)
	'mul' operation ('tmp_10', edge_prj/main.c:30) [59]  (0.494 ns)
	'add' operation ('tmp3', edge_prj/main.c:30) [63]  (2.04 ns)

 <State 5>: 2.83ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', edge_prj/main.c:29) [67]  (0 ns)
	'add' operation ('tmp4', edge_prj/main.c:30) [76]  (0.765 ns)
	'add' operation ('tmp_14', edge_prj/main.c:30) [78]  (0.831 ns)
	'getelementptr' operation ('video_addr', edge_prj/main.c:30) [80]  (0 ns)
	'load' operation ('video_load', edge_prj/main.c:30) on array 'video' [81]  (1.24 ns)

 <State 6>: 1.91ns
The critical path consists of the following:
	'load' operation ('video_load', edge_prj/main.c:30) on array 'video' [81]  (1.24 ns)
	'store' operation (edge_prj/main.c:30) of variable 'video_load', edge_prj/main.c:30 on array 'block', edge_prj/main.c:11 [86]  (0.677 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0.656ns
The critical path consists of the following:
	'call' operation ('value', edge_prj/main.c:34) to 'convolution' [97]  (0.656 ns)

 <State 9>: 3.27ns
The critical path consists of the following:
	'call' operation ('value', edge_prj/main.c:34) to 'convolution' [97]  (0 ns)
	'sub' operation ('neg', edge_prj/main.c:34) [100]  (1.02 ns)
	'select' operation ('abs', edge_prj/main.c:34) [102]  (0 ns)
	'add' operation ('tmp_s', edge_prj/main.c:36) [106]  (1.02 ns)
	'store' operation (edge_prj/main.c:36) of variable 'tmp_s', edge_prj/main.c:36 on array 'sob_xy1' [108]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
