###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:39:11 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.075
= Slack Time                   -2.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.725 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.682 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.537 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.409 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.536 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.664 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.190 | 
     | \tx_core/axi_master /U1251 | S v -> Y v                     | MUX2X1  | 0.130 | 0.306 |   4.820 |    2.496 | 
     | \tx_core/axi_master /U1252 | A v -> Y ^                     | INVX1   | 0.279 | 0.242 |   5.062 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [29] ^ |         | 0.279 | 0.012 |   5.075 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.073
= Slack Time                   -2.323
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.723 | 
     | \tx_core/axi_master /U624 | A ^ -> Y v                    | INVX2   | 0.021 | 0.043 |   0.643 |   -1.680 | 
     | \tx_core/axi_master /U623 | B v -> Y ^                    | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.538 | 
     | \tx_core/axi_master /U445 | A ^ -> Y v                    | NOR2X1  | 0.961 | 1.049 |   3.910 |    1.587 | 
     | \tx_core/axi_master /U443 | A v -> Y ^                    | NAND2X1 | 0.252 | 0.374 |   4.284 |    1.961 | 
     | \tx_core/axi_master /U441 | A ^ -> Y v                    | INVX2   | 0.096 | 0.089 |   4.373 |    2.050 | 
     | \tx_core/axi_master /U65  | A v -> Y ^                    | OAI21X1 | 0.431 | 0.346 |   4.718 |    2.395 | 
     | \tx_core/axi_master /U64  | B ^ -> Y v                    | NOR2X1  | 0.298 | 0.342 |   5.060 |    2.737 | 
     |                           | \memif_pcfifo1.f0_wdata [2] v |         | 0.298 | 0.013 |   5.073 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.048
= Slack Time                   -2.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.698 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.656 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.563 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.435 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.562 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.690 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.216 | 
     | \tx_core/axi_master /U1247 | S v -> Y v                     | MUX2X1  | 0.118 | 0.294 |   4.809 |    2.510 | 
     | \tx_core/axi_master /U1248 | A v -> Y ^                     | INVX1   | 0.266 | 0.234 |   5.043 |    2.745 | 
     |                            | \memif_pdfifo1.f0_wdata [27] ^ |         | 0.266 | 0.005 |   5.048 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.045
= Slack Time                   -2.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.695 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.652 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.566 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.439 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.566 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.694 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.220 | 
     | \tx_core/axi_master /U1255 | S v -> Y v                     | MUX2X1  | 0.109 | 0.288 |   4.803 |    2.508 | 
     | \tx_core/axi_master /U1256 | A v -> Y ^                     | INVX1   | 0.273 | 0.230 |   5.033 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [28] ^ |         | 0.273 | 0.012 |   5.045 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.012
= Slack Time                   -2.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.662 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.620 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.599 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.471 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.598 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.726 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.253 | 
     | \tx_core/axi_master /U1253 | S v -> Y v                     | MUX2X1  | 0.124 | 0.305 |   4.820 |    2.558 | 
     | \tx_core/axi_master /U1254 | A v -> Y ^                     | INVX1   | 0.200 | 0.185 |   5.006 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.200 | 0.007 |   5.012 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.005
= Slack Time                   -2.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.655 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.612 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.606 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.479 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.606 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.734 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.260 | 
     | \tx_core/axi_master /U1249 | S v -> Y v                     | MUX2X1  | 0.117 | 0.301 |   4.816 |    2.561 | 
     | \tx_core/axi_master /U1250 | A v -> Y ^                     | INVX1   | 0.200 | 0.183 |   4.998 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [31] ^ |         | 0.200 | 0.007 |   5.005 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [3] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.926
= Slack Time                   -2.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.576 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.043 |   0.643 |   -1.533 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.685 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.872 |   3.734 |    1.557 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                    | INVX1   | 0.118 | 0.127 |   3.861 |    1.685 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                    | INVX2   | 0.127 | 0.128 |   3.989 |    1.812 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                    | INVX2   | 0.736 | 0.526 |   4.515 |    2.339 | 
     | \tx_core/axi_master /U1242 | S v -> Y v                    | MUX2X1  | 0.081 | 0.267 |   4.782 |    2.606 | 
     | \tx_core/axi_master /U1243 | A v -> Y ^                    | INVX1   | 0.156 | 0.142 |   4.924 |    2.748 | 
     |                            | \memif_pdfifo1.f0_wdata [3] ^ |         | 0.156 | 0.002 |   4.926 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [36] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.921
= Slack Time                   -2.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.571 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.528 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.690 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.563 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.690 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.818 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.344 | 
     | \tx_core/axi_master /U2500 | S v -> Y v                     | MUX2X1  | 0.253 | 0.395 |   4.910 |    2.739 | 
     |                            | \memif_pdfifo1.f0_wdata [36] v |         | 0.253 | 0.011 |   4.921 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [34] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.921
= Slack Time                   -2.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.571 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.528 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.691 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.563 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.690 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.818 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.344 | 
     | \tx_core/axi_master /U2494 | S v -> Y v                     | MUX2X1  | 0.248 | 0.395 |   4.910 |    2.739 | 
     |                            | \memif_pdfifo1.f0_wdata [34] v |         | 0.248 | 0.011 |   4.921 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [38] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.912
= Slack Time                   -2.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.562 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.520 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.699 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.571 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.698 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.826 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.352 | 
     | \tx_core/axi_master /U2506 | S v -> Y v                     | MUX2X1  | 0.237 | 0.389 |   4.903 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [38] v |         | 0.237 | 0.009 |   4.912 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.908
= Slack Time                   -2.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.558 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.516 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.703 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.575 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.702 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.830 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.357 | 
     | \tx_core/axi_master /U2542 | S v -> Y v                     | MUX2X1  | 0.251 | 0.389 |   4.904 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [50] v |         | 0.251 | 0.004 |   4.908 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [33] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.907
= Slack Time                   -2.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.557 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.514 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.704 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.577 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.704 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.832 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.358 | 
     | \tx_core/axi_master /U2491 | S v -> Y v                     | MUX2X1  | 0.250 | 0.386 |   4.901 |    2.744 | 
     |                            | \memif_pdfifo1.f0_wdata [33] v |         | 0.250 | 0.006 |   4.907 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [32] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.903
= Slack Time                   -2.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.553 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.511 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.708 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.580 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.707 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.835 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.361 | 
     | \tx_core/axi_master /U2489 | S v -> Y v                     | MUX2X1  | 0.243 | 0.385 |   4.900 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [32] v |         | 0.243 | 0.004 |   4.903 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [35] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.901
= Slack Time                   -2.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.551 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.509 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.710 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.582 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.709 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.837 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.363 | 
     | \tx_core/axi_master /U2497 | S v -> Y v                     | MUX2X1  | 0.242 | 0.383 |   4.898 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [35] v |         | 0.242 | 0.004 |   4.901 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [37] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.899
= Slack Time                   -2.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.549 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.506 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.712 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.585 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.861 |    1.712 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.840 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.736 | 0.526 |   4.515 |    2.366 | 
     | \tx_core/axi_master /U2503 | S v -> Y v                     | MUX2X1  | 0.239 | 0.381 |   4.895 |    2.747 | 
     |                            | \memif_pdfifo1.f0_wdata [37] v |         | 0.239 | 0.003 |   4.899 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.761
= Slack Time                   -2.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.411 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.368 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.850 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.722 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.184 | 
     | \tx_core/axi_master /U1355 | S v -> Y v                     | MUX2X1  | 0.101 | 0.326 |   4.521 |    2.510 | 
     | \tx_core/axi_master /U1356 | A v -> Y ^                     | INVX1   | 0.274 | 0.228 |   4.749 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [21] ^ |         | 0.274 | 0.012 |   4.761 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.760
= Slack Time                   -2.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.410 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.368 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.851 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.723 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.185 | 
     | \tx_core/axi_master /U1357 | S v -> Y v                     | MUX2X1  | 0.096 | 0.328 |   4.523 |    2.513 | 
     | \tx_core/axi_master /U1358 | A v -> Y ^                     | INVX1   | 0.273 | 0.225 |   4.748 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [23] ^ |         | 0.273 | 0.012 |   4.760 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.752
= Slack Time                   -2.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.402 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.359 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.860 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.732 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.193 | 
     | \tx_core/axi_master /U1367 | S v -> Y v                     | MUX2X1  | 0.114 | 0.312 |   4.507 |    2.505 | 
     | \tx_core/axi_master /U1368 | A v -> Y ^                     | INVX1   | 0.275 | 0.233 |   4.740 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [26] ^ |         | 0.275 | 0.012 |   4.752 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.739
= Slack Time                   -1.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.389 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.346 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.872 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.745 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.206 | 
     | \tx_core/axi_master /U1369 | S v -> Y v                     | MUX2X1  | 0.102 | 0.314 |   4.509 |    2.520 | 
     | \tx_core/axi_master /U1370 | A v -> Y ^                     | INVX1   | 0.264 | 0.222 |   4.731 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [24] ^ |         | 0.264 | 0.008 |   4.739 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [18] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.734
= Slack Time                   -1.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.384 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.342 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.877 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.749 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.211 | 
     | \tx_core/axi_master /U1363 | S v -> Y v                     | MUX2X1  | 0.096 | 0.310 |   4.505 |    2.521 | 
     | \tx_core/axi_master /U1364 | A v -> Y ^                     | INVX1   | 0.268 | 0.224 |   4.729 |    2.745 | 
     |                            | \memif_pdfifo1.f0_wdata [18] ^ |         | 0.268 | 0.005 |   4.734 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.732
= Slack Time                   -1.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.382 | 
     | \tx_core/axi_master /U624 | A ^ -> Y v                    | INVX2   | 0.021 | 0.043 |   0.643 |   -1.340 | 
     | \tx_core/axi_master /U623 | B v -> Y ^                    | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.879 | 
     | \tx_core/axi_master /U445 | A ^ -> Y v                    | NOR2X1  | 0.961 | 1.049 |   3.910 |    1.928 | 
     | \tx_core/axi_master /U443 | A v -> Y ^                    | NAND2X1 | 0.252 | 0.374 |   4.284 |    2.302 | 
     | \tx_core/axi_master /U441 | A ^ -> Y v                    | INVX2   | 0.096 | 0.089 |   4.373 |    2.390 | 
     | \tx_core/axi_master /U65  | A v -> Y ^                    | OAI21X1 | 0.431 | 0.346 |   4.718 |    2.736 | 
     |                           | \memif_pcfifo1.f0_wdata [1] ^ |         | 0.431 | 0.014 |   4.732 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.715
= Slack Time                   -1.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.365 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.322 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.896 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.768 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.230 | 
     | \tx_core/axi_master /U1365 | S v -> Y v                     | MUX2X1  | 0.119 | 0.323 |   4.518 |    2.553 | 
     | \tx_core/axi_master /U1366 | A v -> Y ^                     | INVX1   | 0.209 | 0.189 |   4.708 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [25] ^ |         | 0.209 | 0.007 |   4.715 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.715
= Slack Time                   -1.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.365 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.322 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.897 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.769 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.230 | 
     | \tx_core/axi_master /U1351 | S v -> Y v                     | MUX2X1  | 0.102 | 0.332 |   4.527 |    2.562 | 
     | \tx_core/axi_master /U1352 | A v -> Y ^                     | INVX1   | 0.204 | 0.181 |   4.708 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [19] ^ |         | 0.204 | 0.007 |   4.715 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.715
= Slack Time                   -1.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.365 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.322 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.897 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.769 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.230 | 
     | \tx_core/axi_master /U1361 | S v -> Y v                     | MUX2X1  | 0.102 | 0.331 |   4.526 |    2.561 | 
     | \tx_core/axi_master /U1362 | A v -> Y ^                     | INVX1   | 0.206 | 0.182 |   4.708 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [22] ^ |         | 0.206 | 0.007 |   4.715 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.712
= Slack Time                   -1.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.362 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.320 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.899 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.771 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.233 | 
     | \tx_core/axi_master /U1359 | S v -> Y v                     | MUX2X1  | 0.101 | 0.330 |   4.525 |    2.562 | 
     | \tx_core/axi_master /U1360 | A v -> Y ^                     | INVX1   | 0.205 | 0.181 |   4.705 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [16] ^ |         | 0.205 | 0.007 |   4.712 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.712
= Slack Time                   -1.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.362 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.320 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.899 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.771 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.233 | 
     | \tx_core/axi_master /U1349 | S v -> Y v                     | MUX2X1  | 0.101 | 0.333 |   4.528 |    2.566 | 
     | \tx_core/axi_master /U1350 | A v -> Y ^                     | INVX1   | 0.200 | 0.177 |   4.706 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [20] ^ |         | 0.200 | 0.007 |   4.712 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.709
= Slack Time                   -1.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.359 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.316 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.902 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.774 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.236 | 
     | \tx_core/axi_master /U1353 | S v -> Y v                     | MUX2X1  | 0.099 | 0.327 |   4.523 |    2.563 | 
     | \tx_core/axi_master /U1354 | A v -> Y ^                     | INVX1   | 0.204 | 0.180 |   4.702 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [17] ^ |         | 0.204 | 0.007 |   4.709 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.665
= Slack Time                   -1.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.315 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.043 |   0.643 |   -1.272 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.947 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.872 |   3.734 |    1.819 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                    | INVX4   | 0.704 | 0.461 |   4.195 |    2.280 | 
     | \tx_core/axi_master /U1339 | S v -> Y v                    | MUX2X1  | 0.090 | 0.284 |   4.479 |    2.564 | 
     | \tx_core/axi_master /U1340 | A v -> Y ^                    | INVX1   | 0.208 | 0.179 |   4.658 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [8] ^ |         | 0.208 | 0.007 |   4.665 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [59] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.661
= Slack Time                   -1.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.311 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.268 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.950 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.823 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.284 | 
     | \tx_core/axi_master /U2569 | S v -> Y v                     | MUX2X1  | 0.255 | 0.457 |   4.652 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [59] v |         | 0.255 | 0.009 |   4.661 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [58] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.659
= Slack Time                   -1.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.309 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.266 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.952 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.825 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.286 | 
     | \tx_core/axi_master /U2566 | S v -> Y v                     | MUX2X1  | 0.259 | 0.454 |   4.649 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [58] v |         | 0.259 | 0.010 |   4.659 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [55] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.658
= Slack Time                   -1.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.308 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.266 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.953 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.825 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.287 | 
     | \tx_core/axi_master /U2557 | S v -> Y v                     | MUX2X1  | 0.256 | 0.455 |   4.650 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [55] v |         | 0.256 | 0.009 |   4.658 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [47] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.658
= Slack Time                   -1.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.308 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.265 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.953 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.826 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.287 | 
     | \tx_core/axi_master /U2533 | S v -> Y v                     | MUX2X1  | 0.259 | 0.453 |   4.648 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [47] v |         | 0.259 | 0.010 |   4.658 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.657
= Slack Time                   -1.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.307 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.264 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.954 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.827 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.288 | 
     | \tx_core/axi_master /U2578 | S v -> Y v                     | MUX2X1  | 0.252 | 0.453 |   4.648 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [62] v |         | 0.252 | 0.009 |   4.657 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [39] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.657
= Slack Time                   -1.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.307 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.264 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.955 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.827 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.288 | 
     | \tx_core/axi_master /U2509 | S v -> Y v                     | MUX2X1  | 0.252 | 0.452 |   4.648 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [39] v |         | 0.252 | 0.009 |   4.657 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [63] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.657
= Slack Time                   -1.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.307 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.264 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.955 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.827 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.288 | 
     | \tx_core/axi_master /U2581 | S v -> Y v                     | MUX2X1  | 0.253 | 0.452 |   4.647 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [63] v |         | 0.253 | 0.009 |   4.657 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.655
= Slack Time                   -1.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.305 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.043 |   0.643 |   -1.263 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.956 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.872 |   3.734 |    1.828 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                    | INVX4   | 0.704 | 0.461 |   4.195 |    2.290 | 
     | \tx_core/axi_master /U1329 | S v -> Y v                    | MUX2X1  | 0.081 | 0.287 |   4.482 |    2.576 | 
     | \tx_core/axi_master /U1330 | A v -> Y ^                    | INVX1   | 0.195 | 0.167 |   4.649 |    2.744 | 
     |                            | \memif_pdfifo1.f0_wdata [6] ^ |         | 0.195 | 0.006 |   4.655 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.654
= Slack Time                   -1.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.304 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.262 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.957 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.829 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.291 | 
     | \tx_core/axi_master /U1335 | S v -> Y v                     | MUX2X1  | 0.087 | 0.271 |   4.466 |    2.562 | 
     | \tx_core/axi_master /U1336 | A v -> Y ^                     | INVX1   | 0.212 | 0.181 |   4.647 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [13] ^ |         | 0.212 | 0.007 |   4.654 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [57] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.653
= Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.303 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.261 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.958 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.830 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.292 | 
     | \tx_core/axi_master /U2563 | S v -> Y v                     | MUX2X1  | 0.261 | 0.448 |   4.643 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [57] v |         | 0.261 | 0.010 |   4.653 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.653
= Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.303 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.261 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.958 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.830 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.292 | 
     | \tx_core/axi_master /U2539 | S v -> Y v                     | MUX2X1  | 0.249 | 0.454 |   4.649 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [49] v |         | 0.249 | 0.004 |   4.653 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [53] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.653
= Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.303 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.260 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.958 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.831 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.292 | 
     | \tx_core/axi_master /U2551 | S v -> Y v                     | MUX2X1  | 0.256 | 0.450 |   4.645 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [53] v |         | 0.256 | 0.008 |   4.653 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.652
= Slack Time                   -1.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.302 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.260 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.959 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.831 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.293 | 
     | \tx_core/axi_master /U1347 | S v -> Y v                     | MUX2X1  | 0.080 | 0.261 |   4.456 |    2.554 | 
     | \tx_core/axi_master /U1348 | A v -> Y ^                     | INVX1   | 0.226 | 0.188 |   4.644 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [15] ^ |         | 0.226 | 0.008 |   4.652 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [52] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.651
= Slack Time                   -1.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.301 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.258 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.960 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.833 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.294 | 
     | \tx_core/axi_master /U2548 | S v -> Y v                     | MUX2X1  | 0.266 | 0.445 |   4.640 |    2.739 | 
     |                            | \memif_pdfifo1.f0_wdata [52] v |         | 0.266 | 0.011 |   4.651 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.649
= Slack Time                   -1.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.299 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.257 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.962 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.834 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.296 | 
     | \tx_core/axi_master /U1345 | S v -> Y v                     | MUX2X1  | 0.082 | 0.273 |   4.468 |    2.568 | 
     | \tx_core/axi_master /U1346 | A v -> Y ^                     | INVX1   | 0.206 | 0.175 |   4.642 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [10] ^ |         | 0.206 | 0.007 |   4.649 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [54] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.649
= Slack Time                   -1.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.299 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.256 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.962 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.835 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.296 | 
     | \tx_core/axi_master /U2554 | S v -> Y v                     | MUX2X1  | 0.250 | 0.450 |   4.645 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [54] v |         | 0.250 | 0.004 |   4.649 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [61] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.648
= Slack Time                   -1.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.298 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.256 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.963 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.835 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.297 | 
     | \tx_core/axi_master /U2575 | S v -> Y v                     | MUX2X1  | 0.252 | 0.442 |   4.637 |    2.739 | 
     |                            | \memif_pdfifo1.f0_wdata [61] v |         | 0.252 | 0.011 |   4.648 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [56] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.648
= Slack Time                   -1.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.298 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.255 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.963 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.836 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.297 | 
     | \tx_core/axi_master /U2560 | S v -> Y v                     | MUX2X1  | 0.259 | 0.444 |   4.639 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [56] v |         | 0.259 | 0.009 |   4.648 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [44] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.648
= Slack Time                   -1.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.298 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.255 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.964 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.836 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.297 | 
     | \tx_core/axi_master /U2524 | S v -> Y v                     | MUX2X1  | 0.248 | 0.449 |   4.644 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [44] v |         | 0.248 | 0.004 |   4.648 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [46] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.647
= Slack Time                   -1.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.297 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.255 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.964 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.836 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.298 | 
     | \tx_core/axi_master /U2530 | S v -> Y v                     | MUX2X1  | 0.264 | 0.446 |   4.641 |    2.744 | 
     |                            | \memif_pdfifo1.f0_wdata [46] v |         | 0.264 | 0.006 |   4.647 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [41] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.647
= Slack Time                   -1.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.297 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.043 |   0.643 |   -1.254 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.965 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.872 |   3.734 |    1.837 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.704 | 0.461 |   4.195 |    2.298 | 
     | \tx_core/axi_master /U2515 | S v -> Y v                     | MUX2X1  | 0.252 | 0.447 |   4.642 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [41] v |         | 0.252 | 0.004 |   4.647 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.646
= Slack Time                   -1.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.296 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.043 |   0.643 |   -1.253 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.639 | 2.219 |   2.861 |    0.965 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.872 |   3.734 |    1.838 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                    | INVX4   | 0.704 | 0.461 |   4.195 |    2.299 | 
     | \tx_core/axi_master /U1333 | S v -> Y v                    | MUX2X1  | 0.090 | 0.280 |   4.475 |    2.579 | 
     | \tx_core/axi_master /U1334 | A v -> Y ^                    | INVX1   | 0.187 | 0.165 |   4.640 |    2.744 | 
     |                            | \memif_pdfifo1.f0_wdata [9] ^ |         | 0.187 | 0.006 |   4.646 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 

