\hypertarget{classv8_1_1internal_1_1AssemblerRISCVM}{}\doxysection{v8\+::internal\+::Assembler\+RISCVM Class Reference}
\label{classv8_1_1internal_1_1AssemblerRISCVM}\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}


{\ttfamily \#include $<$extension-\/riscv-\/m.\+h$>$}



Inheritance diagram for v8\+::internal\+::Assembler\+RISCVM\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRISCVM__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::Assembler\+RISCVM\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=260pt]{classv8_1_1internal_1_1AssemblerRISCVM__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_ac94c46e733b68b9eb29c92c25c359a9b}{mul}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_a8ce1280c860e20059d088c8ed70b7301}{mulh}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_a906cab8e95890a8c22a9751c3e032df8}{mulhsu}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_a5109ca4d087841db7e7c9fb22813a98f}{mulhu}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_ae5ffd4a87a52a45d4b37339e6c4bc650}{div}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_a69f950c288516d82cc9559690f3e7db3}{divu}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_aa826240bcfea86cee0350feaff0866d2}{rem}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVM_ac880e2991f086823696c79cb98caa555}{remu}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}


Definition at line 15 of file extension-\/riscv-\/m.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_ae5ffd4a87a52a45d4b37339e6c4bc650}\label{classv8_1_1internal_1_1AssemblerRISCVM_ae5ffd4a87a52a45d4b37339e6c4bc650}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!div@{div}}
\index{div@{div}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{div()}{div()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::div (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 26 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{26                                                                  \{}
\DoxyCodeLine{27   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b100, rd, rs1, rs2);}
\DoxyCodeLine{28 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_ae5ffd4a87a52a45d4b37339e6c4bc650_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_a69f950c288516d82cc9559690f3e7db3}\label{classv8_1_1internal_1_1AssemblerRISCVM_a69f950c288516d82cc9559690f3e7db3}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!divu@{divu}}
\index{divu@{divu}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{divu()}{divu()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::divu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 30 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{30                                                                   \{}
\DoxyCodeLine{31   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b101, rd, rs1, rs2);}
\DoxyCodeLine{32 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_a69f950c288516d82cc9559690f3e7db3_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_ac94c46e733b68b9eb29c92c25c359a9b}\label{classv8_1_1internal_1_1AssemblerRISCVM_ac94c46e733b68b9eb29c92c25c359a9b}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!mul@{mul}}
\index{mul@{mul}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{mul()}{mul()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::mul (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 10 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{10                                                                  \{}
\DoxyCodeLine{11   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b000, rd, rs1, rs2);}
\DoxyCodeLine{12 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_ac94c46e733b68b9eb29c92c25c359a9b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_a8ce1280c860e20059d088c8ed70b7301}\label{classv8_1_1internal_1_1AssemblerRISCVM_a8ce1280c860e20059d088c8ed70b7301}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!mulh@{mulh}}
\index{mulh@{mulh}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{mulh()}{mulh()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::mulh (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 14 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{14                                                                   \{}
\DoxyCodeLine{15   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b001, rd, rs1, rs2);}
\DoxyCodeLine{16 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_a8ce1280c860e20059d088c8ed70b7301_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_a906cab8e95890a8c22a9751c3e032df8}\label{classv8_1_1internal_1_1AssemblerRISCVM_a906cab8e95890a8c22a9751c3e032df8}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!mulhsu@{mulhsu}}
\index{mulhsu@{mulhsu}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{mulhsu()}{mulhsu()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::mulhsu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 18 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{18                                                                     \{}
\DoxyCodeLine{19   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b010, rd, rs1, rs2);}
\DoxyCodeLine{20 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_a906cab8e95890a8c22a9751c3e032df8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_a5109ca4d087841db7e7c9fb22813a98f}\label{classv8_1_1internal_1_1AssemblerRISCVM_a5109ca4d087841db7e7c9fb22813a98f}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!mulhu@{mulhu}}
\index{mulhu@{mulhu}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{mulhu()}{mulhu()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::mulhu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 22 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{22                                                                    \{}
\DoxyCodeLine{23   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b011, rd, rs1, rs2);}
\DoxyCodeLine{24 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_a5109ca4d087841db7e7c9fb22813a98f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_aa826240bcfea86cee0350feaff0866d2}\label{classv8_1_1internal_1_1AssemblerRISCVM_aa826240bcfea86cee0350feaff0866d2}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!rem@{rem}}
\index{rem@{rem}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{rem()}{rem()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::rem (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 34 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{34                                                                  \{}
\DoxyCodeLine{35   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b110, rd, rs1, rs2);}
\DoxyCodeLine{36 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_aa826240bcfea86cee0350feaff0866d2_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVM_ac880e2991f086823696c79cb98caa555}\label{classv8_1_1internal_1_1AssemblerRISCVM_ac880e2991f086823696c79cb98caa555}} 
\index{v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}!remu@{remu}}
\index{remu@{remu}!v8::internal::AssemblerRISCVM@{v8::internal::AssemblerRISCVM}}
\doxysubsubsection{\texorpdfstring{remu()}{remu()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVM\+::remu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 38 of file extension-\/riscv-\/m.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{38                                                                   \{}
\DoxyCodeLine{39   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000001, 0b111, rd, rs1, rs2);}
\DoxyCodeLine{40 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVM_ac880e2991f086823696c79cb98caa555_cgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{extension-riscv-m_8h}{extension-\/riscv-\/m.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{extension-riscv-m_8cc}{extension-\/riscv-\/m.\+cc}}\end{DoxyCompactItemize}
