$date
	Sat Oct 22 21:35:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#412420
b1110 !
1"
#412422
b1110 &
b1110 %
1$
#412423
0"
#412426
b111 &
b111 %
#412430
b10110 &
b10110 %
#412434
b1011 &
b1011 %
#412438
b100010 &
b100010 %
#412442
b10001 &
b10001 %
#412446
b110100 &
b110100 %
#412450
b11010 &
b11010 %
#412454
b1101 &
b1101 %
#412458
b101000 &
b101000 %
#412462
b10100 &
b10100 %
#412466
b1010 &
b1010 %
#412470
b101 &
b101 %
#412474
b10000 &
b10000 %
#412478
b1000 &
b1000 %
#412482
b100 &
b100 %
#412486
b10 &
b10 %
#412490
b1 &
b1 %
1#
#412494
b0 &
0#
b0 %
0$
#1411895
b1010 !
1"
#1411898
b1010 &
b1010 %
1$
#1411899
0"
#1411902
b101 &
b101 %
#1411906
b10000 &
b10000 %
#1411910
b1000 &
b1000 %
#1411914
b100 &
b100 %
#1411918
b10 &
b10 %
#1411922
b1 &
b1 %
1#
#1411926
b0 &
0#
b0 %
0$
#2382745
b10 !
1"
#2382746
b10 &
b10 %
1$
#2382747
0"
#2382750
b1 &
1#
b1 %
#2382754
b0 &
b0 %
0#
0$
#4500012
