CxlResult:H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = unisim ,
	SourcePath = D:/SoftwareTools/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims ,
	Simulator = mti_se ,
	SimulatorVersion = 10.1c ,
	CompiledLibrary = unisims_ver ,
	CompiledPath = H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/unisims_ver ,
	Timestamp = Sat Feb 01 22:39:06 2020 ,
	Time = 1580614746 ,
	Language = verilog ,
	XilinxBuildNumber = P.20131013 ,
	XilinxVersion = 14.7 ,
	LogFile = H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,

