# Compile of fifo_tb.v was successful.
# Compile of fifo.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.fifo_tb
# vsim -gui D:\STUDY\GitHubWork\Verilog-learning\06_fifo\fifo.mpf 
# Start time: 11:15:31 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo_tb
# Loading work.fifo_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo
# Loading work.fifo
do wave.do
run -all
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(29)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 29
quit -sim
# Compile of fifo_tb.v was successful.
# Compile of fifo.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.fifo_tb
# vsim 
# Start time: 11:19:26 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo_tb
# Loading work.fifo_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo
# Loading work.fifo
do wave.do
run -all
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 30
quit -sim
open wave.do
# file111aa0a0
vsim -novopt work.fifo_tb
# vsim 
# Start time: 11:22:47 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.fifo_tb
# Loading work.fifo
do wave.do
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 30
quit -sim
do wave.do
# vsim 
# Start time: 11:23:40 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.fifo_tb
# Loading work.fifo
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 30
restart
# Closing VCD file "fifo_tb_wave.vcd"
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
do wave.do
# vsim 
# Start time: 11:24:21 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.fifo_tb
# Loading work.fifo
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 30
restart
# Closing VCD file "fifo_tb_wave.vcd"
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 30
do wave.do
# vsim 
# Start time: 11:29:57 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.fifo_tb
# Loading work.fifo
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 30
# .main_pane.wave.interior.cs.body.pw.wf
do wave.do
# vsim 
# Start time: 11:30:59 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Loading work.fifo_tb
# Loading work.fifo
# ** Note: $finish    : D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at D:/STUDY/GitHubWork/Verilog-learning/06_fifo/fifo_tb.v line 30
# ** Warning: (vsim-168) The time value, 1, is smaller than the simulator resolution so no run occurred.
# Executing ONERROR command at macro ./wave.do line 38
# .main_pane.wave.interior.cs.body.pw.wf
quit -sim
# Compile of fifo_tb.v was successful.
# Compile of fifo.v was successful.
# 2 compiles, 0 failed with no errors.
do wave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:33:31 on Jul 27,2020
# vlog -reportprogress 300 fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 11:33:31 on Jul 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:33:31 on Jul 27,2020
# vlog -reportprogress 300 fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 11:33:31 on Jul 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:33:31 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo_tb
# Loading work.fifo_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo
# Loading work.fifo
# ** Note: $finish    : fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at fifo_tb.v line 30
# .main_pane.wave.interior.cs.body.pw.wf
quit -sim
quit fifo_tb.v
# unknown switch: fifo_tb.v
close fifo_tb.v
# can not find channel named "fifo_tb.v"
do wave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:37:49 on Jul 27,2020
# vlog -reportprogress 300 fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 11:37:49 on Jul 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:37:49 on Jul 27,2020
# vlog -reportprogress 300 fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 11:37:49 on Jul 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:37:49 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo_tb
# Loading work.fifo_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo
# Loading work.fifo
# ** Note: $finish    : fifo_tb.v(30)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at fifo_tb.v line 30
# invoked "break" outside of a loop
# Executing ONERROR command at macro ./wave.do line 41
# .main_pane.wave.interior.cs.body.pw.wf
quit -sim
do wave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:40:34 on Jul 27,2020
# vlog -reportprogress 300 fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 11:40:34 on Jul 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 11:40:34 on Jul 27,2020
# vlog -reportprogress 300 fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 11:40:34 on Jul 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:40:34 on Jul 27,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo_tb
# Loading work.fifo_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/06_fifo/work.fifo
# Loading work.fifo
# ** Note: $finish    : fifo_tb.v(29)
#    Time: 785 ns  Iteration: 0  Instance: /fifo_tb
# 1
# Break in Module fifo_tb at fifo_tb.v line 29
# .main_pane.wave.interior.cs.body.pw.wf
quit -sim
