{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500589743581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500589743582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 19:29:03 2017 " "Processing started: Thu Jul 20 19:29:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500589743582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589743582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589743582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500589743960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500589743960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Processor.v 1 1 " "Using design file Processor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589761203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589761203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500589761218 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath.v(118) " "Verilog HDL warning at Datapath.v(118): extended using \"x\" or \"z\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1500589761283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath.v(119) " "Verilog HDL warning at Datapath.v(119): extended using \"x\" or \"z\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1500589761283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath.v(120) " "Verilog HDL warning at Datapath.v(120): extended using \"x\" or \"z\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1500589761283 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Datapath.v 1 1 " "Using design file Datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589761283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589761283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:D1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:D1\"" {  } { { "Processor.v" "D1" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589761285 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(38) " "Verilog HDL Always Construct warning at Datapath.v(38): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761299 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(39) " "Verilog HDL Always Construct warning at Datapath.v(39): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761299 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(40) " "Verilog HDL Always Construct warning at Datapath.v(40): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761299 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(41) " "Verilog HDL Always Construct warning at Datapath.v(41): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761299 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(46) " "Verilog HDL Always Construct warning at Datapath.v(46): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761299 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(47) " "Verilog HDL Always Construct warning at Datapath.v(47): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761299 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(50) " "Verilog HDL Always Construct warning at Datapath.v(50): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761299 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(51) " "Verilog HDL Always Construct warning at Datapath.v(51): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(56) " "Verilog HDL Always Construct warning at Datapath.v(56): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(57) " "Verilog HDL Always Construct warning at Datapath.v(57): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(60) " "Verilog HDL Always Construct warning at Datapath.v(60): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(61) " "Verilog HDL Always Construct warning at Datapath.v(61): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(62) " "Verilog HDL Always Construct warning at Datapath.v(62): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(65) " "Verilog HDL Always Construct warning at Datapath.v(65): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(66) " "Verilog HDL Always Construct warning at Datapath.v(66): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761300 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(67) " "Verilog HDL Always Construct warning at Datapath.v(67): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(70) " "Verilog HDL Always Construct warning at Datapath.v(70): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(71) " "Verilog HDL Always Construct warning at Datapath.v(71): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(72) " "Verilog HDL Always Construct warning at Datapath.v(72): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(75) " "Verilog HDL Always Construct warning at Datapath.v(75): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(76) " "Verilog HDL Always Construct warning at Datapath.v(76): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(77) " "Verilog HDL Always Construct warning at Datapath.v(77): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(80) " "Verilog HDL Always Construct warning at Datapath.v(80): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(83) " "Verilog HDL Always Construct warning at Datapath.v(83): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(86) " "Verilog HDL Always Construct warning at Datapath.v(86): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(87) " "Verilog HDL Always Construct warning at Datapath.v(87): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761301 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(93) " "Verilog HDL Always Construct warning at Datapath.v(93): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(96) " "Verilog HDL Always Construct warning at Datapath.v(96): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(97) " "Verilog HDL Always Construct warning at Datapath.v(97): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(101) " "Verilog HDL Always Construct warning at Datapath.v(101): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(104) " "Verilog HDL Always Construct warning at Datapath.v(104): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(107) " "Verilog HDL Always Construct warning at Datapath.v(107): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(108) " "Verilog HDL Always Construct warning at Datapath.v(108): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(111) " "Verilog HDL Always Construct warning at Datapath.v(111): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Datapath.v(112) " "Verilog HDL Always Construct warning at Datapath.v(112): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Datapath.v(120) " "Verilog HDL assignment warning at Datapath.v(120): truncated value with size 32 to match size of target (20)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589761302 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RD Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"RD\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761306 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761306 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RT Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"RT\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761306 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamt Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"shamt\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761306 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediate Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761307 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "newAddress Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"newAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761307 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "extender2 Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"extender2\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761308 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RD_LI Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"RD_LI\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761308 "|Processor|Datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "extender Datapath.v(35) " "Verilog HDL Always Construct warning at Datapath.v(35): inferring latch(es) for variable \"extender\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500589761308 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[0\] Datapath.v(35) " "Inferred latch for \"RD_LI\[0\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[1\] Datapath.v(35) " "Inferred latch for \"RD_LI\[1\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[2\] Datapath.v(35) " "Inferred latch for \"RD_LI\[2\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[3\] Datapath.v(35) " "Inferred latch for \"RD_LI\[3\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[4\] Datapath.v(35) " "Inferred latch for \"RD_LI\[4\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[5\] Datapath.v(35) " "Inferred latch for \"RD_LI\[5\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[6\] Datapath.v(35) " "Inferred latch for \"RD_LI\[6\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[7\] Datapath.v(35) " "Inferred latch for \"RD_LI\[7\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761314 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[8\] Datapath.v(35) " "Inferred latch for \"RD_LI\[8\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[9\] Datapath.v(35) " "Inferred latch for \"RD_LI\[9\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[10\] Datapath.v(35) " "Inferred latch for \"RD_LI\[10\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[11\] Datapath.v(35) " "Inferred latch for \"RD_LI\[11\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[12\] Datapath.v(35) " "Inferred latch for \"RD_LI\[12\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[13\] Datapath.v(35) " "Inferred latch for \"RD_LI\[13\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[14\] Datapath.v(35) " "Inferred latch for \"RD_LI\[14\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[15\] Datapath.v(35) " "Inferred latch for \"RD_LI\[15\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[16\] Datapath.v(35) " "Inferred latch for \"RD_LI\[16\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[17\] Datapath.v(35) " "Inferred latch for \"RD_LI\[17\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[18\] Datapath.v(35) " "Inferred latch for \"RD_LI\[18\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[19\] Datapath.v(35) " "Inferred latch for \"RD_LI\[19\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[20\] Datapath.v(35) " "Inferred latch for \"RD_LI\[20\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[21\] Datapath.v(35) " "Inferred latch for \"RD_LI\[21\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[22\] Datapath.v(35) " "Inferred latch for \"RD_LI\[22\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761315 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[23\] Datapath.v(35) " "Inferred latch for \"RD_LI\[23\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[24\] Datapath.v(35) " "Inferred latch for \"RD_LI\[24\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[25\] Datapath.v(35) " "Inferred latch for \"RD_LI\[25\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[26\] Datapath.v(35) " "Inferred latch for \"RD_LI\[26\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[27\] Datapath.v(35) " "Inferred latch for \"RD_LI\[27\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[28\] Datapath.v(35) " "Inferred latch for \"RD_LI\[28\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[29\] Datapath.v(35) " "Inferred latch for \"RD_LI\[29\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[30\] Datapath.v(35) " "Inferred latch for \"RD_LI\[30\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_LI\[31\] Datapath.v(35) " "Inferred latch for \"RD_LI\[31\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[0\] Datapath.v(35) " "Inferred latch for \"newAddress\[0\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[1\] Datapath.v(35) " "Inferred latch for \"newAddress\[1\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[2\] Datapath.v(35) " "Inferred latch for \"newAddress\[2\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761316 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[3\] Datapath.v(35) " "Inferred latch for \"newAddress\[3\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[4\] Datapath.v(35) " "Inferred latch for \"newAddress\[4\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[5\] Datapath.v(35) " "Inferred latch for \"newAddress\[5\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[6\] Datapath.v(35) " "Inferred latch for \"newAddress\[6\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[7\] Datapath.v(35) " "Inferred latch for \"newAddress\[7\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[8\] Datapath.v(35) " "Inferred latch for \"newAddress\[8\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[9\] Datapath.v(35) " "Inferred latch for \"newAddress\[9\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[10\] Datapath.v(35) " "Inferred latch for \"newAddress\[10\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761317 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[11\] Datapath.v(35) " "Inferred latch for \"newAddress\[11\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[12\] Datapath.v(35) " "Inferred latch for \"newAddress\[12\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[13\] Datapath.v(35) " "Inferred latch for \"newAddress\[13\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[14\] Datapath.v(35) " "Inferred latch for \"newAddress\[14\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[15\] Datapath.v(35) " "Inferred latch for \"newAddress\[15\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[16\] Datapath.v(35) " "Inferred latch for \"newAddress\[16\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[17\] Datapath.v(35) " "Inferred latch for \"newAddress\[17\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[18\] Datapath.v(35) " "Inferred latch for \"newAddress\[18\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761318 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newAddress\[19\] Datapath.v(35) " "Inferred latch for \"newAddress\[19\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761319 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] Datapath.v(35) " "Inferred latch for \"immediate\[0\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761319 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] Datapath.v(35) " "Inferred latch for \"immediate\[1\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761319 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] Datapath.v(35) " "Inferred latch for \"immediate\[2\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761319 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] Datapath.v(35) " "Inferred latch for \"immediate\[3\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761319 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] Datapath.v(35) " "Inferred latch for \"immediate\[4\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761319 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] Datapath.v(35) " "Inferred latch for \"immediate\[5\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761319 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] Datapath.v(35) " "Inferred latch for \"immediate\[6\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] Datapath.v(35) " "Inferred latch for \"immediate\[7\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] Datapath.v(35) " "Inferred latch for \"immediate\[8\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] Datapath.v(35) " "Inferred latch for \"immediate\[9\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] Datapath.v(35) " "Inferred latch for \"immediate\[10\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] Datapath.v(35) " "Inferred latch for \"immediate\[11\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] Datapath.v(35) " "Inferred latch for \"immediate\[12\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] Datapath.v(35) " "Inferred latch for \"immediate\[13\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761320 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] Datapath.v(35) " "Inferred latch for \"immediate\[14\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761321 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] Datapath.v(35) " "Inferred latch for \"immediate\[15\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761321 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] Datapath.v(35) " "Inferred latch for \"immediate\[16\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761321 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] Datapath.v(35) " "Inferred latch for \"immediate\[17\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761321 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] Datapath.v(35) " "Inferred latch for \"immediate\[18\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761321 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] Datapath.v(35) " "Inferred latch for \"immediate\[19\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761321 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] Datapath.v(35) " "Inferred latch for \"immediate\[20\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761321 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] Datapath.v(35) " "Inferred latch for \"immediate\[21\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761322 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] Datapath.v(35) " "Inferred latch for \"immediate\[22\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761322 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] Datapath.v(35) " "Inferred latch for \"immediate\[23\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761322 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] Datapath.v(35) " "Inferred latch for \"immediate\[24\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761322 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] Datapath.v(35) " "Inferred latch for \"immediate\[25\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761322 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] Datapath.v(35) " "Inferred latch for \"immediate\[26\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761322 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] Datapath.v(35) " "Inferred latch for \"immediate\[27\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761322 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] Datapath.v(35) " "Inferred latch for \"immediate\[28\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761323 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] Datapath.v(35) " "Inferred latch for \"immediate\[29\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761323 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] Datapath.v(35) " "Inferred latch for \"immediate\[30\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761323 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] Datapath.v(35) " "Inferred latch for \"immediate\[31\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761323 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[0\] Datapath.v(35) " "Inferred latch for \"shamt\[0\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761323 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[1\] Datapath.v(35) " "Inferred latch for \"shamt\[1\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761323 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[2\] Datapath.v(35) " "Inferred latch for \"shamt\[2\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761323 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[3\] Datapath.v(35) " "Inferred latch for \"shamt\[3\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[4\] Datapath.v(35) " "Inferred latch for \"shamt\[4\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT\[0\] Datapath.v(35) " "Inferred latch for \"RT\[0\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT\[1\] Datapath.v(35) " "Inferred latch for \"RT\[1\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT\[2\] Datapath.v(35) " "Inferred latch for \"RT\[2\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT\[3\] Datapath.v(35) " "Inferred latch for \"RT\[3\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT\[4\] Datapath.v(35) " "Inferred latch for \"RT\[4\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS\[0\] Datapath.v(35) " "Inferred latch for \"RS\[0\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761324 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS\[1\] Datapath.v(35) " "Inferred latch for \"RS\[1\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761325 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS\[2\] Datapath.v(35) " "Inferred latch for \"RS\[2\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761325 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS\[3\] Datapath.v(35) " "Inferred latch for \"RS\[3\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761325 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS\[4\] Datapath.v(35) " "Inferred latch for \"RS\[4\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761325 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[0\] Datapath.v(35) " "Inferred latch for \"RD\[0\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761325 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[1\] Datapath.v(35) " "Inferred latch for \"RD\[1\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761325 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[2\] Datapath.v(35) " "Inferred latch for \"RD\[2\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761325 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[3\] Datapath.v(35) " "Inferred latch for \"RD\[3\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761326 "|Processor|Datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[4\] Datapath.v(35) " "Inferred latch for \"RD\[4\]\" at Datapath.v(35)" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589761326 "|Processor|Datapath:D1"}
{ "Warning" "WSGN_SEARCH_FILE" "FetchState.v 1 1 " "Using design file FetchState.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FetchState " "Found entity 1: FetchState" {  } { { "FetchState.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/FetchState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589761356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589761356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchState Datapath:D1\|FetchState:F1 " "Elaborating entity \"FetchState\" for hierarchy \"Datapath:D1\|FetchState:F1\"" {  } { { "Datapath.v" "F1" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589761356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 10 FetchState.v(17) " "Verilog HDL assignment warning at FetchState.v(17): truncated value with size 20 to match size of target (10)" {  } { { "FetchState.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/FetchState.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589761357 "|Processor|Datapath:D1|FetchState:F1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 10 FetchState.v(19) " "Verilog HDL assignment warning at FetchState.v(19): truncated value with size 20 to match size of target (10)" {  } { { "FetchState.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/FetchState.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589761357 "|Processor|Datapath:D1|FetchState:F1"}
{ "Warning" "WSGN_SEARCH_FILE" "ProgramCounter.v 1 1 " "Using design file ProgramCounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589761363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589761363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter Datapath:D1\|FetchState:F1\|ProgramCounter:P1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"Datapath:D1\|FetchState:F1\|ProgramCounter:P1\"" {  } { { "FetchState.v" "P1" { Text "/home/thiago/Documentos/EngComp/Processador/FetchState.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589761363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ProgramCounter.v(18) " "Verilog HDL assignment warning at ProgramCounter.v(18): truncated value with size 32 to match size of target (20)" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589761364 "|Processor|Datapath:D1|FetchState:F1|ProgramCounter:P1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ProgramCounter.v(17) " "Verilog HDL Case Statement information at ProgramCounter.v(17): all case item expressions in this case statement are onehot" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1500589761364 "|Processor|Datapath:D1|FetchState:F1|ProgramCounter:P1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemoryInstructions.v(10) " "Verilog HDL information at MemoryInstructions.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500589761374 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MemoryInstructions.v 1 1 " "Using design file MemoryInstructions.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInstructions " "Found entity 1: MemoryInstructions" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589761374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589761374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInstructions Datapath:D1\|FetchState:F1\|MemoryInstructions:M1 " "Elaborating entity \"MemoryInstructions\" for hierarchy \"Datapath:D1\|FetchState:F1\|MemoryInstructions:M1\"" {  } { { "FetchState.v" "M1" { Text "/home/thiago/Documentos/EngComp/Processador/FetchState.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589761376 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[149..80\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[149..80\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761444 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[75\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[75\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761444 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[72\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[72\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761444 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[68\]\[25..20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[68\]\[25..20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761444 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[67\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[67\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[65\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[65\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[63\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[63\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[61\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[61\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[59\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[59\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[57\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[57\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[54\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[54\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[48\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[48\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[47\]\[25..20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[47\]\[25..20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[45\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[45\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[43\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[43\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[42\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[42\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[39\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[39\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[36\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[36\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[33\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[33\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761445 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[30\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[30\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[27\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[27\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[26\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[26\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[24\]\[25..20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[24\]\[25..20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[22\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[22\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[21\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[21\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[20\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[20\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[18\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[18\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[15\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[15\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[14\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[14\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[12\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[12\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[9\]\[10..6\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[9\]\[10..6\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[7\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[7\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[6\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[6\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[4\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[4\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[3\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[3\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761446 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[2\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[2\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761447 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[1\]\[20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[1\]\[20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761447 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionM\[0\]\[25..20\] 0 MemoryInstructions.v(8) " "Net \"instructionM\[0\]\[25..20\]\" at MemoryInstructions.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstructions.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MemoryInstructions.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1500589761447 "|Processor|Datapath:D1|FetchState:F1|MemoryInstructions:M1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(20) " "Verilog HDL information at RegisterFile.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/RegisterFile.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500589761664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "RegisterFile.v 1 1 " "Using design file RegisterFile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589761664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589761664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:D1\|RegisterFile:R1 " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:D1\|RegisterFile:R1\"" {  } { { "Datapath.v" "R1" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589761665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MUXADDR.v 1 1 " "Using design file MUXADDR.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUXADDR " "Found entity 1: MUXADDR" {  } { { "MUXADDR.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MUXADDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXADDR Datapath:D1\|MUXADDR:MUX1 " "Elaborating entity \"MUXADDR\" for hierarchy \"Datapath:D1\|MUXADDR:MUX1\"" {  } { { "Datapath.v" "MUX1" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MUXRD.v 1 1 " "Using design file MUXRD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRD " "Found entity 1: MUXRD" {  } { { "MUXRD.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MUXRD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRD Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1 " "Elaborating entity \"MUXRD\" for hierarchy \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\"" {  } { { "MUXADDR.v" "muxrd1" { Text "/home/thiago/Documentos/EngComp/Processador/MUXADDR.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 MUXRD.v(25) " "Verilog HDL assignment warning at MUXRD.v(25): truncated value with size 32 to match size of target (20)" {  } { { "MUXRD.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MUXRD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589762033 "|Processor|Datapath:D1|MUXADDR:MUX1|MUXRD:muxrd1"}
{ "Warning" "WSGN_SEARCH_FILE" "ArithmeticLogicUnit.v 1 1 " "Using design file ArithmeticLogicUnit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "ArithmeticLogicUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1 " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\"" {  } { { "MUXRD.v" "A1" { Text "/home/thiago/Documentos/EngComp/Processador/MUXRD.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DataMemory.v 1 1 " "Using design file DataMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|DataMemory:D2 " "Elaborating entity \"DataMemory\" for hierarchy \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|DataMemory:D2\"" {  } { { "MUXRD.v" "D2" { Text "/home/thiago/Documentos/EngComp/Processador/MUXRD.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(14) " "Verilog HDL information at ControlUnit.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ControlUnit.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500589762664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ControlUnit.v 1 1 " "Using design file ControlUnit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:C1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:C1\"" {  } { { "Processor.v" "C1" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ControlUnit.v(28) " "Verilog HDL assignment warning at ControlUnit.v(28): truncated value with size 32 to match size of target (3)" {  } { { "ControlUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ControlUnit.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589762667 "|Processor|ControlUnit:C1"}
{ "Warning" "WSGN_SEARCH_FILE" "IN.v 1 1 " "Using design file IN.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IN " "Found entity 1: IN" {  } { { "IN.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IN IN:in1 " "Elaborating entity \"IN\" for hierarchy \"IN:in1\"" {  } { { "Processor.v" "in1" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OUT.v 1 1 " "Using design file OUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OUT " "Found entity 1: OUT" {  } { { "OUT.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT OUT:o1 " "Elaborating entity \"OUT\" for hierarchy \"OUT:o1\"" {  } { { "Processor.v" "o1" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762694 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Value OUT.v(27) " "Verilog HDL Always Construct warning at OUT.v(27): variable \"Value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OUT.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/OUT.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589762695 "|Processor|OUT:o1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H OUT.v(29) " "Verilog HDL Always Construct warning at OUT.v(29): variable \"H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OUT.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/OUT.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589762695 "|Processor|OUT:o1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T OUT.v(30) " "Verilog HDL Always Construct warning at OUT.v(30): variable \"T\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OUT.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/OUT.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589762695 "|Processor|OUT:o1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "O OUT.v(31) " "Verilog HDL Always Construct warning at OUT.v(31): variable \"O\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OUT.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/OUT.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1500589762695 "|Processor|OUT:o1"}
{ "Warning" "WSGN_SEARCH_FILE" "BinaryCodedDecimal.v 1 1 " "Using design file BinaryCodedDecimal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryCodedDecimal " "Found entity 1: BinaryCodedDecimal" {  } { { "BinaryCodedDecimal.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/BinaryCodedDecimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryCodedDecimal OUT:o1\|BinaryCodedDecimal:b1 " "Elaborating entity \"BinaryCodedDecimal\" for hierarchy \"OUT:o1\|BinaryCodedDecimal:b1\"" {  } { { "OUT.v" "b1" { Text "/home/thiago/Documentos/EngComp/Processador/OUT.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 BinaryCodedDecimal.v(10) " "Verilog HDL assignment warning at BinaryCodedDecimal.v(10): truncated value with size 32 to match size of target (10)" {  } { { "BinaryCodedDecimal.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/BinaryCodedDecimal.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589762706 "|Processor|OUT:o1|BinaryCodedDecimal:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryCodedDecimal.v(20) " "Verilog HDL assignment warning at BinaryCodedDecimal.v(20): truncated value with size 32 to match size of target (4)" {  } { { "BinaryCodedDecimal.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/BinaryCodedDecimal.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589762707 "|Processor|OUT:o1|BinaryCodedDecimal:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryCodedDecimal.v(19) " "Verilog HDL assignment warning at BinaryCodedDecimal.v(19): truncated value with size 32 to match size of target (4)" {  } { { "BinaryCodedDecimal.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/BinaryCodedDecimal.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589762707 "|Processor|OUT:o1|BinaryCodedDecimal:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryCodedDecimal.v(18) " "Verilog HDL assignment warning at BinaryCodedDecimal.v(18): truncated value with size 32 to match size of target (4)" {  } { { "BinaryCodedDecimal.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/BinaryCodedDecimal.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500589762709 "|Processor|OUT:o1|BinaryCodedDecimal:b1"}
{ "Warning" "WSGN_SEARCH_FILE" "Display7.v 1 1 " "Using design file Display7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display7 " "Found entity 1: Display7" {  } { { "Display7.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Display7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589762715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1500589762715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7 OUT:o1\|Display7:dN " "Elaborating entity \"Display7\" for hierarchy \"OUT:o1\|Display7:dN\"" {  } { { "OUT.v" "dN" { Text "/home/thiago/Documentos/EngComp/Processador/OUT.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589762716 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|Mult0\"" {  } { { "ArithmeticLogicUnit.v" "Mult0" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500589782426 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|Div0\"" {  } { { "ArithmeticLogicUnit.v" "Div0" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500589782426 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1500589782426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0\"" {  } { { "ArithmeticLogicUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589782738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589782738 ""}  } { { "ArithmeticLogicUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500589782738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589782815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589782815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0\"" {  } { { "ArithmeticLogicUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589783407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0 " "Instantiated megafunction \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589783407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589783407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589783407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589783407 ""}  } { { "ArithmeticLogicUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500589783407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589783469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589783469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589783476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589783476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589783562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589783562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589783805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589783805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500589783848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589783848 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/thiago/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ArithmeticLogicUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 58 -1 0 } } { "MUXRD.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MUXRD.v" 17 0 0 } } { "MUXADDR.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MUXADDR.v" 16 0 0 } } { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 29 0 0 } } { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500589784149 "|Processor|Datapath:D1|MUXADDR:MUX1|MUXRD:muxrd1|ArithmeticLogicUnit:A1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/thiago/Documentos/EngComp/Processador/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/thiago/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ArithmeticLogicUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ArithmeticLogicUnit.v" 58 -1 0 } } { "MUXRD.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MUXRD.v" 17 0 0 } } { "MUXADDR.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/MUXADDR.v" 16 0 0 } } { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 29 0 0 } } { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500589784149 "|Processor|Datapath:D1|MUXADDR:MUX1|MUXRD:muxrd1|ArithmeticLogicUnit:A1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1500589784149 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1500589784149 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500589785154 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1500589785261 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1500589785261 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[9\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[9\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[10\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[10\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[11\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[11\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[12\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[12\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[13\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[13\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[14\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[14\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[15\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[15\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[16\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[16\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[17\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[17\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[18\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[18\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[19\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[19\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[20\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[20\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[21\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[21\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[22\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[22\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[23\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[23\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[24\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[24\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[25\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[25\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[26\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[26\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[27\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[27\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[28\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[28\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[29\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[29\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[30\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[30\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|immediate\[31\] Datapath:D1\|immediate\[6\] " "Duplicate LATCH primitive \"Datapath:D1\|immediate\[31\]\" merged with LATCH primitive \"Datapath:D1\|immediate\[6\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|newAddress\[15\] Datapath:D1\|newAddress\[12\] " "Duplicate LATCH primitive \"Datapath:D1\|newAddress\[15\]\" merged with LATCH primitive \"Datapath:D1\|newAddress\[12\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[20\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[20\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[31\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[31\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[30\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[30\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[29\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[29\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[28\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[28\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[27\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[27\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[25\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[25\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[24\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[24\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[23\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[23\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[22\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[22\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[21\] Datapath:D1\|RD_LI\[26\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[21\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[26\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:D1\|RD_LI\[12\] Datapath:D1\|RD_LI\[15\] " "Duplicate LATCH primitive \"Datapath:D1\|RD_LI\[12\]\" merged with LATCH primitive \"Datapath:D1\|RD_LI\[15\]\"" {  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500589785318 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1500589785318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RS\[1\] " "Latch Datapath:D1\|RS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785325 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RS\[0\] " "Latch Datapath:D1\|RS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785325 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RS\[3\] " "Latch Datapath:D1\|RS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785325 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RS\[2\] " "Latch Datapath:D1\|RS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785325 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RS\[4\] " "Latch Datapath:D1\|RS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785325 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RT\[1\] " "Latch Datapath:D1\|RT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RT\[0\] " "Latch Datapath:D1\|RT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RT\[3\] " "Latch Datapath:D1\|RT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RT\[2\] " "Latch Datapath:D1\|RT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RT\[4\] " "Latch Datapath:D1\|RT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD\[4\] " "Latch Datapath:D1\|RD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD\[0\] " "Latch Datapath:D1\|RD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD\[1\] " "Latch Datapath:D1\|RD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD\[2\] " "Latch Datapath:D1\|RD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD\[3\] " "Latch Datapath:D1\|RD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[6\] " "Latch Datapath:D1\|RD_LI\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785326 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[5\] " "Latch Datapath:D1\|RD_LI\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[4\] " "Latch Datapath:D1\|RD_LI\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[3\] " "Latch Datapath:D1\|RD_LI\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[2\] " "Latch Datapath:D1\|RD_LI\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[1\] " "Latch Datapath:D1\|RD_LI\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[0\] " "Latch Datapath:D1\|RD_LI\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[0\] " "Latch Datapath:D1\|newAddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[1\] " "Latch Datapath:D1\|newAddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[2\] " "Latch Datapath:D1\|newAddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[5\] " "Latch Datapath:D1\|newAddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[3\] " "Latch Datapath:D1\|newAddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[4\] " "Latch Datapath:D1\|newAddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785327 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[6\] " "Latch Datapath:D1\|newAddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|shamt\[0\] " "Latch Datapath:D1\|shamt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|immediate\[6\] " "Latch Datapath:D1\|immediate\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|immediate\[5\] " "Latch Datapath:D1\|immediate\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|immediate\[0\] " "Latch Datapath:D1\|immediate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|immediate\[8\] " "Latch Datapath:D1\|immediate\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|immediate\[7\] " "Latch Datapath:D1\|immediate\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[11\] " "Latch Datapath:D1\|newAddress\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[12\] " "Latch Datapath:D1\|newAddress\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[13\] " "Latch Datapath:D1\|newAddress\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[14\] " "Latch Datapath:D1\|newAddress\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785328 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[16\] " "Latch Datapath:D1\|newAddress\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[17\] " "Latch Datapath:D1\|newAddress\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[18\] " "Latch Datapath:D1\|newAddress\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|newAddress\[19\] " "Latch Datapath:D1\|newAddress\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[26\] " "Latch Datapath:D1\|RD_LI\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[19\] " "Latch Datapath:D1\|RD_LI\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[18\] " "Latch Datapath:D1\|RD_LI\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[17\] " "Latch Datapath:D1\|RD_LI\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[16\] " "Latch Datapath:D1\|RD_LI\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[15\] " "Latch Datapath:D1\|RD_LI\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785329 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[14\] " "Latch Datapath:D1\|RD_LI\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785330 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[13\] " "Latch Datapath:D1\|RD_LI\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785330 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:D1\|RD_LI\[11\] " "Latch Datapath:D1\|RD_LI\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Ports D and ENA on the latch are fed by the same signal Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500589785330 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500589785330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_N\[0\] VCC " "Pin \"OUT_N\[0\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500589789486 "|Processor|OUT_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_N\[1\] VCC " "Pin \"OUT_N\[1\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500589789486 "|Processor|OUT_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_N\[2\] VCC " "Pin \"OUT_N\[2\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500589789486 "|Processor|OUT_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_N\[3\] VCC " "Pin \"OUT_N\[3\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500589789486 "|Processor|OUT_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_N\[4\] VCC " "Pin \"OUT_N\[4\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500589789486 "|Processor|OUT_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_N\[5\] VCC " "Pin \"OUT_N\[5\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500589789486 "|Processor|OUT_N[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500589789486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500589790173 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500589798773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/thiago/Documentos/EngComp/Processador/output_files/Processor.map.smsg " "Generated suppressed messages file /home/thiago/Documentos/EngComp/Processador/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589799240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500589800069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500589800069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10410 " "Implemented 10410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500589801609 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500589801609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10356 " "Implemented 10356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500589801609 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1500589801609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500589801609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500589801652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 19:30:01 2017 " "Processing ended: Thu Jul 20 19:30:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500589801652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500589801652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500589801652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500589801652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1500589804951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500589804952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 19:30:03 2017 " "Processing started: Thu Jul 20 19:30:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500589804952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1500589804952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1500589804952 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1500589805080 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1500589805086 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1500589805086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1500589805300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1500589805300 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1500589805372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500589805427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500589805427 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1500589806226 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1500589806272 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1500589806729 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1500589806729 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 14157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500589806812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 14159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500589806812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 14161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500589806812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 14163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500589806812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thiago/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 14165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1500589806812 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1500589806812 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1500589806847 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1500589810402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "TimeQuest Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1500589812108 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1500589812124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1500589812124 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux1~0  from: datab  to: combout " "Cell: D1\|F1\|M1\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux1~2  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux2~1  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux2~3  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux3~3  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux3~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~0  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~1  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~2  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~4  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~5  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux4~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~2  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~3  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux5~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~6  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~7  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux5~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr0~1  from: datab  to: combout " "Cell: D1\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr0~1  from: datad  to: combout " "Cell: D1\|WideOr0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: dataa  to: combout " "Cell: D1\|WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: datac  to: combout " "Cell: D1\|WideOr10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: datad  to: combout " "Cell: D1\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: dataa  to: combout " "Cell: D1\|WideOr3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: datab  to: combout " "Cell: D1\|WideOr3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: datad  to: combout " "Cell: D1\|WideOr3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~2  from: datad  to: combout " "Cell: D1\|WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: dataa  to: combout " "Cell: D1\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datab  to: combout " "Cell: D1\|WideOr6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datac  to: combout " "Cell: D1\|WideOr6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datad  to: combout " "Cell: D1\|WideOr6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr7~0  from: dataa  to: combout " "Cell: D1\|WideOr7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr7~0  from: datac  to: combout " "Cell: D1\|WideOr7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500589812263 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1500589812263 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1500589812370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1500589812371 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1500589812375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500589813776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\] " "Destination node Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[7\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 4707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[1\] " "Destination node Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[1\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 4701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[2\] " "Destination node Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[2\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 4702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[5\] " "Destination node Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[5\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 4705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[3\] " "Destination node Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[3\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 4703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[4\] " "Destination node Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[4\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 4704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[6\] " "Destination node Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[6\]" {  } { { "ProgramCounter.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ProgramCounter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 4706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500589813776 ""}  } { { "Processor.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Processor.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 14135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500589813776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:D1\|Decoder0~2  " "Automatically promoted node Datapath:D1\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500589813777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:C1\|flagLI~0 " "Destination node ControlUnit:C1\|flagLI~0" {  } { { "ControlUnit.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/ControlUnit.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 9963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1500589813777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1500589813777 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 9962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500589813777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:D1\|WideOr10~1  " "Automatically promoted node Datapath:D1\|WideOr10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500589813777 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 11001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500589813777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:D1\|WideOr0~2  " "Automatically promoted node Datapath:D1\|WideOr0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500589813777 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 7261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500589813777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:D1\|WideOr3~2  " "Automatically promoted node Datapath:D1\|WideOr3~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500589813777 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 6680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500589813777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:D1\|WideOr6~1  " "Automatically promoted node Datapath:D1\|WideOr6~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500589813777 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 7133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500589813777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:D1\|WideOr8~0  " "Automatically promoted node Datapath:D1\|WideOr8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1500589813777 ""}  } { { "Datapath.v" "" { Text "/home/thiago/Documentos/EngComp/Processador/Datapath.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 0 { 0 ""} 0 11012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1500589813777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1500589815264 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500589815288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1500589815289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500589815323 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500589815371 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1500589815420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1500589815431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1500589815458 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1500589815458 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 2.5V 18 29 0 " "Number of I/O pins in group: 47 (unused VREF, 2.5V VCCIO, 18 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1500589815475 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1500589815475 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1500589815475 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1500589815477 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1500589815477 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1500589815477 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500589818261 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1500589818346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1500589823761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500589829046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500589829231 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500589904949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500589904949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500589907394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1500589929630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500589929630 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "2 " "Failed to route the following 2 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[20\]~40 " "Signal \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_19_result_int\[20\]~40\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1500590260184 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[22\]~44 " "Signal \"Datapath:D1\|MUXADDR:MUX1\|MUXRD:muxrd1\|ArithmeticLogicUnit:A1\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_21_result_int\[22\]~44\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1500590260184 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1500590260184 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X58_Y33, I9) " "Routing resource LAB Block interconnect (X58_Y33, I9)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1500590260184 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1500590260184 ""}  } { { "/home/thiago/intelFPGA_lite/17.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/thiago/Documentos/EngComp/Processador/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1500590260184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1500590260204 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500590260204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:48 " "Fitter routing operations ending: elapsed time is 00:05:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500590260217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500590263787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500590274872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500590274872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500590277052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/thiago/Documentos/EngComp/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1500590298478 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500590298478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1500590406734 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500590406734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:05 " "Fitter routing operations ending: elapsed time is 00:02:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500590406737 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 33.87 " "Total time spent on timing analysis during the Fitter is 33.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1500590407333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500590407478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500590409474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500590409484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500590411448 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500590414438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/thiago/Documentos/EngComp/Processador/output_files/Processor.fit.smsg " "Generated suppressed messages file /home/thiago/Documentos/EngComp/Processador/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1500590418832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1465 " "Peak virtual memory: 1465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500590420943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 19:40:20 2017 " "Processing ended: Thu Jul 20 19:40:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500590420943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:17 " "Elapsed time: 00:10:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500590420943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:43 " "Total CPU time (on all processors): 00:11:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500590420943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1500590420943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1500590535194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500590535195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 19:42:15 2017 " "Processing started: Thu Jul 20 19:42:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500590535195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1500590535195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1500590535196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1500590535692 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1500590539508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1500590539668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500590540201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 19:42:20 2017 " "Processing ended: Thu Jul 20 19:42:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500590540201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500590540201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500590540201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1500590540201 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1500590540432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1500590541593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500590541593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 19:42:21 2017 " "Processing started: Thu Jul 20 19:42:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500590541593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590541593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590541594 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1500590541713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590542048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590542048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590542112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590542112 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "TimeQuest Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590543054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590543310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590543310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500590543379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "create_clock -period 1.000 -name Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1500590543379 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590543379 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux1~0  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux1~2  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux2~1  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux2~3  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux3~3  from: datab  to: combout " "Cell: D1\|F1\|M1\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~0  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~1  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~2  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~4  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~5  from: datad  to: combout " "Cell: D1\|F1\|M1\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~2  from: datab  to: combout " "Cell: D1\|F1\|M1\|Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~3  from: datab  to: combout " "Cell: D1\|F1\|M1\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~6  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~7  from: datad  to: combout " "Cell: D1\|F1\|M1\|Mux5~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr0~1  from: datab  to: combout " "Cell: D1\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr0~1  from: datac  to: combout " "Cell: D1\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: dataa  to: combout " "Cell: D1\|WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: datac  to: combout " "Cell: D1\|WideOr10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: datad  to: combout " "Cell: D1\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: dataa  to: combout " "Cell: D1\|WideOr3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: datab  to: combout " "Cell: D1\|WideOr3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: datac  to: combout " "Cell: D1\|WideOr3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~2  from: datad  to: combout " "Cell: D1\|WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: dataa  to: combout " "Cell: D1\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datab  to: combout " "Cell: D1\|WideOr6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datac  to: combout " "Cell: D1\|WideOr6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datad  to: combout " "Cell: D1\|WideOr6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr7~0  from: datab  to: combout " "Cell: D1\|WideOr7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr7~0  from: datac  to: combout " "Cell: D1\|WideOr7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500590543441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590543441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590543478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590543479 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1500590543483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1500590545416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590545416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -132.467 " "Worst-case setup slack is -132.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -132.467          -74916.902 clock  " " -132.467          -74916.902 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.529            -463.975 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]  " "  -11.529            -463.975 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590545417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.360 " "Worst-case hold slack is -0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.867 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]  " "   -0.360              -2.867 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock  " "    0.403               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590545569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590545570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590545571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5604.315 clock  " "   -3.000           -5604.315 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609            -843.037 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]  " "   -2.609            -843.037 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500590545576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590545576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590548559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590548595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500590548703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 19:42:28 2017 " "Processing ended: Thu Jul 20 19:42:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500590548703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500590548703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500590548703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590548703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500590550712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500590550713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 19:42:30 2017 " "Processing started: Thu Jul 20 19:42:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500590550713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1500590550713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1500590550713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1500590551379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_85c_slow.vo /home/thiago/Documentos/EngComp/Processador/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_85c_slow.vo in folder \"/home/thiago/Documentos/EngComp/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500590553829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_min_1200mv_0c_fast.vo /home/thiago/Documentos/EngComp/Processador/simulation/modelsim/ simulation " "Generated file Processor_min_1200mv_0c_fast.vo in folder \"/home/thiago/Documentos/EngComp/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500590555504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor.vo /home/thiago/Documentos/EngComp/Processador/simulation/modelsim/ simulation " "Generated file Processor.vo in folder \"/home/thiago/Documentos/EngComp/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500590557127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_85c_v_slow.sdo /home/thiago/Documentos/EngComp/Processador/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_85c_v_slow.sdo in folder \"/home/thiago/Documentos/EngComp/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500590558145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_min_1200mv_0c_v_fast.sdo /home/thiago/Documentos/EngComp/Processador/simulation/modelsim/ simulation " "Generated file Processor_min_1200mv_0c_v_fast.sdo in folder \"/home/thiago/Documentos/EngComp/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500590559147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_v.sdo /home/thiago/Documentos/EngComp/Processador/simulation/modelsim/ simulation " "Generated file Processor_v.sdo in folder \"/home/thiago/Documentos/EngComp/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500590560168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1149 " "Peak virtual memory: 1149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500590560324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 19:42:40 2017 " "Processing ended: Thu Jul 20 19:42:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500590560324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500590560324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500590560324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1500590560324 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 240 s " "Quartus Prime Full Compilation was successful. 0 errors, 240 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1500590560491 ""}
