Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  1 23:30:35 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 946 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.959      -59.572                     14                 2135        0.067        0.000                      0                 2135        3.000        0.000                       0                   952  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100_clk_wiz_0          -6.959      -59.572                     14                 2135        0.138        0.000                      0                 2135        4.500        0.000                       0                   948  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_100_clk_wiz_0_1        -6.959      -59.563                     14                 2135        0.138        0.000                      0                 2135        4.500        0.000                       0                   948  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_clk_wiz_0_1  clk_100_clk_wiz_0         -6.959      -59.572                     14                 2135        0.067        0.000                      0                 2135  
clk_100_clk_wiz_0    clk_100_clk_wiz_0_1       -6.959      -59.572                     14                 2135        0.067        0.000                      0                 2135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -6.959ns,  Total Violation      -59.572ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.959ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.673ns  (logic 4.906ns (29.424%)  route 11.767ns (70.576%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.294    15.858    c[3]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.093     8.899    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.959    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 4.906ns (29.338%)  route 11.816ns (70.662%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.343    15.908    c[3]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X15Y94         FDSE (Setup_fdse_C_D)       -0.043     8.949    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.556ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 4.782ns (29.296%)  route 11.541ns (70.704%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.502    15.508    c[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.040     8.952    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -6.556    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 4.782ns (29.803%)  route 11.263ns (70.197%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.554    14.630    u_mean/c[2]
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.124    14.754 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.477    15.231    u_mean_n_20
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.058     8.934    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.278ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.042ns  (logic 4.782ns (29.809%)  route 11.260ns (70.191%))
  Logic Levels:           20  (CARRY4=6 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.496    14.572    u_mean/c[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124    14.696 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.531    15.227    u_mean_n_21
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.043     8.949    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                 -6.278    

Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 4.658ns (30.011%)  route 10.863ns (69.989%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.630    14.706    c[5]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.061     8.931    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 -5.775    

Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.534ns (30.550%)  route 10.307ns (69.450%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.520    14.026    c[6]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.058     8.934    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                 -5.092    

Slack (VIOLATED) :        -3.947ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.784ns  (logic 4.410ns (31.993%)  route 9.374ns (68.007%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.646    12.846    u_mean/c[5]
    SLICE_X15Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.970 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.970    c[7]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X15Y91         FDRE (Setup_fdre_C_D)        0.032     9.023    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 -3.947    

Slack (VIOLATED) :        -3.653ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.286ns (31.884%)  route 9.157ns (68.116%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.428    12.628    c[8]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.016     8.975    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                 -3.653    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 4.162ns (33.451%)  route 8.280ns (66.549%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.357    10.505    u_mean/c[8]
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.629 r  u_mean/result[9]_i_3/O
                         net (fo=1, routed)           0.638    11.267    u_mean/result[9]_i_3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.391 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.237    11.627    c[9]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.045     8.946    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 -2.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.593    -0.571    OUTMUX/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  OUTMUX/dig4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  OUTMUX/dig4_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.344    SSB/Digit4/dig4_reg[3][0]
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  SSB/Digit4/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    SSB/Digit4/seg[6]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.862    -0.810    SSB/Digit4/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121    -0.437    SSB/Digit4/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[1]/Q
                         net (fo=7, routed)           0.087    -0.372    SSB/Digit1/dig1_reg[3][1]
    SLICE_X8Y113         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    SSB/Digit1/seg[6]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.465    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/Q
                         net (fo=1, routed)           0.087    -0.339    DB/Q[4]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  DB/dig7[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    OUTMUX/pbtn_db_reg[0]_0[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    OUTMUX/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.434    OUTMUX/dig7_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.604    -0.560    DB/clk_100
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.354    DB/shift_swtch0[2]
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.877    -0.796    DB/clk_100
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.456    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    DB/clk_100
    SLICE_X1Y109         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_pb5[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    DB/clk_100
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.121    -0.430    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.603    -0.561    DB/clk_100
    SLICE_X1Y91          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.350    DB/shift_pb3[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.045    -0.305 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.876    -0.797    DB/clk_100
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.457    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.600    -0.564    DB/clk_100
    SLICE_X2Y86          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.349    DB/shift_pb2[3]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    DB/pbtn_db[2]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.091    -0.460    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.601    -0.563    DB/clk_100
    SLICE_X6Y88          FDRE                                         r  DB/shift_swtch14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  DB/shift_swtch14_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.348    DB/shift_swtch14[3]
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.045    -0.303 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    DB/swtch_db[14]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.091    -0.459    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inputs_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.466%)  route 0.294ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.570    -0.594    JA_OBUF[4]
    SLICE_X12Y100        FDRE                                         r  inputs_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  inputs_reg[8][15]/Q
                         net (fo=5, routed)           0.294    -0.152    OUTMUX/inputs_reg[8][15][15]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.846    -0.827    OUTMUX/JA_OBUF[0]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/C
                         clock pessimism              0.509    -0.318    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.006    -0.312    OUTMUX/operands_dly_reg[8][15]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.338    SSB/Digit1/dig1_reg[3][0]
    SLICE_X8Y113         LUT4 (Prop_lut4_I2_O)        0.048    -0.290 r  SSB/Digit1/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    SSB/Digit1/seg[1]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.131    -0.455    SSB/Digit1/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y92      CTL/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y92      CTL/state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y92      CTL/state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y92      CTL/state_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      DB/shift_pb4_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0_1
  To Clock:  clk_100_clk_wiz_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -6.959ns,  Total Violation      -59.563ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.959ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.673ns  (logic 4.906ns (29.424%)  route 11.767ns (70.576%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.294    15.858    c[3]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.993    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.093     8.900    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.959    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 4.906ns (29.338%)  route 11.816ns (70.662%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.343    15.908    c[3]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.993    
    SLICE_X15Y94         FDSE (Setup_fdse_C_D)       -0.043     8.950    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.556ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 4.782ns (29.296%)  route 11.541ns (70.704%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.502    15.508    c[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.993    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.040     8.953    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -6.556    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 4.782ns (29.803%)  route 11.263ns (70.197%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.554    14.630    u_mean/c[2]
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.124    14.754 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.477    15.231    u_mean_n_20
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.993    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.058     8.935    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.278ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.042ns  (logic 4.782ns (29.809%)  route 11.260ns (70.191%))
  Logic Levels:           20  (CARRY4=6 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.496    14.572    u_mean/c[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124    14.696 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.531    15.227    u_mean_n_21
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.993    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.043     8.950    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                 -6.278    

Slack (VIOLATED) :        -5.774ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 4.658ns (30.011%)  route 10.863ns (69.989%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.630    14.706    c[5]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.993    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.061     8.932    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 -5.774    

Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.534ns (30.550%)  route 10.307ns (69.450%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.520    14.026    c[6]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.993    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.058     8.935    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                 -5.092    

Slack (VIOLATED) :        -3.946ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.784ns  (logic 4.410ns (31.993%)  route 9.374ns (68.007%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.646    12.846    u_mean/c[5]
    SLICE_X15Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.970 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.970    c[7]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.992    
    SLICE_X15Y91         FDRE (Setup_fdre_C_D)        0.032     9.024    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 -3.946    

Slack (VIOLATED) :        -3.652ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.286ns (31.884%)  route 9.157ns (68.116%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.428    12.628    c[8]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.992    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.016     8.976    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                 -3.652    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 4.162ns (33.451%)  route 8.280ns (66.549%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.357    10.505    u_mean/c[8]
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.629 r  u_mean/result[9]_i_3/O
                         net (fo=1, routed)           0.638    11.267    u_mean/result[9]_i_3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.391 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.237    11.627    c[9]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.992    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.045     8.947    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 -2.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.593    -0.571    OUTMUX/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  OUTMUX/dig4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  OUTMUX/dig4_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.344    SSB/Digit4/dig4_reg[3][0]
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  SSB/Digit4/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    SSB/Digit4/seg[6]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.862    -0.810    SSB/Digit4/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121    -0.437    SSB/Digit4/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[1]/Q
                         net (fo=7, routed)           0.087    -0.372    SSB/Digit1/dig1_reg[3][1]
    SLICE_X8Y113         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    SSB/Digit1/seg[6]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.465    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/Q
                         net (fo=1, routed)           0.087    -0.339    DB/Q[4]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  DB/dig7[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    OUTMUX/pbtn_db_reg[0]_0[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    OUTMUX/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.434    OUTMUX/dig7_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.604    -0.560    DB/clk_100
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.354    DB/shift_swtch0[2]
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.877    -0.796    DB/clk_100
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.456    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    DB/clk_100
    SLICE_X1Y109         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_pb5[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    DB/clk_100
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.121    -0.430    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.603    -0.561    DB/clk_100
    SLICE_X1Y91          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.350    DB/shift_pb3[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.045    -0.305 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.876    -0.797    DB/clk_100
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.457    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.600    -0.564    DB/clk_100
    SLICE_X2Y86          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.349    DB/shift_pb2[3]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    DB/pbtn_db[2]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.091    -0.460    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.601    -0.563    DB/clk_100
    SLICE_X6Y88          FDRE                                         r  DB/shift_swtch14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  DB/shift_swtch14_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.348    DB/shift_swtch14[3]
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.045    -0.303 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    DB/swtch_db[14]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.091    -0.459    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inputs_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.466%)  route 0.294ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.570    -0.594    JA_OBUF[4]
    SLICE_X12Y100        FDRE                                         r  inputs_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  inputs_reg[8][15]/Q
                         net (fo=5, routed)           0.294    -0.152    OUTMUX/inputs_reg[8][15][15]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.846    -0.827    OUTMUX/JA_OBUF[0]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/C
                         clock pessimism              0.509    -0.318    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.006    -0.312    OUTMUX/operands_dly_reg[8][15]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.338    SSB/Digit1/dig1_reg[3][0]
    SLICE_X8Y113         LUT4 (Prop_lut4_I2_O)        0.048    -0.290 r  SSB/Digit1/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    SSB/Digit1/seg[1]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.131    -0.455    SSB/Digit1/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y92      CTL/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y92      CTL/state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y92      CTL/state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y93      CTL/state_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y92      CTL/state_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93      CTL/state_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      DB/shift_pb4_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y109     DB/shift_pb5_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      CTL/state_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      DB/shift_pb3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0_1
  To Clock:  clk_100_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -6.959ns,  Total Violation      -59.572ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.959ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.673ns  (logic 4.906ns (29.424%)  route 11.767ns (70.576%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.294    15.858    c[3]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.093     8.899    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.959    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 4.906ns (29.338%)  route 11.816ns (70.662%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.343    15.908    c[3]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X15Y94         FDSE (Setup_fdse_C_D)       -0.043     8.949    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.556ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 4.782ns (29.296%)  route 11.541ns (70.704%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.502    15.508    c[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.040     8.952    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -6.556    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 4.782ns (29.803%)  route 11.263ns (70.197%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.554    14.630    u_mean/c[2]
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.124    14.754 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.477    15.231    u_mean_n_20
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.058     8.934    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.278ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.042ns  (logic 4.782ns (29.809%)  route 11.260ns (70.191%))
  Logic Levels:           20  (CARRY4=6 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.496    14.572    u_mean/c[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124    14.696 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.531    15.227    u_mean_n_21
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.043     8.949    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                 -6.278    

Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 4.658ns (30.011%)  route 10.863ns (69.989%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.630    14.706    c[5]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.061     8.931    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 -5.775    

Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.534ns (30.550%)  route 10.307ns (69.450%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.520    14.026    c[6]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.058     8.934    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                 -5.092    

Slack (VIOLATED) :        -3.947ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.784ns  (logic 4.410ns (31.993%)  route 9.374ns (68.007%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.646    12.846    u_mean/c[5]
    SLICE_X15Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.970 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.970    c[7]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X15Y91         FDRE (Setup_fdre_C_D)        0.032     9.023    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 -3.947    

Slack (VIOLATED) :        -3.653ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.286ns (31.884%)  route 9.157ns (68.116%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.428    12.628    c[8]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.016     8.975    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                 -3.653    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 4.162ns (33.451%)  route 8.280ns (66.549%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.357    10.505    u_mean/c[8]
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.629 r  u_mean/result[9]_i_3/O
                         net (fo=1, routed)           0.638    11.267    u_mean/result[9]_i_3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.391 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.237    11.627    c[9]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.045     8.946    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 -2.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 OUTMUX/dig4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.593    -0.571    OUTMUX/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  OUTMUX/dig4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  OUTMUX/dig4_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.344    SSB/Digit4/dig4_reg[3][0]
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  SSB/Digit4/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    SSB/Digit4/seg[6]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.862    -0.810    SSB/Digit4/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.071    -0.487    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121    -0.366    SSB/Digit4/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[1]/Q
                         net (fo=7, routed)           0.087    -0.372    SSB/Digit1/dig1_reg[3][1]
    SLICE_X8Y113         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    SSB/Digit1/seg[6]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.071    -0.515    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.394    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/Q
                         net (fo=1, routed)           0.087    -0.339    DB/Q[4]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  DB/dig7[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    OUTMUX/pbtn_db_reg[0]_0[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    OUTMUX/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.071    -0.483    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.363    OUTMUX/dig7_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.604    -0.560    DB/clk_100
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.354    DB/shift_swtch0[2]
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.877    -0.796    DB/clk_100
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.071    -0.476    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.385    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    DB/clk_100
    SLICE_X1Y109         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_pb5[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    DB/clk_100
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.071    -0.480    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.121    -0.359    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.603    -0.561    DB/clk_100
    SLICE_X1Y91          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.350    DB/shift_pb3[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.045    -0.305 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.876    -0.797    DB/clk_100
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.071    -0.477    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.386    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.600    -0.564    DB/clk_100
    SLICE_X2Y86          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.349    DB/shift_pb2[3]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    DB/pbtn_db[2]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.071    -0.480    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.091    -0.389    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.601    -0.563    DB/clk_100
    SLICE_X6Y88          FDRE                                         r  DB/shift_swtch14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  DB/shift_swtch14_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.348    DB/shift_swtch14[3]
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.045    -0.303 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    DB/swtch_db[14]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.071    -0.479    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inputs_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.466%)  route 0.294ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.570    -0.594    JA_OBUF[4]
    SLICE_X12Y100        FDRE                                         r  inputs_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  inputs_reg[8][15]/Q
                         net (fo=5, routed)           0.294    -0.152    OUTMUX/inputs_reg[8][15][15]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.846    -0.827    OUTMUX/JA_OBUF[0]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.071    -0.247    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.006    -0.241    OUTMUX/operands_dly_reg[8][15]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.338    SSB/Digit1/dig1_reg[3][0]
    SLICE_X8Y113         LUT4 (Prop_lut4_I2_O)        0.048    -0.290 r  SSB/Digit1/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    SSB/Digit1/seg[1]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.071    -0.515    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.131    -0.384    SSB/Digit1/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -6.959ns,  Total Violation      -59.572ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.959ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.673ns  (logic 4.906ns (29.424%)  route 11.767ns (70.576%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.294    15.858    c[3]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.093     8.899    result_reg[3]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.959    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 4.906ns (29.338%)  route 11.816ns (70.662%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.434    15.441    u_mean/c[1]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.565 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.343    15.908    c[3]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X15Y94         FDSE (Setup_fdse_C_D)       -0.043     8.949    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.556ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 4.782ns (29.296%)  route 11.541ns (70.704%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.807    14.883    u_mean/c[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.007 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.502    15.508    c[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X15Y94         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.040     8.952    result_reg[4]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -6.556    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.045ns  (logic 4.782ns (29.803%)  route 11.263ns (70.197%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.554    14.630    u_mean/c[2]
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.124    14.754 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.477    15.231    u_mean_n_20
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.058     8.934    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.278ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.042ns  (logic 4.782ns (29.809%)  route 11.260ns (70.191%))
  Logic Levels:           20  (CARRY4=6 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.496    14.572    u_mean/c[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124    14.696 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.531    15.227    u_mean_n_21
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y96         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.043     8.949    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                 -6.278    

Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 4.658ns (30.011%)  route 10.863ns (69.989%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.445    13.952    u_mean/c[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.076 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.630    14.706    c[5]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.061     8.931    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 -5.775    

Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.534ns (30.550%)  route 10.307ns (69.450%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.485    12.685    u_mean/c[5]
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.573    13.383    u_mean/result[6]_i_3_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.507 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.520    14.026    c[6]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.524     8.504    JA_OBUF[4]
    SLICE_X13Y95         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.063    
                         clock uncertainty           -0.071     8.992    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.058     8.934    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                 -5.092    

Slack (VIOLATED) :        -3.947ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.784ns  (logic 4.410ns (31.993%)  route 9.374ns (68.007%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.646    12.846    u_mean/c[5]
    SLICE_X15Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.970 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.970    c[7]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X15Y91         FDRE (Setup_fdre_C_D)        0.032     9.023    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 -3.947    

Slack (VIOLATED) :        -3.653ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 4.286ns (31.884%)  route 9.157ns (68.116%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.360    10.508    u_mean/c[8]
    SLICE_X13Y91         LUT5 (Prop_lut5_I2_O)        0.124    10.632 r  u_mean/result[9]_i_4/O
                         net (fo=2, routed)           0.643    11.275    u_mean/result[9]_i_4_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.399 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.677    12.076    u_mean/result[8]_i_2_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.200 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.428    12.628    c[8]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.016     8.975    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                 -3.653    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 inputs_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 4.162ns (33.451%)  route 8.280ns (66.549%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.725    -0.815    JA_OBUF[4]
    SLICE_X5Y97          FDRE                                         r  inputs_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  inputs_reg[0][2]/Q
                         net (fo=6, routed)           0.654     0.296    u_mean/Q[2]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124     0.420 r  u_mean/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.816     1.236    u_mean/result0__0_carry_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.621 r  u_mean/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.621    u_mean/result0__0_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.860 r  u_mean/result0__0_carry__0/O[2]
                         net (fo=3, routed)           0.856     2.716    u_mean/result0__0_carry__0_n_5
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.302     3.018 r  u_mean/result0__250_carry__0_i_1/O
                         net (fo=1, routed)           0.652     3.670    u_mean/result0__250_carry__0_i_1_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.066 r  u_mean/result0__250_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.066    u_mean/result0__250_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.285 r  u_mean/result0__250_carry__1/O[0]
                         net (fo=3, routed)           0.758     5.044    u_mean/result0__250_carry__1_n_7
    SLICE_X10Y96         LUT3 (Prop_lut3_I0_O)        0.295     5.339 r  u_mean/result0__306_carry__1_i_3/O
                         net (fo=1, routed)           0.495     5.834    u_mean/result0__306_carry__1_i_3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.341 r  u_mean/result0__306_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.341    u_mean/result0__306_carry__1_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.654 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.188     7.842    u_mean/res[15]
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.306     8.148 r  u_mean/result[13]_i_5/O
                         net (fo=6, routed)           0.591     8.739    u_mean/result[13]_i_5_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  u_mean/result[12]_i_2/O
                         net (fo=2, routed)           0.529     9.392    u_mean/result[12]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  u_mean/result[12]_i_1/O
                         net (fo=8, routed)           0.508    10.024    u_mean/c[9]
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.148 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.357    10.505    u_mean/c[8]
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.629 r  u_mean/result[9]_i_3/O
                         net (fo=1, routed)           0.638    11.267    u_mean/result[9]_i_3_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.391 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.237    11.627    c[9]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         1.523     8.503    JA_OBUF[4]
    SLICE_X12Y92         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.071     8.991    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)       -0.045     8.946    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 -2.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 OUTMUX/dig4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.593    -0.571    OUTMUX/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  OUTMUX/dig4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  OUTMUX/dig4_reg[0]/Q
                         net (fo=7, routed)           0.086    -0.344    SSB/Digit4/dig4_reg[3][0]
    SLICE_X6Y113         LUT4 (Prop_lut4_I0_O)        0.045    -0.299 r  SSB/Digit4/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    SSB/Digit4/seg[6]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.862    -0.810    SSB/Digit4/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  SSB/Digit4/seg_reg[6]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.071    -0.487    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121    -0.366    SSB/Digit4/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[1]/Q
                         net (fo=7, routed)           0.087    -0.372    SSB/Digit1/dig1_reg[3][1]
    SLICE_X8Y113         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  SSB/Digit1/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    SSB/Digit1/seg[6]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[6]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.071    -0.515    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.394    SSB/Digit1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[28]/Q
                         net (fo=1, routed)           0.087    -0.339    DB/Q[4]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  DB/dig7[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    OUTMUX/pbtn_db_reg[0]_0[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    OUTMUX/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  OUTMUX/dig7_reg[0]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.071    -0.483    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.363    OUTMUX/dig7_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.604    -0.560    DB/clk_100
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.354    DB/shift_swtch0[2]
    SLICE_X1Y93          LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.877    -0.796    DB/clk_100
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.071    -0.476    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.385    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.597    -0.567    DB/clk_100
    SLICE_X1Y109         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_pb5[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.870    -0.803    DB/clk_100
    SLICE_X2Y109         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.071    -0.480    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.121    -0.359    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.603    -0.561    DB/clk_100
    SLICE_X1Y91          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.350    DB/shift_pb3[2]
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.045    -0.305 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.876    -0.797    DB/clk_100
    SLICE_X0Y91          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.071    -0.477    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.386    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.600    -0.564    DB/clk_100
    SLICE_X2Y86          FDRE                                         r  DB/shift_pb2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  DB/shift_pb2_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.349    DB/shift_pb2[3]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    DB/pbtn_db[2]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X3Y86          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.071    -0.480    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.091    -0.389    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DB/shift_swtch14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.601    -0.563    DB/clk_100
    SLICE_X6Y88          FDRE                                         r  DB/shift_swtch14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  DB/shift_swtch14_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.348    DB/shift_swtch14[3]
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.045    -0.303 r  DB/swtch_db[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    DB/swtch_db[14]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.872    -0.801    DB/clk_100
    SLICE_X7Y88          FDRE                                         r  DB/swtch_db_reg[14]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.071    -0.479    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.091    -0.388    DB/swtch_db_reg[14]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inputs_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.466%)  route 0.294ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.570    -0.594    JA_OBUF[4]
    SLICE_X12Y100        FDRE                                         r  inputs_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  inputs_reg[8][15]/Q
                         net (fo=5, routed)           0.294    -0.152    OUTMUX/inputs_reg[8][15][15]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.846    -0.827    OUTMUX/JA_OBUF[0]
    SLICE_X14Y93         FDRE                                         r  OUTMUX/operands_dly_reg[8][15]/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.071    -0.247    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.006    -0.241    OUTMUX/operands_dly_reg[8][15]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 OUTMUX/dig1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit1/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.565    -0.599    OUTMUX/JA_OBUF[0]
    SLICE_X9Y113         FDRE                                         r  OUTMUX/dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  OUTMUX/dig1_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.338    SSB/Digit1/dig1_reg[3][0]
    SLICE_X8Y113         LUT4 (Prop_lut4_I2_O)        0.048    -0.290 r  SSB/Digit1/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    SSB/Digit1/seg[1]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=947, routed)         0.835    -0.838    SSB/Digit1/JA_OBUF[0]
    SLICE_X8Y113         FDRE                                         r  SSB/Digit1/seg_reg[1]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.071    -0.515    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.131    -0.384    SSB/Digit1/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.094    





