
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 346.176 ; gain = 101.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:28]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:26' bound to instance 'CPU' of component 'RAT_MCU' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:109]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:36]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/prog_rom.vhd:21' bound to instance 'my_prog_rom' of component 'prog_rom' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:223]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_01 bound to: 256'b1100011010000001000011110000111000111000001110100000001100000000011111000011101111100000111010000000110111110010111110001100100011100001110111011101110111011101110111011101110111011100110011001100110011001100110011001100110011001100111000000100111111110011 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000001001100110011001100000000000000001100000000000011000000000000010000001111100011110000000000110011001100000000000011111111001111111100111111110011111111000011001100110011110010011111 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1010000000000111011000000000000010100000000001100110000011111111101000000000010101100000111111111010000000000100011000001111111110100000000000110110000011111111101000000000001001100000111111111010000000000001011000001111111110100000000000000110000011111111 
	Parameter INIT_01 bound to: 256'b1010000000001111011000000000000110100000000011100110000000000001101000000000110101100000000000001010000000001100011000001111111110100000000010110110000011111111101000000000101001100000000000001010000000001001011000000000000010100000000010000110000000000000 
	Parameter INIT_02 bound to: 256'b1010000000010111011000001111111110100000000101100110000000000000101000000001010101100000000000001010000000010100011000000000000010100000000100110110000000000000101000000001001001100000111111111010000000010001011000001111111110100000000100000110000000000000 
	Parameter INIT_03 bound to: 256'b1010000000011111011000001111111110100000000111100110000011111111101000000001110101100000111111111010000000011100011000000000000010100000000110110110000000000000101000000001101001100000000000001010000000011001011000000000000010100000000110000110000011111111 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000000010100000001000110110000011111111101000000010001001100000111111111010000000100001011000001111111110100000001000000110000011111111 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000111100000010100001010011101000001111000000011000010100101010000011110000000010010000000000010100111110000010100001000001100010100000000000001000011001101001011100000000011101111011000010100111110000010100011110101111111110000101111010010111101000000000 
	Parameter INIT_09 bound to: 256'b0000111100001010100001011011101000001111000010011000010110101010000011110000100010000101100110100000111100000111100001011000101000001111000001101000010101111010000011110000010110000101011010100000111100000100100001010101101000001111000000111000010101001010 
	Parameter INIT_0A bound to: 256'b0111101011100010100000000000001001111010100100101000000000000010011110100001110010000000000000100111101000111110100000000000001001111010011111011000000000000010011110101111111110000100010010100000111111111111100001011101101000001111000010111000010111001010 
	Parameter INIT_0B bound to: 256'b0001011110000000100111000000000110000111110010011000000000000010011110100001001110000000000000100111101010110011100000000000001001111010100111111000000000000010011110101011110110000000000000100111101011111100100000000000001001111010111000001000000000000010 
	Parameter INIT_0C bound to: 256'b1000011010000000100001101011001000001101000001001000000000000010011101110000000001110110000000001000010111101000100110110000000101110111000000000111110000000000100101100000000110000110010100100001011001100000100001011110100010010111000000011000011000011010 
	Parameter INIT_0D bound to: 256'b1000000000000010011011100000000001101101000000001000011010000000100001101110101000001110000001001001101100001010011111000001010001101101000000001000111000000001100001101000000010000110011010100000110100000100100011010000000110011100000010101000011100000001 
	Parameter INIT_0E bound to: 256'b0101110011111001011111010000000010011110000000011000011100111000100001110010001000011101000010001001110100000001100111000000000110000111110010011000011100111000100001110110101000011101000010001000011100100000010011001101100101011111111000011000010001001001 
	Parameter INIT_0F bound to: 256'b0101100110010001101010000001100000011000000000010001100000111111000110010111111101011001111000010101100011011001100000000000001001011011011000010101110011111001011111100000000001111101000000001000011100111000100001111010001000011110000010001001101100000001 
	Parameter INIT_10 bound to: 256'b0110001000001010100010000010100010001000101000100000011100001000100010001111001000000111000001001000100011001010000001110000001010001000011110100000011100000001001001111001101010000111111110000011100110000000100000000000001001011010100100100101100010010000 
	Parameter INIT_11 bound to: 256'b0110001111111010011000100001100110001001000110000110010100000001011001001110111001100011000001100110001000000111100010010001100001100101000001100110010011111101011000110000000101100010000001111000100100011000011001010000011001100100000000110110001111111111 
	Parameter INIT_12 bound to: 256'b1000100110101010010010100101100010001001100010100000101000000000100010011110101000001011000000001000101000010010000010111111111101001011000010100100101000000010001000010001100001000001000100010100000000010001100010010001100001100101000000010110010000010010 
	Parameter INIT_13 bound to: 256'b0010000000011000010010110000101101001010000000111000100111101000101000000000001001001011000010110100101000000011100010011110001100001010000100010110101100000000100010100000000110001001111010000110011000000001011010110000000001001010010110011000100111101000 
	Parameter INIT_14 bound to: 256'b0100101100001011010010100000001110001001001100000010000000101000001000000010000010001010101000100000101111111111010010110000101000100001001000000010000100101000010010110000101101001010000000111000101001110010000001100000000110001001001100000010000100011000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000100100100101000011011010010000000110001010101000110001001000000000010100100100001000101000100010101000100100110000011001100000000000100000001000000010000100100000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b1000100000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (1#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd:37' bound to instance 'my_alu' of component 'ALU' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:229]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd:61]
INFO: [Synth 8-226] default block is never used [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd:166]
INFO: [Synth 8-226] default block is never used [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd:174]
INFO: [Synth 8-226] default block is never used [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd:47]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ControlUnit.vhd:28' bound to instance 'my_cu' of component 'ControlUnit' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:239]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ControlUnit.vhd:78]
INFO: [Synth 8-226] default block is never used [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ControlUnit.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (3#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/ControlUnit.vhd:78]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/RegisterFile.vhd:26' bound to instance 'my_regfile' of component 'RegisterFile' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:289]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/RegisterFile.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (4#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/RegisterFile.vhd:36]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC.vhd:34' bound to instance 'my_PC' of component 'PC' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:299]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC.vhd:46]
INFO: [Synth 8-3491] module 'COUNT_10B' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/Assignment 1 Support Files/counter8b.vhd:28' bound to instance 'Count' of component 'COUNT_10B' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC.vhd:73]
INFO: [Synth 8-638] synthesizing module 'COUNT_10B' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/Assignment 1 Support Files/counter8b.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'COUNT_10B' (5#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/Assignment 1 Support Files/counter8b.vhd:38]
INFO: [Synth 8-3491] module 'PC_Mux' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC_Mux.vhd:34' bound to instance 'Mux' of component 'PC_Mux' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC.vhd:82]
INFO: [Synth 8-638] synthesizing module 'PC_Mux' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC_Mux.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC_Mux.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PC_Mux' (6#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC_Mux.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PC' (7#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/PC.vhd:46]
INFO: [Synth 8-3491] module 'Flags' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/Flags.vhd:24' bound to instance 'my_flag' of component 'Flags' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:311]
INFO: [Synth 8-638] synthesizing module 'Flags' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/Flags.vhd:40]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/FlagReg.vhd:25' bound to instance 'C_Flag' of component 'FlagReg' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/Flags.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FlagReg' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/FlagReg.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FlagReg' (8#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/FlagReg.vhd:34]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/FlagReg.vhd:25' bound to instance 'C_FLAG_SHAD' of component 'FlagReg' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/Flags.vhd:73]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/FlagReg.vhd:25' bound to instance 'Z_Flag' of component 'FlagReg' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/Flags.vhd:81]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/FlagReg.vhd:25' bound to instance 'Z_FLAG_SHAD' of component 'FlagReg' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/Flags.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Flags' (9#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/Flags.vhd:40]
INFO: [Synth 8-3491] module 'SP' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SP.vhd:6' bound to instance 'my_SP' of component 'SP' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:325]
INFO: [Synth 8-638] synthesizing module 'SP' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SP.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'SP' (10#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SP.vhd:16]
INFO: [Synth 8-3491] module 'SCR' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SCR.vhd:25' bound to instance 'my_SCR' of component 'SCR' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:336]
INFO: [Synth 8-638] synthesizing module 'SCR' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SCR.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SCR' (11#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SCR.vhd:33]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/FlagReg.vhd:25' bound to instance 'Interrupt' of component 'FlagReg' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:345]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (12#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd:36]
INFO: [Synth 8-3491] module 'db_1shot_FSM' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:26' bound to instance 'c_DB_RESET' of component 'db_1shot_fsm' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:118]
INFO: [Synth 8-638] synthesizing module 'db_1shot_FSM' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:32]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/counter_for_one_shot.vhd:27' bound to instance 'bounce_counter' of component 'Counter' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:60]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/counter_for_one_shot.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'counter' (13#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/counter_for_one_shot.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'db_1shot_FSM' (14#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:32]
INFO: [Synth 8-3491] module 'LOCATION' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/LOCATION.vhd:19' bound to instance 'RANDLOC' of component 'LOCATION' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:125]
INFO: [Synth 8-638] synthesizing module 'LOCATION' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/LOCATION.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'LOCATION' (15#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/LOCATION.vhd:25]
INFO: [Synth 8-3491] module 'db_1shot_FSM' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd:26' bound to instance 'c_DB_INT' of component 'db_1shot_fsm' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:130]
INFO: [Synth 8-3491] module 'vgaDriverBuffer' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vgaDriverBuffer.vhd:24' bound to instance 'VGA' of component 'vgaDriverBuffer' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:136]
INFO: [Synth 8-638] synthesizing module 'vgaDriverBuffer' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vgaDriverBuffer.vhd:38]
INFO: [Synth 8-3491] module 'vga_clk_div' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vga_clk_div.vhd:14' bound to instance 'vga_clk' of component 'vga_clk_div' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vgaDriverBuffer.vhd:82]
INFO: [Synth 8-638] synthesizing module 'vga_clk_div' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vga_clk_div.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_clk_div' (16#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vga_clk_div.vhd:19]
INFO: [Synth 8-3491] module 'ramVGA' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/ramVGA.vhd:16' bound to instance 'frameBuffer' of component 'ramVGA' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vgaDriverBuffer.vhd:86]
INFO: [Synth 8-638] synthesizing module 'ramVGA' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/ramVGA.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ramVGA' (17#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/ramVGA.vhd:27]
INFO: [Synth 8-3491] module 'VGAdrive' declared at 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/VGAdrive.vhd:20' bound to instance 'vga_out' of component 'VGAdrive' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vgaDriverBuffer.vhd:95]
INFO: [Synth 8-638] synthesizing module 'VGAdrive' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/VGAdrive.vhd:45]
INFO: [Synth 8-4471] merging register 'row_reg[9:0]' into 'vertical_reg[9:0]' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/VGAdrive.vhd:106]
INFO: [Synth 8-4471] merging register 'column_reg[9:0]' into 'horizontal_reg[9:0]' [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/VGAdrive.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/VGAdrive.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element column_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/VGAdrive.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'VGAdrive' (18#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/VGAdrive.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vgaDriverBuffer' (19#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/vgaDriverBuffer.vhd:38]
WARNING: [Synth 8-614] signal 'r_vgaData' is read in the process but is not in the sensitivity list [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (20#1) [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/RAT_Wrapper_W17.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 399.727 ; gain = 155.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 399.727 ; gain = 155.172
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/constrs_1/new/Constaints.xdc]
Finished Parsing XDC File [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/constrs_1/new/Constaints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/constrs_1/new/Constaints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 712.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 712.691 ; gain = 468.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 712.691 ; gain = 468.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 712.691 ; gain = 468.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_WR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_cnt_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/Assignment 1 Support Files/counter8b.vhd:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SP.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element t_cnt_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SP.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element s_count_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/counter_for_one_shot.vhd:44]
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'db_1shot_FSM'
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_vga_wa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_vga_wd" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_init |                              000 |                              000
                st_a_low |                              001 |                              001
        st_a_low_to_high |                              010 |                              010
               st_a_high |                              011 |                              011
        st_a_high_to_low |                              100 |                              100
             st_one_shot |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'db_1shot_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 712.691 ; gain = 468.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	  51 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  48 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  51 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	  48 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	  51 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 28    
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  51 Input      4 Bit        Muxes := 1     
	  48 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  51 Input      2 Bit        Muxes := 2     
	  48 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	  51 Input      1 Bit        Muxes := 12    
Module COUNT_10B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PC_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module FlagReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Flags 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module RAT_MCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module db_1shot_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module LOCATION 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module vga_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGAdrive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CPU/my_cu/PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "VGA/vga_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA/vga_clk/tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_vga_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_vga_wa" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CPU/my_PC/Count/t_cnt_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/Assignment 1 Support Files/counter8b.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element CPU/my_SP/t_cnt_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/new/SP.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element c_DB_RESET/bounce_counter/s_count_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/counter_for_one_shot.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element c_DB_INT/bounce_counter/s_count_reg was removed.  [C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.srcs/sources_1/imports/new/counter_for_one_shot.vhd:44]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 712.691 ; gain = 468.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|ControlUnit | RF_WR              | 128x1         | LUT            | 
|ControlUnit | FLG_C_LD           | 128x1         | LUT            | 
|ControlUnit | FLG_Z_LD           | 128x1         | LUT            | 
|RAT_wrapper | CPU/my_cu/RF_WR    | 128x1         | LUT            | 
|RAT_wrapper | CPU/my_cu/FLG_C_LD | 128x1         | LUT            | 
|RAT_wrapper | CPU/my_cu/FLG_Z_LD | 128x1         | LUT            | 
+------------+--------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+-----------+----------------------+-----------------------------------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives                                    | 
+------------+-------------------------+-----------+----------------------+-----------------------------------------------+
|RAT_wrapper | VGA/frameBuffer/mem_reg | Implied   | 8 K x 8              | RAM16X1D x 8  RAM64X1D x 8  RAM128X1D x 472   | 
|RAT_wrapper | CPU/my_SCR/MY_RAM_reg   | Implied   | 256 x 10             | RAM256X1S x 10                                | 
|RAT_wrapper | CPU/my_regfile/REG_reg  | Implied   | 32 x 8               | RAM32X1D x 8                                  | 
+------------+-------------------------+-----------+----------------------+-----------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 738.836 ; gain = 494.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 786.168 ; gain = 541.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------+-----------+----------------------+-----------------------------------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives                                    | 
+------------+-------------------------+-----------+----------------------+-----------------------------------------------+
|RAT_wrapper | VGA/frameBuffer/mem_reg | Implied   | 8 K x 8              | RAM16X1D x 8  RAM64X1D x 8  RAM128X1D x 472   | 
|RAT_wrapper | CPU/my_SCR/MY_RAM_reg   | Implied   | 256 x 10             | RAM256X1S x 10                                | 
|RAT_wrapper | CPU/my_regfile/REG_reg  | Implied   | 32 x 8               | RAM32X1D x 8                                  | 
+------------+-------------------------+-----------+----------------------+-----------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'p_0_in[0]' (FDR) to 'VGA/vga_out/horizontal_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_0_in[1]' (FDR) to 'VGA/vga_out/horizontal_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_0_in[2]' (FDR) to 'VGA/vga_out/horizontal_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_0_in[3]' (FDR) to 'VGA/vga_out/horizontal_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_0_in[4]' (FDR) to 'VGA/vga_out/horizontal_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_0_in[5]' (FDR) to 'VGA/vga_out/horizontal_reg[8]'
INFO: [Synth 8-3886] merging instance 'p_0_in[6]' (FDR) to 'VGA/vga_out/horizontal_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_0_in[7]' (FD) to 'VGA/vga_out/vertical_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_0_in[8]' (FD) to 'VGA/vga_out/vertical_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_0_in[9]' (FD) to 'VGA/vga_out/vertical_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_0_in[10]' (FD) to 'VGA/vga_out/vertical_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_0_in[11]' (FD) to 'VGA/vga_out/vertical_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_0_in[12]' (FD) to 'VGA/vga_out/vertical_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|RAT_wrapper | RANDLOC/randreg_reg[8] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    19|
|3     |LUT1       |     6|
|4     |LUT2       |    96|
|5     |LUT3       |    70|
|6     |LUT4       |    93|
|7     |LUT5       |   123|
|8     |LUT6       |   446|
|9     |MUXF7      |   132|
|10    |MUXF8      |    16|
|11    |RAM128X1D  |   472|
|12    |RAM16X1D   |     8|
|13    |RAM256X1S  |    10|
|14    |RAM32X1D   |     8|
|15    |RAM64X1D   |     8|
|16    |RAMB16_S18 |     1|
|17    |SRL16E     |     1|
|18    |FDCE       |    28|
|19    |FDPE       |    22|
|20    |FDRE       |   247|
|21    |IBUF       |     6|
|22    |OBUF       |    10|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |  1825|
|2     |  CPU              |RAT_MCU         |   370|
|3     |    Interrupt      |FlagReg         |     1|
|4     |    my_PC          |PC              |    22|
|5     |      Count        |COUNT_10B       |    22|
|6     |    my_SCR         |SCR             |    10|
|7     |    my_SP          |SP              |    24|
|8     |    my_alu         |ALU             |    12|
|9     |    my_cu          |ControlUnit     |    16|
|10    |    my_flag        |Flags           |    12|
|11    |      C_FLAG_SHAD  |FlagReg_2       |     1|
|12    |      C_Flag       |FlagReg_3       |     8|
|13    |      Z_FLAG_SHAD  |FlagReg_4       |     1|
|14    |      Z_Flag       |FlagReg_5       |     2|
|15    |    my_prog_rom    |prog_rom        |   204|
|16    |    my_regfile     |RegisterFile    |    69|
|17    |  RANDLOC          |LOCATION        |    36|
|18    |  VGA              |vgaDriverBuffer |  1203|
|19    |    frameBuffer    |ramVGA          |   983|
|20    |    vga_clk        |vga_clk_div     |    52|
|21    |    vga_out        |VGAdrive        |   168|
|22    |  c_DB_INT         |db_1shot_FSM    |    38|
|23    |    bounce_counter |counter_1       |    34|
|24    |  c_DB_RESET       |db_1shot_FSM_0  |    36|
|25    |    bounce_counter |counter         |    32|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 800.934 ; gain = 556.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 800.934 ; gain = 243.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 800.934 ; gain = 556.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 680 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 507 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 472 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 800.934 ; gain = 569.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus Blanco/Documents/CPE233_FINAL_JAKEL_JESUSB/CPE233_FINAL_JAKEL_JESUSB.runs/synth_1/RAT_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAT_wrapper_utilization_synth.rpt -pb RAT_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 800.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 16 16:05:57 2018...
