verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog generic_baseblocks_v2_1_0 "../../../ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_infrastructure_v1_1_0 "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_register_slice_v2_1_7 "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_register_slice_v2_1_7 "../../../ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_data_fifo_v2_1_6 "../../../ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_crossbar_v2_1_8 "../../../ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_clock.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_eq.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_drp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_rate.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_reset.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_sync.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gtp_pipe_rate.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gtp_pipe_drp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gtp_pipe_reset.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_user.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pipe_wrapper.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_qpll_drp.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_qpll_reset.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_qpll_wrapper.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_rxeq_scan.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_top.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_sys_clk_gen_ps.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_core_top.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_axi_basic_rx_null_gen.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_axi_basic_rx_pipeline.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_axi_basic_rx.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_axi_basic_top.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_axi_basic_tx_pipeline.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_axi_basic_tx_thrtl_ctl.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_axi_basic_tx.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_7x.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_bram_7x.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_bram_top_7x.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_brams_7x.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_pipe_lane.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_pipe_misc.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie_pipe_pipeline.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gt_top.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gt_common.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gtp_cpllpd_ovrd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gtx_cpllpd_ovrd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gt_rx_valid_filter_7x.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_gt_wrapper.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/source/design_1_pcie_7x_0_1_pcie2_top.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_7x_0_1/sim/design_1_pcie_7x_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/PIO_RX_ENGINE.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/PIO_TX_ENGINE.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/PIO_EP.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/PIO_TO_CTRL.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/PIO.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/pcie_app_7x.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/axi_lite_master_if.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/axiLite_debug.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/pcie_axi_lite_v1_0_v1_0/pcie_axi_lite/pcie_axi_lite.srcs/sources_1/imports/common_src/pcie_axi_stream_to_axi_lite_bridge.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_pcie_axi_lite_v1_0_0_1/sim/design_1_pcie_axi_lite_v1_0_0_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog axi_protocol_converter_v2_1_7 "../../../ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog"

verilog xil_defaultlib "glbl.v"

nosort
