# ECE 6775-High-Level Digital Design Automation-Fall 2023

![image](https://github.com/hcysky/FPGA/assets/64795241/253ea009-676e-4d57-8f96-37042cb9188d)

![image](https://github.com/hcysky/FPGA/assets/64795241/9f31c00e-8eef-4190-b6ba-7fa9790e481d)

![image](https://github.com/hcysky/FPGA/assets/64795241/d393024b-22df-4557-a1fd-e915af590168)

![image](https://github.com/hcysky/FPGA/assets/64795241/556656ea-8e79-4df5-a66b-44a754012228)

![image](https://github.com/hcysky/FPGA/assets/64795241/0e8d923e-5c34-4cd3-a2dd-fc6c7f423872)

![image](https://github.com/hcysky/FPGA/assets/64795241/90fd2866-1e29-450c-9d0f-756f3046602a)

![image](https://github.com/hcysky/FPGA/assets/64795241/b2985d56-be68-4b8e-a794-c8c78bfceac3)

![image](https://github.com/hcysky/FPGA/assets/64795241/efab290f-1143-4ed2-a218-9a4deb858c0e)

![image](https://github.com/hcysky/FPGA/assets/64795241/a7843a13-334c-42bf-939a-faecf8896b78)

![image](https://github.com/hcysky/FPGA/assets/64795241/c321f2b3-18fc-47bc-be81-64746c3d675f)

![image](https://github.com/hcysky/FPGA/assets/64795241/fefdf426-2cd4-48b6-9512-565c80d87618)

> Roofline Model

![image](https://github.com/hcysky/FPGA/assets/64795241/d304f2d7-680b-4c1a-b1ec-0e330cb99145)

![image](https://github.com/hcysky/FPGA/assets/64795241/89da5f4a-a72d-4dc7-9f06-4fd493a1e8cb)

![image](https://github.com/hcysky/FPGA/assets/64795241/d404d2ff-9d35-4edd-afe2-f905e0eeba09)











