TimeQuest Timing Analyzer report for Uni_Projektas
Sat Jan 21 19:58:24 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'
 13. Slow Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 14. Slow Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'
 17. Slow Model Minimum Pulse Width: 'CLK'
 18. Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 19. Slow Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLK'
 30. Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'
 31. Fast Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 32. Fast Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 33. Fast Model Hold: 'CLK'
 34. Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'
 35. Fast Model Minimum Pulse Width: 'CLK'
 36. Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 37. Fast Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; CLK                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                        ;
; Clock_divider:clock_divider1|clock_out                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_divider:clock_divider1|clock_out }                                     ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+-----------+-----------------+----------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+-----------+-----------------+----------------------------------------------------------------------------+------+
; 38.39 MHz ; 38.39 MHz       ; CLK                                                                        ;      ;
; 208.2 MHz ; 208.2 MHz       ; Clock_divider:clock_divider1|clock_out                                     ;      ;
; 326.9 MHz ; 326.9 MHz       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ;      ;
+-----------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                             ;
+----------------------------------------------------------------------------+---------+---------------+
; Clock                                                                      ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------+---------+---------------+
; CLK                                                                        ; -25.050 ; -14799.631    ;
; Clock_divider:clock_divider1|clock_out                                     ; -3.803  ; -916.730      ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -2.081  ; -12.737       ;
+----------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                             ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -1.264 ; -6.494        ;
; CLK                                                                        ; 0.499  ; 0.000         ;
; Clock_divider:clock_divider1|clock_out                                     ; 0.753  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLK                                                                        ; -2.567 ; -10228.613    ;
; Clock_divider:clock_divider1|clock_out                                     ; -0.742 ; -854.784      ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.742 ; -10.388       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -25.050 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 26.003     ;
; -24.964 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.917     ;
; -24.924 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.874     ;
; -24.894 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 25.865     ;
; -24.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.840     ;
; -24.872 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.831     ;
; -24.871 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.813     ;
; -24.864 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.806     ;
; -24.852 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 25.823     ;
; -24.838 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.788     ;
; -24.836 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.789     ;
; -24.816 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.769     ;
; -24.808 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 25.779     ;
; -24.795 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.754     ;
; -24.787 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.746     ;
; -24.786 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.745     ;
; -24.785 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.727     ;
; -24.778 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.720     ;
; -24.774 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.727     ;
; -24.769 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.722     ;
; -24.766 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 25.737     ;
; -24.756 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.715     ;
; -24.750 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.707     ;
; -24.750 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.703     ;
; -24.745 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.698     ;
; -24.730 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.683     ;
; -24.729 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.671     ;
; -24.716 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.673     ;
; -24.703 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.660     ;
; -24.701 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.660     ;
; -24.695 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.652     ;
; -24.694 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[99]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.651     ;
; -24.691 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; 0.023      ; 25.754     ;
; -24.688 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.641     ;
; -24.683 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.636     ;
; -24.682 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.632     ;
; -24.670 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.629     ;
; -24.664 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.621     ;
; -24.659 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.612     ;
; -24.651 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.604     ;
; -24.648 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.598     ;
; -24.645 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.614     ;
; -24.643 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.585     ;
; -24.630 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.587     ;
; -24.618 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 25.589     ;
; -24.617 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.574     ;
; -24.609 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.566     ;
; -24.608 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[99]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.565     ;
; -24.607 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 25.548     ;
; -24.607 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[7]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 25.548     ;
; -24.605 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.564     ;
; -24.605 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; 0.023      ; 25.668     ;
; -24.605 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.564     ;
; -24.596 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.546     ;
; -24.596 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.555     ;
; -24.595 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.537     ;
; -24.594 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.569     ;
; -24.589 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.542     ;
; -24.588 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.530     ;
; -24.576 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 25.547     ;
; -24.569 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[101] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.526     ;
; -24.565 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.518     ;
; -24.565 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.518     ;
; -24.562 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.512     ;
; -24.560 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 25.533     ;
; -24.560 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.513     ;
; -24.559 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.528     ;
; -24.559 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.528     ;
; -24.540 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.493     ;
; -24.538 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[77]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.507     ;
; -24.521 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 25.462     ;
; -24.521 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[7]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 25.462     ;
; -24.519 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.478     ;
; -24.511 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.470     ;
; -24.508 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 25.483     ;
; -24.502 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.444     ;
; -24.495 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.437     ;
; -24.493 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.446     ;
; -24.483 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[101] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.440     ;
; -24.482 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.441     ;
; -24.480 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 25.439     ;
; -24.479 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.432     ;
; -24.478 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.420     ;
; -24.474 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.431     ;
; -24.474 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 25.447     ;
; -24.473 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.442     ;
; -24.473 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[79]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.442     ;
; -24.472 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 25.413     ;
; -24.469 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.422     ;
; -24.463 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.413     ;
; -24.453 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.395     ;
; -24.452 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[77]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.421     ;
; -24.451 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.404     ;
; -24.445 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.387     ;
; -24.443 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[76]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 25.412     ;
; -24.440 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.397     ;
; -24.438 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.087     ; 25.391     ;
; -24.429 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 25.379     ;
; -24.429 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 25.371     ;
; -24.427 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.083     ; 25.384     ;
+---------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                      ;
+--------+--------------------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.803 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.843      ;
; -3.798 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.837      ;
; -3.721 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.760      ;
; -3.717 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.757      ;
; -3.712 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.751      ;
; -3.711 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.751      ;
; -3.636 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.675      ;
; -3.635 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.674      ;
; -3.631 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.671      ;
; -3.626 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.665      ;
; -3.626 ; ADC_Manager:ADC_Manager1|bit_counter[2]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.666      ;
; -3.625 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.665      ;
; -3.600 ; ADC_Manager:ADC_Manager1|counter[3]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.639      ;
; -3.599 ; ADC_Manager:ADC_Manager1|bit_counter[3]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.639      ;
; -3.550 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.589      ;
; -3.549 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.588      ;
; -3.545 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.585      ;
; -3.540 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.579      ;
; -3.540 ; ADC_Manager:ADC_Manager1|bit_counter[2]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.580      ;
; -3.539 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.579      ;
; -3.514 ; ADC_Manager:ADC_Manager1|counter[3]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.553      ;
; -3.513 ; ADC_Manager:ADC_Manager1|bit_counter[3]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.553      ;
; -3.465 ; ADC_Manager:ADC_Manager1|counter[4]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.504      ;
; -3.464 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.503      ;
; -3.463 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.502      ;
; -3.459 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.499      ;
; -3.455 ; ADC_Manager:ADC_Manager1|bit_counter[4]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.495      ;
; -3.454 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.493      ;
; -3.454 ; ADC_Manager:ADC_Manager1|bit_counter[2]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.494      ;
; -3.453 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.493      ;
; -3.428 ; ADC_Manager:ADC_Manager1|counter[3]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.467      ;
; -3.427 ; ADC_Manager:ADC_Manager1|bit_counter[3]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.467      ;
; -3.420 ; ADC_Manager:ADC_Manager1|counter[5]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.459      ;
; -3.419 ; ADC_Manager:ADC_Manager1|bit_counter[5]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.459      ;
; -3.379 ; ADC_Manager:ADC_Manager1|counter[4]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.418      ;
; -3.378 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.417      ;
; -3.377 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.416      ;
; -3.373 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.413      ;
; -3.369 ; ADC_Manager:ADC_Manager1|bit_counter[4]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.409      ;
; -3.368 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.407      ;
; -3.368 ; ADC_Manager:ADC_Manager1|bit_counter[2]          ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.408      ;
; -3.367 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.407      ;
; -3.343 ; ADC_Manager:ADC_Manager1|counter[6]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.382      ;
; -3.342 ; ADC_Manager:ADC_Manager1|counter[3]              ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.381      ;
; -3.341 ; ADC_Manager:ADC_Manager1|bit_counter[3]          ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.381      ;
; -3.334 ; ADC_Manager:ADC_Manager1|counter[5]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.373      ;
; -3.333 ; ADC_Manager:ADC_Manager1|bit_counter[6]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.373      ;
; -3.333 ; ADC_Manager:ADC_Manager1|bit_counter[5]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.373      ;
; -3.293 ; ADC_Manager:ADC_Manager1|counter[4]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.332      ;
; -3.292 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.331      ;
; -3.291 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.330      ;
; -3.287 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.327      ;
; -3.283 ; ADC_Manager:ADC_Manager1|bit_counter[4]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.323      ;
; -3.282 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.321      ;
; -3.282 ; ADC_Manager:ADC_Manager1|bit_counter[2]          ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.322      ;
; -3.281 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.321      ;
; -3.257 ; ADC_Manager:ADC_Manager1|counter[6]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.296      ;
; -3.256 ; ADC_Manager:ADC_Manager1|counter[3]              ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.295      ;
; -3.255 ; ADC_Manager:ADC_Manager1|bit_counter[3]          ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.295      ;
; -3.248 ; ADC_Manager:ADC_Manager1|counter[5]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.287      ;
; -3.247 ; ADC_Manager:ADC_Manager1|bit_counter[6]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.287      ;
; -3.247 ; ADC_Manager:ADC_Manager1|bit_counter[5]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.287      ;
; -3.213 ; ADC_Manager:ADC_Manager1|counter[7]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.252      ;
; -3.207 ; ADC_Manager:ADC_Manager1|counter[4]              ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.246      ;
; -3.206 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.245      ;
; -3.205 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.244      ;
; -3.203 ; ADC_Manager:ADC_Manager1|bit_counter[7]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.243      ;
; -3.201 ; ADC_Manager:ADC_Manager1|bit_counter[0]          ; ADC_Manager:ADC_Manager1|bit_counter[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.241      ;
; -3.197 ; ADC_Manager:ADC_Manager1|bit_counter[4]          ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.237      ;
; -3.196 ; ADC_Manager:ADC_Manager1|counter[0]              ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.235      ;
; -3.196 ; ADC_Manager:ADC_Manager1|bit_counter[2]          ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.236      ;
; -3.195 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.235      ;
; -3.171 ; ADC_Manager:ADC_Manager1|counter[6]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.210      ;
; -3.170 ; ADC_Manager:ADC_Manager1|counter[3]              ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.209      ;
; -3.169 ; ADC_Manager:ADC_Manager1|bit_counter[3]          ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.209      ;
; -3.162 ; ADC_Manager:ADC_Manager1|counter[5]              ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.201      ;
; -3.161 ; ADC_Manager:ADC_Manager1|bit_counter[6]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.201      ;
; -3.161 ; ADC_Manager:ADC_Manager1|bit_counter[5]          ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.201      ;
; -3.127 ; ADC_Manager:ADC_Manager1|counter[7]              ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.166      ;
; -3.121 ; ADC_Manager:ADC_Manager1|counter[4]              ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.160      ;
; -3.120 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.159      ;
; -3.119 ; ADC_Manager:ADC_Manager1|counter[1]              ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.158      ;
; -3.117 ; ADC_Manager:ADC_Manager1|bit_counter[7]          ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.157      ;
; -3.111 ; ADC_Manager:ADC_Manager1|bit_counter[4]          ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.151      ;
; -3.110 ; ADC_Manager:ADC_Manager1|bit_counter[2]          ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.150      ;
; -3.109 ; ADC_Manager:ADC_Manager1|bit_counter[1]          ; ADC_Manager:ADC_Manager1|bit_counter[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.149      ;
; -3.085 ; ADC_Manager:ADC_Manager1|counter[6]              ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.124      ;
; -3.084 ; ADC_Manager:ADC_Manager1|counter[3]              ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.123      ;
; -3.083 ; ADC_Manager:ADC_Manager1|bit_counter[3]          ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.123      ;
; -3.076 ; ADC_Manager:ADC_Manager1|counter[5]              ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.115      ;
; -3.075 ; ADC_Manager:ADC_Manager1|bit_counter[6]          ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.115      ;
; -3.075 ; ADC_Manager:ADC_Manager1|bit_counter[5]          ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.115      ;
; -3.065 ; ADC_Manager:ADC_Manager1|bit_counter[8]          ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.105      ;
; -3.057 ; ADC_Manager:ADC_Manager1|counter[8]              ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.096      ;
; -3.041 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits ; ADC_Manager:ADC_Manager1|counter[22]     ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.424     ; 3.657      ;
; -3.041 ; ADC_Manager:ADC_Manager1|counter[7]              ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.080      ;
; -3.035 ; ADC_Manager:ADC_Manager1|counter[4]              ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.074      ;
; -3.034 ; ADC_Manager:ADC_Manager1|counter[2]              ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 4.073      ;
; -3.031 ; ADC_Manager:ADC_Manager1|bit_counter[7]          ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 4.071      ;
; -3.029 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits ; ADC_Manager:ADC_Manager1|counter[28]     ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.424     ; 3.645      ;
+--------+--------------------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -2.081 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 3.143      ;
; -2.059 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 3.099      ;
; -2.052 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 3.092      ;
; -2.026 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 3.088      ;
; -1.838 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.878      ;
; -1.824 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.864      ;
; -1.793 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.833      ;
; -1.677 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.739      ;
; -1.655 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.717      ;
; -1.652 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.714      ;
; -1.646 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.686      ;
; -1.633 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.673      ;
; -1.630 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.670      ;
; -1.626 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.666      ;
; -1.624 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.664      ;
; -1.623 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.663      ;
; -1.594 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.656      ;
; -1.576 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.638      ;
; -1.500 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.562      ;
; -1.471 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.511      ;
; -1.463 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.525      ;
; -1.410 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.450      ;
; -1.409 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.449      ;
; -1.398 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.438      ;
; -1.395 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.435      ;
; -1.257 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.297      ;
; -1.218 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.258      ;
; -1.217 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.257      ;
; -1.200 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.240      ;
; -1.197 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.237      ;
; -1.195 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.235      ;
; -1.158 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.220      ;
; -1.100 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.140      ;
; -1.072 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.134      ;
; -1.071 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.133      ;
; -1.065 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 2.105      ;
; -1.037 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.099      ;
; -1.034 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 2.096      ;
; -0.750 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 1.812      ;
; -0.616 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 1.678      ;
; -0.612 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 1.674      ;
; -0.464 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 1.526      ;
; -0.322 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 1.384      ;
; -0.321 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.022      ; 1.383      ;
; 0.235  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.805      ;
; 0.472  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 2.761      ; 3.133      ;
; 0.573  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 2.761      ; 3.032      ;
; 0.574  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 2.761      ; 3.031      ;
; 0.952  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 2.761      ; 2.653      ;
; 0.972  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 2.761      ; 3.133      ;
; 1.069  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 2.761      ; 2.536      ;
; 1.073  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 2.761      ; 3.032      ;
; 1.074  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 2.761      ; 3.031      ;
; 1.448  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 2.761      ; 2.157      ;
; 1.452  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 2.761      ; 2.653      ;
; 1.498  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 2.761      ; 2.107      ;
; 1.569  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 2.761      ; 2.536      ;
; 1.948  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 2.761      ; 2.157      ;
; 1.998  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 2.761      ; 2.107      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.264 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 2.761      ; 2.107      ;
; -1.261 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 2.761      ; 2.110      ;
; -0.982 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 2.761      ; 2.389      ;
; -0.835 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 2.761      ; 2.536      ;
; -0.819 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 2.761      ; 2.552      ;
; -0.764 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 2.761      ; 2.107      ;
; -0.761 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 2.761      ; 2.110      ;
; -0.667 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 2.761      ; 2.704      ;
; -0.666 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 2.761      ; 2.705      ;
; -0.482 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 2.761      ; 2.389      ;
; -0.335 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 2.761      ; 2.536      ;
; -0.319 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 2.761      ; 2.552      ;
; -0.167 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 2.761      ; 2.704      ;
; -0.166 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 2.761      ; 2.705      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.955  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.283      ;
; 1.055  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.383      ;
; 1.056  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.384      ;
; 1.198  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.526      ;
; 1.251  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.579      ;
; 1.262  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.590      ;
; 1.346  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.674      ;
; 1.484  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 1.812      ;
; 1.768  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.096      ;
; 1.771  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.099      ;
; 1.799  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.105      ;
; 1.802  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.108      ;
; 1.805  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.133      ;
; 1.806  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.134      ;
; 1.892  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.220      ;
; 1.929  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.235      ;
; 1.951  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.257      ;
; 1.952  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.258      ;
; 1.991  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.297      ;
; 2.025  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.331      ;
; 2.095  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.423      ;
; 2.132  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.438      ;
; 2.143  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.449      ;
; 2.144  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.450      ;
; 2.197  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.525      ;
; 2.205  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.511      ;
; 2.234  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.562      ;
; 2.283  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.589      ;
; 2.310  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.638      ;
; 2.328  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.656      ;
; 2.357  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.663      ;
; 2.358  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.664      ;
; 2.364  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.670      ;
; 2.367  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.380  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.686      ;
; 2.411  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 2.739      ;
; 2.572  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 2.878      ;
; 2.760  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.022      ; 3.088      ;
; 2.786  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 3.092      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                             ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.499 ; Clock_divider:clock_divider1|counter[2]                    ; Clock_divider:clock_divider1|counter[2]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]                    ; Clock_divider:clock_divider1|counter[0]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|ram_counter[0]                    ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_next_state.finding_preambule ; ADC_Manager:ADC_Manager1|main_next_state.finding_preambule                                                          ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_next_state.finding_bits      ; ADC_Manager:ADC_Manager1|main_next_state.finding_bits                                                               ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]       ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.506 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg4 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.320      ;
; 0.506 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[120]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.320      ;
; 0.506 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[126]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg0 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.320      ;
; 0.507 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[88]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.321      ;
; 0.510 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[127]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg1 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.324      ;
; 0.511 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[125]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.325      ;
; 0.512 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[117]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.550      ; 1.329      ;
; 0.515 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[92]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.329      ;
; 0.515 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[101]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.330      ;
; 0.515 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[112]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.550      ; 1.332      ;
; 0.516 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[3]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.330      ;
; 0.516 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[123]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.330      ;
; 0.516 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[95]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.330      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[19]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[18]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[116]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg5 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[108]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[13]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[0]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[124]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[6]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[71]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg3 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[47]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[90]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[27]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[65]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[69]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.518 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[120]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.332      ;
; 0.519 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[82]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg3  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.546      ; 1.332      ;
; 0.519 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[80]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.546      ; 1.332      ;
; 0.519 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[115]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.550      ; 1.336      ;
; 0.519 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[12]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.333      ;
; 0.519 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[57]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.333      ;
; 0.520 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[74]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.335      ;
; 0.520 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[93]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.334      ;
; 0.521 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[22]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.336      ;
; 0.521 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[1]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.335      ;
; 0.522 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[118]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg7 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.336      ;
; 0.522 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[68]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.336      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[15]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.337      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[4]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.337      ;
; 0.524 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[114]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.550      ; 1.341      ;
; 0.524 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[30]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.338      ;
; 0.525 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[46]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.316      ;
; 0.525 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[124]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.339      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[100]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[111]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.341      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[2]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.341      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[5]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.341      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[70]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg2 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.341      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[13]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.341      ;
; 0.528 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[84]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.546      ; 1.341      ;
; 0.528 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[117]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg6 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.342      ;
; 0.528 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[36]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.318      ;
; 0.528 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[46]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.550      ; 1.345      ;
; 0.529 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[70]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg2 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.319      ;
; 0.530 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[53]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.344      ;
; 0.531 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[112]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.346      ;
; 0.531 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[91]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg3  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.345      ;
; 0.531 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[60]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.345      ;
; 0.532 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[107]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.346      ;
; 0.532 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[8]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.346      ;
; 0.533 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[78]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.323      ;
; 0.535 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[42]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg3  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.526      ; 1.328      ;
; 0.536 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[114]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg3 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.350      ;
; 0.536 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[98]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.351      ;
; 0.537 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[55]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.327      ;
; 0.537 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[1]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.547      ; 1.351      ;
; 0.537 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[115]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.526      ; 1.330      ;
; 0.537 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[122]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.327      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[10]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.328      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[13]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.328      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[71]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg3 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.328      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[58]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.328      ;
; 0.539 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[22]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.330      ;
; 0.539 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[73]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.330      ;
; 0.539 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[102]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[20]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.331      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[111]            ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[76]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[65]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[38]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[34]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[98]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[30]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[1]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.540 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[0]              ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.523      ; 1.330      ;
; 0.541 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[30]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.522      ; 1.330      ;
; 0.541 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[28]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.522      ; 1.330      ;
; 0.541 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[16]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.522      ; 1.330      ;
; 0.541 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[43]             ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.526      ; 1.334      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                         ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.753 ; ADC_Manager:ADC_Manager1|bit_counter[31]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[31]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.059      ;
; 0.762 ; ADC_Manager:ADC_Manager1|counter[31]                                                        ; ADC_Manager:ADC_Manager1|counter[31]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.068      ;
; 1.166 ; ADC_Manager:ADC_Manager1|bit_counter[16]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[16]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|counter[16]                                                        ; ADC_Manager:ADC_Manager1|counter[16]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.175 ; ADC_Manager:ADC_Manager1|bit_counter[1]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[1]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|bit_counter[17]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[17]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|counter[17]                                                        ; ADC_Manager:ADC_Manager1|counter[17]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|bit_counter[2]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[2]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|bit_counter[9]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[9]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|bit_counter[18]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[18]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|bit_counter[25]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[25]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[0]                                                         ; ADC_Manager:ADC_Manager1|counter[0]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[18]                                                        ; ADC_Manager:ADC_Manager1|counter[18]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[25]                                                        ; ADC_Manager:ADC_Manager1|counter[25]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[4]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[4]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[7]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[7]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[11]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[11]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[13]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[13]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[14]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[14]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[20]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[20]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[23]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[23]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[14]                                                        ; ADC_Manager:ADC_Manager1|counter[14]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[27]                                                        ; ADC_Manager:ADC_Manager1|counter[27]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[29]                                                        ; ADC_Manager:ADC_Manager1|counter[29]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|bit_counter[27]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[27]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.182 ; ADC_Manager:ADC_Manager1|bit_counter[0]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[0]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.488      ;
; 1.184 ; ADC_Manager:ADC_Manager1|counter[1]                                                         ; ADC_Manager:ADC_Manager1|counter[1]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.490      ;
; 1.185 ; ADC_Manager:ADC_Manager1|counter[2]                                                         ; ADC_Manager:ADC_Manager1|counter[2]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.491      ;
; 1.185 ; ADC_Manager:ADC_Manager1|counter[9]                                                         ; ADC_Manager:ADC_Manager1|counter[9]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; ADC_Manager:ADC_Manager1|bit_counter[15]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[15]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|bit_counter[29]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[29]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|bit_counter[30]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[30]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[4]                                                         ; ADC_Manager:ADC_Manager1|counter[4]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[7]                                                         ; ADC_Manager:ADC_Manager1|counter[7]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[11]                                                        ; ADC_Manager:ADC_Manager1|counter[11]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[13]                                                        ; ADC_Manager:ADC_Manager1|counter[13]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[15]                                                        ; ADC_Manager:ADC_Manager1|counter[15]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[20]                                                        ; ADC_Manager:ADC_Manager1|counter[20]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[23]                                                        ; ADC_Manager:ADC_Manager1|counter[23]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ADC_Manager:ADC_Manager1|counter[30]                                                        ; ADC_Manager:ADC_Manager1|counter[30]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.492      ;
; 1.225 ; ADC_Manager:ADC_Manager1|bit_counter[19]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[19]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|bit_counter[24]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[24]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|bit_counter[26]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[26]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[8]                                                         ; ADC_Manager:ADC_Manager1|counter[8]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[19]                                                        ; ADC_Manager:ADC_Manager1|counter[19]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|counter[26]                                                        ; ADC_Manager:ADC_Manager1|counter[26]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ADC_Manager:ADC_Manager1|bit_counter[5]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[5]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|bit_counter[6]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[6]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|bit_counter[12]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[12]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|bit_counter[22]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[22]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[5]                                                         ; ADC_Manager:ADC_Manager1|counter[5]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[12]                                                        ; ADC_Manager:ADC_Manager1|counter[12]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[21]                                                        ; ADC_Manager:ADC_Manager1|counter[21]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[22]                                                        ; ADC_Manager:ADC_Manager1|counter[22]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[28]                                                        ; ADC_Manager:ADC_Manager1|counter[28]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.234 ; ADC_Manager:ADC_Manager1|bit_counter[3]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[3]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; ADC_Manager:ADC_Manager1|bit_counter[8]                                                     ; ADC_Manager:ADC_Manager1|bit_counter[8]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; ADC_Manager:ADC_Manager1|bit_counter[10]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[10]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; ADC_Manager:ADC_Manager1|counter[3]                                                         ; ADC_Manager:ADC_Manager1|counter[3]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; ADC_Manager:ADC_Manager1|counter[10]                                                        ; ADC_Manager:ADC_Manager1|counter[10]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; ADC_Manager:ADC_Manager1|counter[24]                                                        ; ADC_Manager:ADC_Manager1|counter[24]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ADC_Manager:ADC_Manager1|bit_counter[21]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[21]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; ADC_Manager:ADC_Manager1|bit_counter[28]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[28]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; ADC_Manager:ADC_Manager1|counter[6]                                                         ; ADC_Manager:ADC_Manager1|counter[6]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.541      ;
; 1.437 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[108] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.233      ;
; 1.467 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[46]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[54]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.263      ;
; 1.516 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[75]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[83]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.320      ;
; 1.517 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[112] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.319      ;
; 1.518 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[84]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.322      ;
; 1.521 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[23]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[31]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.319      ;
; 1.522 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[12]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.326      ;
; 1.524 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[8]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.328      ;
; 1.524 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[51]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.501     ; 1.329      ;
; 1.524 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[27]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.501     ; 1.329      ;
; 1.526 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[66]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.330      ;
; 1.526 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[58]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.330      ;
; 1.526 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[77]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[85]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.327      ;
; 1.527 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[12]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.329      ;
; 1.527 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[3]   ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[11]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.325      ;
; 1.527 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[105] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.328      ;
; 1.528 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]   ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[12]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.326      ;
; 1.529 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[72]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.327      ;
; 1.530 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[114] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.332      ;
; 1.531 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[114] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[122] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.513     ; 1.324      ;
; 1.531 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[67]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.329      ;
; 1.531 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[34]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.333      ;
; 1.533 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[106] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.329      ;
; 1.536 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[105] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[113] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.513     ; 1.329      ;
; 1.537 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[113] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[121] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.513     ; 1.330      ;
; 1.537 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[112] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.339      ;
; 1.537 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[39]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[47]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.339      ;
; 1.538 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[113] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.340      ;
; 1.538 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[35]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[43]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.334      ;
; 1.542 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[53]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[61]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.507     ; 1.341      ;
; 1.546 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[34]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[42]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.342      ;
; 1.583 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[39]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[47]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.385      ;
; 1.585 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[125] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.504     ; 1.387      ;
; 1.591 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[37]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.501     ; 1.396      ;
; 1.592 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[108] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.393      ;
; 1.645 ; ADC_Manager:ADC_Manager1|bit_counter[16]                                                    ; ADC_Manager:ADC_Manager1|bit_counter[17]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.951      ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[25] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[26] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[26] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[27] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[27] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[28] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[28] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[29] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[29] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[30] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[30] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[31] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[31] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 4.634 ; 4.634 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 4.612 ; 4.612 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 4.134 ; 4.134 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 4.595 ; 4.595 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 4.143 ; 4.143 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.634 ; 4.634 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.586 ; 4.586 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 0.936 ; 0.936 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.797 ; 0.797 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.531 ; -0.531 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -4.346 ; -4.346 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -3.868 ; -3.868 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -4.329 ; -4.329 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -3.877 ; -3.877 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -4.368 ; -4.368 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -4.320 ; -4.320 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -0.670 ; -0.670 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.531 ; -0.531 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.537 ; 7.537 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 7.298 ; 7.298 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 7.315 ; 7.315 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.296 ; 7.296 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.290 ; 7.290 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.537 ; 7.537 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.116 ; 7.116 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 7.240 ; 7.240 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.183 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.183 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.116 ; 7.116 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 7.298 ; 7.298 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 7.315 ; 7.315 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.296 ; 7.296 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.290 ; 7.290 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.537 ; 7.537 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.116 ; 7.116 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 7.240 ; 7.240 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.183 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.183 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                            ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLK                                                                        ; -6.101 ; -4333.763     ;
; Clock_divider:clock_divider1|clock_out                                     ; -0.840 ; -49.303       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.111 ; -0.169        ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                             ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.905 ; -5.542        ;
; CLK                                                                        ; -0.024 ; -2.132        ;
; Clock_divider:clock_divider1|clock_out                                     ; 0.243  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLK                                                                        ; -2.000 ; -7784.380     ;
; Clock_divider:clock_divider1|clock_out                                     ; -0.500 ; -576.000      ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500 ; -7.000        ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.101 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 7.085      ;
; -6.096 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 7.094      ;
; -6.075 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.057      ;
; -6.067 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.041      ;
; -6.066 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 7.050      ;
; -6.061 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 7.059      ;
; -6.061 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 7.059      ;
; -6.042 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.028      ;
; -6.042 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 7.032      ;
; -6.040 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.022      ;
; -6.040 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.026      ;
; -6.038 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.012      ;
; -6.038 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 7.028      ;
; -6.032 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.006      ;
; -6.026 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 7.024      ;
; -6.025 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 7.015      ;
; -6.023 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 7.013      ;
; -6.015 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.989      ;
; -6.010 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 7.000      ;
; -6.010 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 6.992      ;
; -6.007 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.993      ;
; -6.007 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.997      ;
; -6.006 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; 0.022      ; 7.060      ;
; -6.005 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.991      ;
; -6.003 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.977      ;
; -6.003 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.993      ;
; -6.001 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.987      ;
; -5.995 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.981      ;
; -5.990 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.980      ;
; -5.989 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 6.973      ;
; -5.988 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.978      ;
; -5.987 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.973      ;
; -5.987 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.977      ;
; -5.980 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.970      ;
; -5.980 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.954      ;
; -5.975 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.965      ;
; -5.975 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 6.957      ;
; -5.974 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.964      ;
; -5.972 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 6.956      ;
; -5.971 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; 0.022      ; 7.025      ;
; -5.971 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.961      ;
; -5.970 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.975      ;
; -5.968 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.958      ;
; -5.967 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 6.965      ;
; -5.966 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.952      ;
; -5.965 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 6.957      ;
; -5.962 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[99]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.952      ;
; -5.960 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.946      ;
; -5.954 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 6.938      ;
; -5.952 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.938      ;
; -5.952 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.942      ;
; -5.948 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[101] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.938      ;
; -5.946 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 6.928      ;
; -5.945 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.935      ;
; -5.939 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.929      ;
; -5.938 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.912      ;
; -5.937 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 6.921      ;
; -5.936 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.926      ;
; -5.936 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 6.928      ;
; -5.935 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.940      ;
; -5.933 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.923      ;
; -5.932 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 6.930      ;
; -5.930 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 6.922      ;
; -5.927 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.930      ;
; -5.927 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[99]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.917      ;
; -5.925 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.929      ;
; -5.919 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.905      ;
; -5.918 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 6.900      ;
; -5.913 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 6.885      ;
; -5.913 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 6.897      ;
; -5.913 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.899      ;
; -5.913 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.903      ;
; -5.913 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[101] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.903      ;
; -5.911 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[7]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 6.883      ;
; -5.911 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 6.893      ;
; -5.911 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.897      ;
; -5.909 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.883      ;
; -5.909 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.899      ;
; -5.903 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.877      ;
; -5.903 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 6.887      ;
; -5.902 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 6.900      ;
; -5.901 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.040     ; 6.893      ;
; -5.900 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.874      ;
; -5.896 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.886      ;
; -5.895 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.048     ; 6.879      ;
; -5.894 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.884      ;
; -5.892 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.896      ;
; -5.892 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.029     ; 6.895      ;
; -5.892 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.882      ;
; -5.891 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.865      ;
; -5.890 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.028     ; 6.894      ;
; -5.887 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.861      ;
; -5.886 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.891      ;
; -5.886 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.860      ;
; -5.885 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 6.890      ;
; -5.884 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 6.856      ;
; -5.884 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 6.870      ;
; -5.883 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 6.865      ;
; -5.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.042     ; 6.871      ;
; -5.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 6.863      ;
+--------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                             ;
+--------+-----------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.840 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.871      ;
; -0.837 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.868      ;
; -0.806 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.837      ;
; -0.805 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.836      ;
; -0.803 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.834      ;
; -0.802 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.833      ;
; -0.772 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.803      ;
; -0.771 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.802      ;
; -0.770 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.801      ;
; -0.769 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.800      ;
; -0.768 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.799      ;
; -0.767 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.798      ;
; -0.750 ; ADC_Manager:ADC_Manager1|bit_counter[3] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.781      ;
; -0.750 ; ADC_Manager:ADC_Manager1|counter[3]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.781      ;
; -0.737 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.768      ;
; -0.736 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.767      ;
; -0.735 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.766      ;
; -0.734 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.765      ;
; -0.733 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.764      ;
; -0.732 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.763      ;
; -0.715 ; ADC_Manager:ADC_Manager1|bit_counter[3] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.746      ;
; -0.715 ; ADC_Manager:ADC_Manager1|counter[3]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.746      ;
; -0.703 ; ADC_Manager:ADC_Manager1|counter[4]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.734      ;
; -0.702 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.733      ;
; -0.701 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.732      ;
; -0.700 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.731      ;
; -0.700 ; ADC_Manager:ADC_Manager1|bit_counter[4] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.731      ;
; -0.699 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.730      ;
; -0.698 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.729      ;
; -0.697 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.728      ;
; -0.680 ; ADC_Manager:ADC_Manager1|bit_counter[3] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.711      ;
; -0.680 ; ADC_Manager:ADC_Manager1|counter[3]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.711      ;
; -0.678 ; ADC_Manager:ADC_Manager1|bit_counter[5] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.709      ;
; -0.678 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.709      ;
; -0.668 ; ADC_Manager:ADC_Manager1|counter[4]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.699      ;
; -0.667 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.698      ;
; -0.666 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.697      ;
; -0.665 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.696      ;
; -0.665 ; ADC_Manager:ADC_Manager1|bit_counter[4] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.696      ;
; -0.664 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.695      ;
; -0.663 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.694      ;
; -0.662 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.693      ;
; -0.646 ; ADC_Manager:ADC_Manager1|counter[6]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.677      ;
; -0.645 ; ADC_Manager:ADC_Manager1|bit_counter[3] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.676      ;
; -0.645 ; ADC_Manager:ADC_Manager1|counter[3]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.676      ;
; -0.643 ; ADC_Manager:ADC_Manager1|bit_counter[6] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.674      ;
; -0.643 ; ADC_Manager:ADC_Manager1|bit_counter[5] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.674      ;
; -0.643 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.674      ;
; -0.633 ; ADC_Manager:ADC_Manager1|counter[4]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.664      ;
; -0.632 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.663      ;
; -0.631 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.662      ;
; -0.630 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.661      ;
; -0.630 ; ADC_Manager:ADC_Manager1|bit_counter[4] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.661      ;
; -0.629 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.660      ;
; -0.628 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.659      ;
; -0.627 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.658      ;
; -0.611 ; ADC_Manager:ADC_Manager1|counter[6]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.642      ;
; -0.610 ; ADC_Manager:ADC_Manager1|bit_counter[3] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.641      ;
; -0.610 ; ADC_Manager:ADC_Manager1|counter[3]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.641      ;
; -0.608 ; ADC_Manager:ADC_Manager1|bit_counter[6] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.639      ;
; -0.608 ; ADC_Manager:ADC_Manager1|bit_counter[5] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.639      ;
; -0.608 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.639      ;
; -0.598 ; ADC_Manager:ADC_Manager1|counter[4]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.629      ;
; -0.597 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.628      ;
; -0.596 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.627      ;
; -0.595 ; ADC_Manager:ADC_Manager1|bit_counter[0] ; ADC_Manager:ADC_Manager1|bit_counter[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.626      ;
; -0.595 ; ADC_Manager:ADC_Manager1|bit_counter[4] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.626      ;
; -0.594 ; ADC_Manager:ADC_Manager1|counter[7]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.625      ;
; -0.594 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.625      ;
; -0.593 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.624      ;
; -0.592 ; ADC_Manager:ADC_Manager1|counter[0]     ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.623      ;
; -0.591 ; ADC_Manager:ADC_Manager1|bit_counter[7] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.622      ;
; -0.576 ; ADC_Manager:ADC_Manager1|counter[6]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.607      ;
; -0.575 ; ADC_Manager:ADC_Manager1|bit_counter[3] ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.606      ;
; -0.575 ; ADC_Manager:ADC_Manager1|counter[3]     ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.606      ;
; -0.573 ; ADC_Manager:ADC_Manager1|bit_counter[6] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.604      ;
; -0.573 ; ADC_Manager:ADC_Manager1|bit_counter[5] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.604      ;
; -0.573 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.604      ;
; -0.563 ; ADC_Manager:ADC_Manager1|counter[4]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.594      ;
; -0.562 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.593      ;
; -0.561 ; ADC_Manager:ADC_Manager1|counter[1]     ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.592      ;
; -0.560 ; ADC_Manager:ADC_Manager1|bit_counter[4] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.591      ;
; -0.559 ; ADC_Manager:ADC_Manager1|counter[7]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.590      ;
; -0.559 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.590      ;
; -0.558 ; ADC_Manager:ADC_Manager1|bit_counter[1] ; ADC_Manager:ADC_Manager1|bit_counter[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.589      ;
; -0.556 ; ADC_Manager:ADC_Manager1|bit_counter[7] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.587      ;
; -0.541 ; ADC_Manager:ADC_Manager1|counter[6]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.572      ;
; -0.540 ; ADC_Manager:ADC_Manager1|bit_counter[3] ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.571      ;
; -0.540 ; ADC_Manager:ADC_Manager1|counter[3]     ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.571      ;
; -0.538 ; ADC_Manager:ADC_Manager1|bit_counter[6] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.569      ;
; -0.538 ; ADC_Manager:ADC_Manager1|bit_counter[5] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.569      ;
; -0.538 ; ADC_Manager:ADC_Manager1|counter[5]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.569      ;
; -0.528 ; ADC_Manager:ADC_Manager1|counter[4]     ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.559      ;
; -0.527 ; ADC_Manager:ADC_Manager1|counter[2]     ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.558      ;
; -0.525 ; ADC_Manager:ADC_Manager1|bit_counter[4] ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.556      ;
; -0.524 ; ADC_Manager:ADC_Manager1|counter[7]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.555      ;
; -0.524 ; ADC_Manager:ADC_Manager1|bit_counter[2] ; ADC_Manager:ADC_Manager1|bit_counter[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.555      ;
; -0.521 ; ADC_Manager:ADC_Manager1|bit_counter[7] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.552      ;
; -0.516 ; ADC_Manager:ADC_Manager1|bit_counter[8] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.547      ;
; -0.513 ; ADC_Manager:ADC_Manager1|counter[8]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.001     ; 1.544      ;
+--------+-----------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.111 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 1.022      ;
; -0.058 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.969      ;
; 0.010  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.901      ;
; 0.013  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.898      ;
; 0.021  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 1.011      ;
; 0.027  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.884      ;
; 0.038  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.994      ;
; 0.061  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.850      ;
; 0.061  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.850      ;
; 0.069  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.963      ;
; 0.072  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.839      ;
; 0.085  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.826      ;
; 0.098  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.934      ;
; 0.135  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.897      ;
; 0.141  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.891      ;
; 0.143  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.889      ;
; 0.151  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.881      ;
; 0.159  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.873      ;
; 0.162  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.870      ;
; 0.164  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.868      ;
; 0.181  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.730      ;
; 0.183  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.728      ;
; 0.188  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.723      ;
; 0.189  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.843      ;
; 0.191  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.841      ;
; 0.195  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.837      ;
; 0.206  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.705      ;
; 0.209  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.702      ;
; 0.219  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.813      ;
; 0.222  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.810      ;
; 0.243  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.789      ;
; 0.253  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.658      ;
; 0.271  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.761      ;
; 0.273  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.759      ;
; 0.285  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.747      ;
; 0.288  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.744      ;
; 0.295  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.616      ;
; 0.305  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.727      ;
; 0.322  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.710      ;
; 0.325  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.707      ;
; 0.328  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.583      ;
; 0.373  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.538      ;
; 0.373  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.538      ;
; 0.375  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; -0.121     ; 0.536      ;
; 0.665  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 0.000      ; 0.367      ;
; 0.960  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 1.305      ; 1.018      ;
; 0.997  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 1.305      ; 0.981      ;
; 1.033  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 1.305      ; 0.945      ;
; 1.120  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 1.305      ; 0.858      ;
; 1.147  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 1.305      ; 0.831      ;
; 1.268  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 1.305      ; 0.710      ;
; 1.271  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.500        ; 1.305      ; 0.707      ;
; 1.460  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 1.305      ; 1.018      ;
; 1.497  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 1.305      ; 0.981      ;
; 1.533  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 1.305      ; 0.945      ;
; 1.620  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 1.305      ; 0.858      ;
; 1.647  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 1.305      ; 0.831      ;
; 1.768  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 1.305      ; 0.710      ;
; 1.771  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 1.000        ; 1.305      ; 0.707      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.905 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.305      ; 0.693      ;
; -0.891 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.305      ; 0.707      ;
; -0.823 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.305      ; 0.775      ;
; -0.767 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.305      ; 0.831      ;
; -0.754 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.305      ; 0.844      ;
; -0.702 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.305      ; 0.896      ;
; -0.700 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 1.305      ; 0.898      ;
; -0.405 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.305      ; 0.693      ;
; -0.391 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.305      ; 0.707      ;
; -0.323 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.305      ; 0.775      ;
; -0.267 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.305      ; 0.831      ;
; -0.254 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.305      ; 0.844      ;
; -0.202 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.305      ; 0.896      ;
; -0.200 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -0.500       ; 1.305      ; 0.898      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.447  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.478      ;
; 0.505  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.536      ;
; 0.507  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.538      ;
; 0.507  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.538      ;
; 0.515  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.546      ;
; 0.528  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.559      ;
; 0.534  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.686      ;
; 0.552  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.583      ;
; 0.555  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.707      ;
; 0.575  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.727      ;
; 0.607  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.759      ;
; 0.609  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.761      ;
; 0.616  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.768      ;
; 0.627  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.658      ;
; 0.637  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.789      ;
; 0.661  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.813      ;
; 0.671  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.702      ;
; 0.674  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.705      ;
; 0.685  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.837      ;
; 0.689  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.841      ;
; 0.689  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.841      ;
; 0.691  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.843      ;
; 0.692  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.723      ;
; 0.697  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.728      ;
; 0.699  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.730      ;
; 0.718  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.870      ;
; 0.721  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.873      ;
; 0.729  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.881      ;
; 0.736  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.767      ;
; 0.737  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.889      ;
; 0.739  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.891      ;
; 0.795  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.826      ;
; 0.808  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start    ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.839      ;
; 0.811  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 0.963      ;
; 0.819  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.850      ;
; 0.819  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.850      ;
; 0.853  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.884      ;
; 0.859  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]          ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; 0.000      ; 1.011      ;
; 0.938  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 0.000        ; -0.121     ; 0.969      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                             ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg4 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.453      ;
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[126] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg0 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.453      ;
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[88]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.453      ;
; -0.023 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[120] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.453      ;
; -0.023 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[127] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg1 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.454      ;
; -0.023 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[46]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.452      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg2 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.453      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[36]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.453      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[101] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.457      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[82]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg3  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.458      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[80]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.458      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[95]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.457      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[92]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.457      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[65]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.458      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[125] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.455      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[116] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg5 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[108] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[3]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.457      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[123] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.457      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[71]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg3 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[47]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[90]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[117] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.457      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[27]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[22]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[19]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[18]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[118] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg7 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[13]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[0]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[78]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.455      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[124] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[6]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[93]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[112] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[12]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[69]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[57]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[28]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[16]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[74]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.459      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[55]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.457      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[10]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.457      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[71]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg3 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.457      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[102] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[115] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.459      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[1]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.459      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[68]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.459      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[120] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[72]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.459      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[111] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[15]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.460      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[13]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.457      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[38]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[34]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg3  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.457      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[98]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.461      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg7  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[4]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.460      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[58]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.457      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[84]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.463      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[22]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[20]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[73]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg0  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[117] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg6 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.462      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[54]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[53]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[76]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[65]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[47]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg17 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[39]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[92]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.460      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[100] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.463      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[115] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[13]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.461      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[1]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[0]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.458      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[122] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg14 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.334      ; 0.457      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[29]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg15 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.461      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[111] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg2 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[35]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.460      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg11 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.461      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[43]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.459      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[3]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.459      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[26]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.462      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[21]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg13 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.460      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[2]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.463      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[12]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.460      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[68]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.335      ; 0.460      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[5]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.463      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[91]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg3  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.464      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[114] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg12 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.463      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[8]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.465      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[23]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~porta_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.462      ;
; -0.013 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[124] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.462      ;
; -0.012 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[24]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.463      ;
+--------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.243 ; ADC_Manager:ADC_Manager1|bit_counter[31] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; ADC_Manager:ADC_Manager1|counter[31]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.398      ;
; 0.355 ; ADC_Manager:ADC_Manager1|bit_counter[16] ; ADC_Manager:ADC_Manager1|bit_counter[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|counter[16]     ; ADC_Manager:ADC_Manager1|counter[16]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; ADC_Manager:ADC_Manager1|counter[0]      ; ADC_Manager:ADC_Manager1|counter[0]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ADC_Manager:ADC_Manager1|bit_counter[1]  ; ADC_Manager:ADC_Manager1|bit_counter[1]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|bit_counter[17] ; ADC_Manager:ADC_Manager1|bit_counter[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|counter[17]     ; ADC_Manager:ADC_Manager1|counter[17]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|bit_counter[2]  ; ADC_Manager:ADC_Manager1|bit_counter[2]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|bit_counter[9]  ; ADC_Manager:ADC_Manager1|bit_counter[9]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|bit_counter[11] ; ADC_Manager:ADC_Manager1|bit_counter[11] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|bit_counter[18] ; ADC_Manager:ADC_Manager1|bit_counter[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|bit_counter[25] ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[18]     ; ADC_Manager:ADC_Manager1|counter[18]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[27]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|bit_counter[27] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[25]     ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|bit_counter[0]  ; ADC_Manager:ADC_Manager1|bit_counter[0]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|bit_counter[4]  ; ADC_Manager:ADC_Manager1|bit_counter[4]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|bit_counter[7]  ; ADC_Manager:ADC_Manager1|bit_counter[7]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|bit_counter[13] ; ADC_Manager:ADC_Manager1|bit_counter[13] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|bit_counter[14] ; ADC_Manager:ADC_Manager1|bit_counter[14] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|bit_counter[20] ; ADC_Manager:ADC_Manager1|bit_counter[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|bit_counter[23] ; ADC_Manager:ADC_Manager1|bit_counter[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[14]     ; ADC_Manager:ADC_Manager1|counter[14]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[29]     ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ADC_Manager:ADC_Manager1|counter[1]      ; ADC_Manager:ADC_Manager1|counter[1]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; ADC_Manager:ADC_Manager1|counter[2]      ; ADC_Manager:ADC_Manager1|counter[2]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; ADC_Manager:ADC_Manager1|counter[9]      ; ADC_Manager:ADC_Manager1|counter[9]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; ADC_Manager:ADC_Manager1|counter[11]     ; ADC_Manager:ADC_Manager1|counter[11]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; ADC_Manager:ADC_Manager1|bit_counter[15] ; ADC_Manager:ADC_Manager1|bit_counter[15] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|bit_counter[29] ; ADC_Manager:ADC_Manager1|bit_counter[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|bit_counter[30] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|counter[4]      ; ADC_Manager:ADC_Manager1|counter[4]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|counter[7]      ; ADC_Manager:ADC_Manager1|counter[7]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|counter[13]     ; ADC_Manager:ADC_Manager1|counter[13]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|counter[15]     ; ADC_Manager:ADC_Manager1|counter[15]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|counter[20]     ; ADC_Manager:ADC_Manager1|counter[20]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|counter[23]     ; ADC_Manager:ADC_Manager1|counter[23]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; ADC_Manager:ADC_Manager1|counter[30]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.516      ;
; 0.371 ; ADC_Manager:ADC_Manager1|bit_counter[19] ; ADC_Manager:ADC_Manager1|bit_counter[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|bit_counter[24] ; ADC_Manager:ADC_Manager1|bit_counter[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|bit_counter[26] ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[8]      ; ADC_Manager:ADC_Manager1|counter[8]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[19]     ; ADC_Manager:ADC_Manager1|counter[19]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|counter[26]     ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ADC_Manager:ADC_Manager1|bit_counter[5]  ; ADC_Manager:ADC_Manager1|bit_counter[5]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|bit_counter[6]  ; ADC_Manager:ADC_Manager1|bit_counter[6]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|bit_counter[12] ; ADC_Manager:ADC_Manager1|bit_counter[12] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|bit_counter[22] ; ADC_Manager:ADC_Manager1|bit_counter[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[5]      ; ADC_Manager:ADC_Manager1|counter[5]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[12]     ; ADC_Manager:ADC_Manager1|counter[12]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[21]     ; ADC_Manager:ADC_Manager1|counter[21]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[22]     ; ADC_Manager:ADC_Manager1|counter[22]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[28]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; ADC_Manager:ADC_Manager1|bit_counter[3]  ; ADC_Manager:ADC_Manager1|bit_counter[3]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ADC_Manager:ADC_Manager1|bit_counter[8]  ; ADC_Manager:ADC_Manager1|bit_counter[8]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ADC_Manager:ADC_Manager1|bit_counter[10] ; ADC_Manager:ADC_Manager1|bit_counter[10] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ADC_Manager:ADC_Manager1|counter[3]      ; ADC_Manager:ADC_Manager1|counter[3]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ADC_Manager:ADC_Manager1|counter[10]     ; ADC_Manager:ADC_Manager1|counter[10]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ADC_Manager:ADC_Manager1|counter[24]     ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; ADC_Manager:ADC_Manager1|bit_counter[21] ; ADC_Manager:ADC_Manager1|bit_counter[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; ADC_Manager:ADC_Manager1|bit_counter[28] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; ADC_Manager:ADC_Manager1|counter[6]      ; ADC_Manager:ADC_Manager1|counter[6]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.527      ;
; 0.493 ; ADC_Manager:ADC_Manager1|bit_counter[16] ; ADC_Manager:ADC_Manager1|bit_counter[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ADC_Manager:ADC_Manager1|counter[16]     ; ADC_Manager:ADC_Manager1|counter[17]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; ADC_Manager:ADC_Manager1|counter[0]      ; ADC_Manager:ADC_Manager1|counter[1]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; ADC_Manager:ADC_Manager1|bit_counter[1]  ; ADC_Manager:ADC_Manager1|bit_counter[2]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|bit_counter[17] ; ADC_Manager:ADC_Manager1|bit_counter[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|counter[17]     ; ADC_Manager:ADC_Manager1|counter[18]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; ADC_Manager:ADC_Manager1|bit_counter[18] ; ADC_Manager:ADC_Manager1|bit_counter[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|bit_counter[25] ; ADC_Manager:ADC_Manager1|bit_counter[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[18]     ; ADC_Manager:ADC_Manager1|counter[19]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[25]     ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|bit_counter[11] ; ADC_Manager:ADC_Manager1|bit_counter[12] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[27]     ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|bit_counter[2]  ; ADC_Manager:ADC_Manager1|bit_counter[3]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|bit_counter[9]  ; ADC_Manager:ADC_Manager1|bit_counter[10] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|bit_counter[27] ; ADC_Manager:ADC_Manager1|bit_counter[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ADC_Manager:ADC_Manager1|bit_counter[0]  ; ADC_Manager:ADC_Manager1|bit_counter[1]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|bit_counter[13] ; ADC_Manager:ADC_Manager1|bit_counter[14] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|bit_counter[14] ; ADC_Manager:ADC_Manager1|bit_counter[15] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[14]     ; ADC_Manager:ADC_Manager1|counter[15]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[29]     ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|bit_counter[4]  ; ADC_Manager:ADC_Manager1|bit_counter[5]  ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|bit_counter[20] ; ADC_Manager:ADC_Manager1|bit_counter[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; ADC_Manager:ADC_Manager1|counter[1]      ; ADC_Manager:ADC_Manager1|counter[2]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; ADC_Manager:ADC_Manager1|counter[11]     ; ADC_Manager:ADC_Manager1|counter[12]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; ADC_Manager:ADC_Manager1|counter[2]      ; ADC_Manager:ADC_Manager1|counter[3]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; ADC_Manager:ADC_Manager1|counter[9]      ; ADC_Manager:ADC_Manager1|counter[10]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; ADC_Manager:ADC_Manager1|bit_counter[30] ; ADC_Manager:ADC_Manager1|bit_counter[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; ADC_Manager:ADC_Manager1|counter[30]     ; ADC_Manager:ADC_Manager1|counter[31]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; ADC_Manager:ADC_Manager1|counter[13]     ; ADC_Manager:ADC_Manager1|counter[14]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; ADC_Manager:ADC_Manager1|bit_counter[29] ; ADC_Manager:ADC_Manager1|bit_counter[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; ADC_Manager:ADC_Manager1|counter[4]      ; ADC_Manager:ADC_Manager1|counter[5]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; ADC_Manager:ADC_Manager1|counter[20]     ; ADC_Manager:ADC_Manager1|counter[21]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.654      ;
; 0.511 ; ADC_Manager:ADC_Manager1|bit_counter[24] ; ADC_Manager:ADC_Manager1|bit_counter[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|counter[26]     ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|bit_counter[26] ; ADC_Manager:ADC_Manager1|bit_counter[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|bit_counter[19] ; ADC_Manager:ADC_Manager1|bit_counter[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
+-------+------------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|bit_counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out'                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out|regout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_clk_divider|clock_out~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|data_index[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.data|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.start|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; Rise       ; UART_Controller_1|uart_tx_1|tx_next_state.stop|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 2.257 ; 2.257 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 2.215 ; 2.215 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 2.072 ; 2.072 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 2.206 ; 2.206 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 2.079 ; 2.079 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 2.257 ; 2.257 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 2.193 ; 2.193 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 0.122 ; 0.122 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.010 ; 0.010 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 0.110  ; 0.110  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.095 ; -2.095 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -1.952 ; -1.952 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.086 ; -2.086 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -1.959 ; -1.959 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.137 ; -2.137 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -2.073 ; -2.073 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -0.002 ; -0.002 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.110  ; 0.110  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.487 ; 3.487 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.477 ; 3.477 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.487 ; 3.487 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.475 ; 3.475 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.468 ; 3.468 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.473 ; 3.473 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.332 ; 3.332 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 3.390 ; 3.390 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.817 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.817 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.332 ; 3.332 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.477 ; 3.477 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.487 ; 3.487 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.475 ; 3.475 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.468 ; 3.468 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.473 ; 3.473 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.332 ; 3.332 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 3.390 ; 3.390 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.817 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.817 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+-----------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                       ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -25.050    ; -1.264 ; N/A      ; N/A     ; -2.567              ;
;  CLK                                                                        ; -25.050    ; -0.024 ; N/A      ; N/A     ; -2.567              ;
;  Clock_divider:clock_divider1|clock_out                                     ; -3.803     ; 0.243  ; N/A      ; N/A     ; -0.742              ;
;  UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -2.081     ; -1.264 ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                                                             ; -15729.098 ; -7.674 ; 0.0      ; 0.0     ; -11093.785          ;
;  CLK                                                                        ; -14799.631 ; -2.132 ; N/A      ; N/A     ; -10228.613          ;
;  Clock_divider:clock_divider1|clock_out                                     ; -916.730   ; 0.000  ; N/A      ; N/A     ; -854.784            ;
;  UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; -12.737    ; -6.494 ; N/A      ; N/A     ; -10.388             ;
+-----------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 4.634 ; 4.634 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 4.612 ; 4.612 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 4.134 ; 4.134 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 4.595 ; 4.595 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 4.143 ; 4.143 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.634 ; 4.634 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.586 ; 4.586 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 0.936 ; 0.936 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.797 ; 0.797 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 0.110  ; 0.110  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.095 ; -2.095 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -1.952 ; -1.952 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.086 ; -2.086 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -1.959 ; -1.959 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.137 ; -2.137 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -2.073 ; -2.073 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -0.002 ; -0.002 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.110  ; 0.110  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.537 ; 7.537 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 7.298 ; 7.298 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 7.315 ; 7.315 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.296 ; 7.296 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 7.290 ; 7.290 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.537 ; 7.537 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 7.116 ; 7.116 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 7.240 ; 7.240 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.183 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.183 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.332 ; 3.332 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.477 ; 3.477 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.487 ; 3.487 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.475 ; 3.475 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.468 ; 3.468 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.473 ; 3.473 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.332 ; 3.332 ; Rise       ; CLK                                    ;
; UART_TX      ; CLK                                    ; 3.390 ; 3.390 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.817 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.817 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; CLK                                                                        ; CLK                                                                        ; 1084802472 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; CLK                                                                        ; 928        ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; CLK                                                                        ; 4          ; 0        ; 0        ; 0        ;
; CLK                                                                        ; Clock_divider:clock_divider1|clock_out                                     ; 632        ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; Clock_divider:clock_divider1|clock_out                                     ; 1120       ; 0        ; 0        ; 0        ;
; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 24         ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 46         ; 12       ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; CLK                                                                        ; CLK                                                                        ; 1084802472 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; CLK                                                                        ; 928        ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; CLK                                                                        ; 4          ; 0        ; 0        ; 0        ;
; CLK                                                                        ; Clock_divider:clock_divider1|clock_out                                     ; 632        ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out                                     ; Clock_divider:clock_divider1|clock_out                                     ; 1120       ; 0        ; 0        ; 0        ;
; CLK                                                                        ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 24         ; 0        ; 0        ; 0        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; 46         ; 12       ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 21 19:58:22 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uni_Projektas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name Clock_divider:clock_divider1|clock_out Clock_divider:clock_divider1|clock_out
    Info (332105): create_clock -period 1.000 -name UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -25.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -25.050    -14799.631 CLK 
    Info (332119):    -3.803      -916.730 Clock_divider:clock_divider1|clock_out 
    Info (332119):    -2.081       -12.737 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
Info (332146): Worst-case hold slack is -1.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.264        -6.494 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.753         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567    -10228.613 CLK 
    Info (332119):    -0.742      -854.784 Clock_divider:clock_divider1|clock_out 
    Info (332119):    -0.742       -10.388 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.101
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.101     -4333.763 CLK 
    Info (332119):    -0.840       -49.303 Clock_divider:clock_divider1|clock_out 
    Info (332119):    -0.111        -0.169 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
Info (332146): Worst-case hold slack is -0.905
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.905        -5.542 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
    Info (332119):    -0.024        -2.132 CLK 
    Info (332119):     0.243         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -7784.380 CLK 
    Info (332119):    -0.500      -576.000 Clock_divider:clock_divider1|clock_out 
    Info (332119):    -0.500        -7.000 UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4578 megabytes
    Info: Processing ended: Sat Jan 21 19:58:24 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


