

Implementation tool: Xilinx Vivado v.2019.1
Project:             integerize_convolution
Solution:            solution2
Device target:       xc7a35t-cpg236-1
Report date:         Wed Apr 27 12:20:31 +0530 2022

#=== Post-Implementation Resource usage ===
SLICE:          152
LUT:            377
FF:             517
DSP:              4
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.629
CP achieved post-implementation:    6.261
Timing met
