<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PCIE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/ILA_readme.txt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="par_trigger.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="par_trigger.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="xilinx_pcie_2_1_ep_7x.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="xilinx_pcie_2_1_ep_7x.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="xilinx_pcie_2_1_ep_7x.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="xilinx_pcie_2_1_ep_7x.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="xilinx_pcie_2_1_ep_7x.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pcie_2_1_ep_7x.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="xilinx_pcie_2_1_ep_7x.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="xilinx_pcie_2_1_ep_7x.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="xilinx_pcie_2_1_ep_7x.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="xilinx_pcie_2_1_ep_7x.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="xilinx_pcie_2_1_ep_7x.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xilinx_pcie_2_1_ep_7x.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="xilinx_pcie_2_1_ep_7x.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="xilinx_pcie_2_1_ep_7x.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="xilinx_pcie_2_1_ep_7x.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="xilinx_pcie_2_1_ep_7x.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="xilinx_pcie_2_1_ep_7x.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xilinx_pcie_2_1_ep_7x_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pcie_2_1_ep_7x_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pcie_2_1_ep_7x_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="xilinx_pcie_2_1_ep_7x_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_2_1_ep_7x_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_2_1_ep_7x_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_2_1_ep_7x_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xilinx_pcie_2_1_ep_7x_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="xilinx_pcie_2_1_ep_7x_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="xilinx_pcie_2_1_ep_7x_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_2_1_ep_7x_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1413326257" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1413326257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413326257" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2534496716846183147" xil_pn:start_ts="1413326257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1413326258" xil_pn:in_ck="-5813799228323932657" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7471394196291402942" xil_pn:start_ts="1413326257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ICON.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ICON.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ILA.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ILA.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dpram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dpram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1413326258" xil_pn:in_ck="3909899080395041675" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1413326258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413326258" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2936417483904336375" xil_pn:start_ts="1413326258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413326258" xil_pn:in_ck="3909899080395041675" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-313773099461494508" xil_pn:start_ts="1413326258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1413326258" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2664880017397113140" xil_pn:start_ts="1413326258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1420762386" xil_pn:in_ck="4606574853532880328" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3505941900745056783" xil_pn:start_ts="1420762319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x.lso"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x.ngc"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x.ngr"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x.prj"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x.stx"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x.syr"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x.xst"/>
      <outfile xil_pn:name="xilinx_pcie_2_1_ep_7x_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1413326335" xil_pn:in_ck="-860066993192956154" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7830823963578525108" xil_pn:start_ts="1413326335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1420656463" xil_pn:in_ck="-6123240843240336046" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6053525645908178584" xil_pn:start_ts="1420656438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1420656589" xil_pn:in_ck="-8057348252978059412" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="4850419179200055943" xil_pn:start_ts="1420656463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1420656697" xil_pn:in_ck="-1960824506084520827" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-753327474312324658" xil_pn:start_ts="1420656589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1420656760" xil_pn:in_ck="6876898687123965218" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1420656697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1414909694" xil_pn:in_ck="6876898687123952364" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-6053525645908178584" xil_pn:start_ts="1414909694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1420656697" xil_pn:in_ck="-8057348252978059544" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1420656679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
