#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Dec 28 14:05:19 2023
# Process ID: 9521
# Current directory: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1
# Command line: vivado -log design_1_util_ds_buf_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_ds_buf_0.tcl
# Log file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/design_1_util_ds_buf_0.vds
# Journal file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_util_ds_buf_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_ip_maker'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_util_ds_buf_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9851
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.289 ; gain = 175.684 ; free physical = 15251 ; free virtual = 39501
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/synth/design_1_util_ds_buf_0.vhd:65]
	Parameter C_BUF_TYPE bound to: ibufdsgte4 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/synth/design_1_util_ds_buf_0.vhd:187]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:226]
	Parameter C_BUF_TYPE bound to: ibufdsgte4 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'IBUFDS_GTE4_I' to cell 'IBUFDS_GTE4' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:317]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_0' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/synth/design_1_util_ds_buf_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3223.195 ; gain = 220.590 ; free physical = 15229 ; free virtual = 39480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3241.008 ; gain = 238.402 ; free physical = 15681 ; free virtual = 39932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3241.008 ; gain = 238.402 ; free physical = 15679 ; free virtual = 39930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.945 ; gain = 0.000 ; free physical = 15376 ; free virtual = 39626
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc] for cell 'U0'
WARNING: [Constraints 18-619] A clock with name 'IBUF_DS_P[0]' already exists, overwriting the previous clock with the same name. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc:4]
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc] for cell 'U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3350.633 ; gain = 0.000 ; free physical = 15871 ; free virtual = 40156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3353.602 ; gain = 2.969 ; free physical = 15871 ; free virtual = 40156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.602 ; gain = 350.996 ; free physical = 16090 ; free virtual = 40410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.602 ; gain = 350.996 ; free physical = 16088 ; free virtual = 40410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for IBUF_DS_N[0]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for IBUF_DS_P[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.602 ; gain = 350.996 ; free physical = 16082 ; free virtual = 40408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.602 ; gain = 350.996 ; free physical = 16013 ; free virtual = 40368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3353.602 ; gain = 350.996 ; free physical = 15662 ; free virtual = 40020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'IBUF_DS_P[0]'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3702.125 ; gain = 699.520 ; free physical = 13987 ; free virtual = 38260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3702.125 ; gain = 699.520 ; free physical = 13989 ; free virtual = 38262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3721.156 ; gain = 718.551 ; free physical = 13981 ; free virtual = 38254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.094 ; gain = 724.488 ; free physical = 13581 ; free virtual = 37854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.094 ; gain = 724.488 ; free physical = 13581 ; free virtual = 37854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.094 ; gain = 724.488 ; free physical = 13580 ; free virtual = 37853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.094 ; gain = 724.488 ; free physical = 13579 ; free virtual = 37852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.094 ; gain = 724.488 ; free physical = 13578 ; free virtual = 37852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.094 ; gain = 724.488 ; free physical = 13577 ; free virtual = 37851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |IBUFDS_GTE4 |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.094 ; gain = 724.488 ; free physical = 13577 ; free virtual = 37851
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3727.094 ; gain = 611.895 ; free physical = 13600 ; free virtual = 37873
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.102 ; gain = 724.488 ; free physical = 13600 ; free virtual = 37873
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3727.102 ; gain = 0.000 ; free physical = 13590 ; free virtual = 37863
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3798.477 ; gain = 0.000 ; free physical = 13434 ; free virtual = 37707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3798.477 ; gain = 1451.234 ; free physical = 13556 ; free virtual = 37833
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/design_1_util_ds_buf_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_util_ds_buf_0, cache-ID = 5e4f650d5878b8b3
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/design_1_util_ds_buf_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_util_ds_buf_0_utilization_synth.rpt -pb design_1_util_ds_buf_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 14:05:56 2023...
