# do modelsim_shell.do
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work work 
# Modifying D:\Codes\Xilinx\APP\VivadoCompiledLib\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 01:24:50 on May 23,2024
# vlog -f vlog.f 
# -- Compiling package uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module router
# -- Compiling package Top_sv_unit
# -- Importing package uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface dut_interface
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 01:24:50 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -f vsim.f 
# Start time: 01:24:50 on May 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.Top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.Top(fast)
# Loading work.dut_interface(fast)
# Loading work.router(fast)
# Loading work.dut_interface(fast)
# Loading .\../uvm-1.1d/win64/uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test Test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# uvm_test_top: (Test@448) {
#   compEnv: (CompEnv@460) {
#     compAgtMstr: (CompAgtMstr@468) {
#       compDrv: (CompDrvNew@600) {
#         rsp_port: (uvm_analysis_port@617) @617 
#         seq_item_port: (uvm_seq_item_pull_port@608) @608 
#       }
#       compMon: (CompMon@626) @626 
#       compSeqr: (uvm_sequencer@477) {
#         rsp_export: (uvm_analysis_export@485) @485 
#         seq_item_export: (uvm_seq_item_pull_imp@591) @591 
#         arbitration_queue: - 
#         lock_queue: - 
#         num_last_reqs: 'd1 
#         num_last_rsps: 'd1 
#       }
#     }
#   }
# }
# 
# UVM_INFO ../../user/sim_uvm/agent/CompDrvNew.sv(16) @ 0: uvm_test_top.compEnv.compAgtMstr.compDrv [CompDrvNew] DBG: Override pre_reset_phase
# UVM_INFO ../../user/sim_uvm/agent/CompDrv.sv(26) @ 0: uvm_test_top.compEnv.compAgtMstr.compDrv [DRV_RUN_PHASE] 
# ---------------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                          
# ---------------------------------------------------------------------------------------------------
# req                            MySeqItem_da3  -     @646                                           
#   src_addr                     integral       4     'h0                                            
#   dst_addr                     integral       4     'h6                                            
#   payload                      da(integral)   3     -                                              
#     [0]                        integral       8     'he4                                           
#     [1]                        integral       8     'h3f                                           
#     [2]                        integral       8     'h39                                           
#   begin_time                   time           64    0                                              
#   depth                        int            32    'd2                                            
#   parent sequence (name)       string         5     MySeq                                          
#   parent sequence (full name)  string         47    uvm_test_top.compEnv.compAgtMstr.compSeqr.MySeq
#   sequencer                    string         41    uvm_test_top.compEnv.compAgtMstr.compSeqr      
# ---------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../../user/sim_uvm/agent/CompDrv.sv(26) @ 100: uvm_test_top.compEnv.compAgtMstr.compDrv [DRV_RUN_PHASE] 
# ---------------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                          
# ---------------------------------------------------------------------------------------------------
# req                            MySeqItem_da3  -     @675                                           
#   src_addr                     integral       4     'h1                                            
#   dst_addr                     integral       4     'h6                                            
#   payload                      da(integral)   4     -                                              
#     [0]                        integral       8     'h98                                           
#     [1]                        integral       8     'h3f                                           
#     [2]                        integral       8     'ha                                            
#     [3]                        integral       8     'he6                                           
#   begin_time                   time           64    100                                            
#   depth                        int            32    'd2                                            
#   parent sequence (name)       string         5     MySeq                                          
#   parent sequence (full name)  string         47    uvm_test_top.compEnv.compAgtMstr.compSeqr.MySeq
#   sequencer                    string         41    uvm_test_top.compEnv.compAgtMstr.compSeqr      
# ---------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../../user/sim_uvm/agent/CompDrv.sv(26) @ 200: uvm_test_top.compEnv.compAgtMstr.compDrv [DRV_RUN_PHASE] 
# ---------------------------------------------------------------------------------------------------
# Name                           Type           Size  Value                                          
# ---------------------------------------------------------------------------------------------------
# req                            MySeqItem_da3  -     @679                                           
#   src_addr                     integral       4     'hb                                            
#   dst_addr                     integral       4     'h6                                            
#   payload                      da(integral)   4     -                                              
#     [0]                        integral       8     'h7c                                           
#     [1]                        integral       8     'hd3                                           
#     [2]                        integral       8     'ha2                                           
#     [3]                        integral       8     'h3                                            
#   begin_time                   time           64    200                                            
#   depth                        int            32    'd2                                            
#   parent sequence (name)       string         5     MySeq                                          
#   parent sequence (full name)  string         47    uvm_test_top.compEnv.compAgtMstr.compSeqr.MySeq
#   sequencer                    string         41    uvm_test_top.compEnv.compAgtMstr.compSeqr      
# ---------------------------------------------------------------------------------------------------
# 
# UVM_INFO ../uvm-1.1d/src/base/uvm_objection.svh(1267) @ 400: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
#### Factory Configuration (*)
# 
# Instance Overrides:
# 
#   Requested Type  Override Path                                Override Type
#   --------------  -------------------------------------------  -------------
#   CompDrv         uvm_test_top.compEnv.compAgtMstr.*           CompDrvNew
#   MySeqItem       uvm_test_top.compEnv.compAgtMstr.compSeqr.*  MySeqItem_da3
# 
# No type overrides are registered with this factory
# 
# All types registered with the factory: 46 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   CompAgtMstr
#   CompDrv
#   CompDrvNew
#   CompEnv
#   CompMon
#   MySeq
#   MySeqItem
#   MySeqItem_da3
#   Test
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CompDrvNew]     1
# [DRV_RUN_PHASE]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : ../uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 400 ns  Iteration: 62  Instance: /Top
# End time: 01:24:52 on May 23,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
