<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Saipritha Kadam – Digital IC Design Engineer</title>
  <style>
    body {
      font-family: "Segoe UI", sans-serif;
      margin: 0;
      background: #fff;
      color: #222;
    }
    header {
      background: #003366;
      color: white;
      padding: 2rem;
      text-align: center;
    }
    nav {
      background: #eee;
      display: flex;
      justify-content: center;
      padding: 0.5rem;
    }
    nav a {
      margin: 0 1rem;
      text-decoration: none;
      color: #003366;
      font-weight: bold;
    }
    section {
      padding: 2rem;
      max-width: 900px;
      margin: auto;
    }
    h2 {
      color: #003366;
      border-bottom: 2px solid #eee;
    }
    footer {
      background: #f2f2f2;
      text-align: center;
      padding: 1rem;
      font-size: 0.9rem;
    }
  </style>
</head>
<body>

<header>
  <h1>Saipritha Kadam</h1>
  <p>Designing Tomorrow: Silicon Stories by Saipritha</p>
  <p>Email: skadam19@asu.edu | +1 (602) 849-4801 | 
    <a href="https://linkedin.com/in/saipritha-kadam-a0a5441bb" style="color:#aaddff">LinkedIn</a>
  </p>
</header>

<nav>
  <a href="#education">Education</a>
  <a href="#experience">Experience</a>
  <a href="#projects">Projects</a>
  <a href="#volunteer">Volunteer</a>
  <a href="#contact">Contact</a>
</nav>

<section id="education">
  <h2>Education</h2>
  <ul>
    <li><strong>M.S.E., Electrical Engineering</strong> – Arizona State University (2026)</li>
    <li><strong>B.E., Electronics and Communication</strong> – Jain College of Engineering (2022)</li>
    <li><strong>Diploma</strong> – Electronics and Communication Engineering</li>
  </ul>
</section>

<section id="experience">
  <h2>Experience</h2>
  <p><strong>Graduate Service Assistant – ASU</strong></p>
  <ul>
    <li>Course Support: Digital Logic, SoC Design, RTL & UVM Verification</li>
    <li>Mentored 100+ students in timing closure, waveform debug, and synthesis</li>
  </ul>
  <p><strong>Intern – Emertxe Technologies</strong></p>
  <ul>
    <li>Developed UART, SPI, I2C drivers with FreeRTOS</li>
    <li>Built event logger for automotive black box with crash persistence</li>
  </ul>
</section>

<section id="projects">
  <h2>Projects</h2>

  <h3>VLSI Digital Design</h3>
  <ul>
    <li>GCN Hardware Accelerator – RTL-to-GDSII flow, 7nm, PrimeTime verified</li>
    <li>2-bit Mirror Adder – Full ASIC flow, STA, SPICE power/timing validation</li>
  </ul>

  <h3>Embedded and Software</h3>
  <ul>
    <li>Car Black Box Logger – Event capture using RTC, EEPROM, LCD on PIC</li>
  </ul>

  <h3>Analog Design</h3>
  <ul>
    <li>LDO Regulator – Spectre-based PSRR, line regulation, and transient sim</li>
  </ul>

  <h3>Silicon Stories</h3>
  <ul>
    <li>Technical blog space (coming soon) — Deep dives into RTL design, timing closure, physical-aware layout</li>
  </ul>
</section>

<section id="volunteer">
  <h2>Volunteer</h2>
  <p>Assisted Digital IC labs at Jain College with Verilog simulation, RTL synthesis, and tool setup.</p>
</section>

<section id="contact">
  <h2>Contact</h2>
  <p>Email: <a href="mailto:skadam19@asu.edu">skadam19@asu.edu</a></p>
  <p>Open to full-time roles in: Digital Design | Physical Design | ASIC | SoC Verification</p>
</section>

<footer>
  &copy; 2025 Saipritha Kadam — Built with ❤️ for the silicon world
</footer>

</body>
</html>
