# post sim
# Source File
../syn/dc/work/RISC_CPU.v

# Testbench
../bench/tb_RISC_CPU.v
../bench/addr_decoder.v
../bench/memory.v
