# NTPU-FPGA-StudyCase
This GitHub project documents the course content of " 可程式化邏輯閘陣列系統設計 -- FPGA System Design," taught by Professor 白宏達, as well as the thought processes and explanations involved in completing 12 assignments and the Final Project.

# Course Description & Homework Explanations + Code (in Chinese)

|Course Description|Homework Explanations + Code|
|---|---|
|[Module 1 Gate-level Combinational Circuit](https://github.com/bsbacon0966/NTPU-FPGA-StudyCase/blob/main/Course_Description/Module%201%20Gate-level%20Combinational%20Circuit.md)|[HW1](https://github.com/bsbacon0966/NTPU-FPGA-StudyCase/tree/main/HomeWork/HW1) & [HW2](https://github.com/bsbacon0966/NTPU-FPGA-StudyCase/tree/main/HomeWork/HW2)|
|[Module 2 Overview of FPGA](https://github.com/bsbacon0966/NTPU-FPGA-StudyCase/blob/main/Course_Description/Module%202%20Overview%20of%20FPGA.md)|XX|
|[Module 3 RT-Level Combinational Circuit](https://github.com/bsbacon0966/NTPU-FPGA-StudyCase/blob/main/Course_Description/Module%203%20RT-Level%20Combinational%20Circuit.md)|[HW3](https://github.com/bsbacon0966/NTPU-FPGA-StudyCase/tree/main/HomeWork/HW3) & [HW4](https://github.com/bsbacon0966/NTPU-FPGA-StudyCase/tree/main/HomeWork/HW4)|
|[Module 4 Regular Sequential Circuit]()|[HW5]()|
|[Module 5 Finite-State Machine]()|[HW6]()|
|[Module 6 FSM with Data Path]()|[HW7]() & [HW8]()|
|[Module 7 Embedded Memory]()|[HW9]() & [HW10]()|
|[Module 8 UART]()|[HW11]()|
|[Module 9 VGA Controller]()|[HW12]()|
|Final Project Time|[Final Project]()|

