Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Jan 14 20:57:24 2024
| Host              : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing -file hdl_32_1_1_2/timing.post_pr.txt
| Design            : fullSysGen
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 stealSide/virtualStealServers_0/fifoTailReg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            stealSide/virtualStealServers_0/rPause_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.025ns (29.301%)  route 2.473ns (70.699%))
  Logic Levels:           17  (CARRY8=12 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 6.762 - 4.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=46293, unset)        3.145     3.145    stealSide/virtualStealServers_0/clock
    SLICE_X74Y378        FDRE                                         r  stealSide/virtualStealServers_0/fifoTailReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y378        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.222 r  stealSide/virtualStealServers_0/fifoTailReg_reg[22]/Q
                         net (fo=14, routed)          0.495     3.717    stealSide/virtualStealServers_0/_io_write_address_bits_T[27]
    SLICE_X81Y376        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.805 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_150/O
                         net (fo=1, routed)           0.025     3.830    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_150_n_0
    SLICE_X81Y376        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.993 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_89/CO[7]
                         net (fo=1, routed)           0.026     4.019    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_89_n_0
    SLICE_X81Y377        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.034 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_33/CO[7]
                         net (fo=1, routed)           0.026     4.060    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_33_n_0
    SLICE_X81Y378        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.082 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_8/CO[7]
                         net (fo=151, routed)         0.313     4.396    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_8_n_0
    SLICE_X82Y376        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.486 r  stealSide/virtualStealServers_0/lengthHistroy[4]_i_1/O
                         net (fo=2, routed)           0.117     4.603    stealSide/virtualStealServers_0/lengthHistroy[4]_i_1_n_0
    SLICE_X82Y377        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     4.720 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_177/CO[7]
                         net (fo=1, routed)           0.026     4.746    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_177_n_0
    SLICE_X82Y378        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.761 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_160/CO[7]
                         net (fo=1, routed)           0.026     4.787    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_160_n_0
    SLICE_X82Y379        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.802 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_142/CO[7]
                         net (fo=1, routed)           0.026     4.828    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_142_n_0
    SLICE_X82Y380        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.895 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_124/O[2]
                         net (fo=1, routed)           0.268     5.163    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_124_n_13
    SLICE_X80Y379        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     5.212 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_118/O
                         net (fo=1, routed)           0.011     5.223    stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_118_n_0
    SLICE_X80Y379        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.378 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_97/CO[7]
                         net (fo=1, routed)           0.026     5.404    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_97_n_0
    SLICE_X80Y380        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.419 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_74/CO[7]
                         net (fo=1, routed)           0.026     5.445    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_74_n_0
    SLICE_X80Y381        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.460 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_47/CO[7]
                         net (fo=1, routed)           0.026     5.486    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_47_n_0
    SLICE_X80Y382        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.501 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.527    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_20_n_0
    SLICE_X80Y383        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.549 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_5/CO[7]
                         net (fo=69, routed)          0.350     5.899    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_5_n_0
    SLICE_X80Y374        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.934 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[5]_i_2__31/O
                         net (fo=9, routed)           0.149     6.083    stealSide/virtualStealServers_0/wrReqData__deq/rPause_reg[7]_1
    SLICE_X79Y374        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.133 r  stealSide/virtualStealServers_0/wrReqData__deq/rPause[47]_i_1/O
                         net (fo=8, routed)           0.510     6.643    stealSide/virtualStealServers_0/wrReqData__deq_n_75
    SLICE_X78Y389        FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clock (IN)
                         net (fo=46293, unset)        2.762     6.762    stealSide/virtualStealServers_0/clock
    SLICE_X78Y389        FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[47]/C
                         clock pessimism              0.253     7.015    
                         clock uncertainty           -0.035     6.979    
    SLICE_X78Y389        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.919    stealSide/virtualStealServers_0/rPause_reg[47]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  0.276    




