# This SVD is a copy+paste of l4x2's.
_svd: ../svd/stm32l412.svd

# This module is the same as l4x2, but with the RTC peripheral from L5 and G4.
# Applies to L412 and L422 MCUs. Note that the RM (RM0394) includes two separate
# RTC chapters: One that applies to L41x and L42x (Chapter 34), and one that
# applies to the rest. (Chapter 36). This module includes the Chapter 34 RTC setup.

# TR, DR, PRER, WPR, TSSSR, SHIFTR, TSTR, TSDR, ALRMASSR,registers unchanged.
# old CR at new address, and some fields added
# WUTR has an additional WUTOCLR field.
# CR has additional fields.
# CALR, SSR, SHIFTR, ALRMAR and ALRMBR, ALRMASSR, ALRMBSSR at a diff address.
# CALR has an added field.
# ISR, TAMPCR, OR, BKP0R, and BKP31R removed.
# SCR, MISR, SR, ICSR added

RTC:
  _delete:
    - ISR
    - TAMPCR
    - OR
    - BKP*R

  _modify:
    SSR:
      addressOffset: 0x08

    CR:
      addressOffset: 0x18

    CALR:
      addressOffset: 0x28

    SHIFTR:
      addressOffset: 0x2c

    ALRMAR:
      addressOffset: 0x40

    ALRMBR:
      addressOffset: 0x48

    ALRMBSSR:
      addressOffset: 0x4c

  WUTR:
    _add:
        WUTOCLR:
          description: Wakeup auto-reload output clear value
          bitOffset: 16
          bitWidth: 16
          access: read-write

  CALR:
    _add:
      LPCAL:
        description: Calibration low-power mode
        bitOffset: 12
        bitWidth: 1
        access: read-write

  CR:
    _add:
      TAMPTS:
        description: Activate timestamp on tamper detection event
        bitOffset: 25
        bitWidth: 1
        access: read-write
      TAMPOE:
        description: Tamper detection output enable on TAMPALRM
        bitOffset: 26
        bitWidth: 1
        access: read-write
      TAMPALRM_PU:
        description: TAMPALRM pull-up enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
      TAMPALRM_TYPE:
        description: TAMPALRM output type
        bitOffset: 30
        bitWidth: 1
        access: read-write
      OUT2EN:
        description: RTC_OUT2 output enable
        bitOffset: 31
        bitWidth: 1
        access: read-write

  _add:
    ICSR:
      description: RTC initialization control and status register
      addressOffset: 0x0c
      size: 0x20
      access: read-write
      resetValue: 0x00000007
      fields:
        WUTWF:
          description: Wakeup timer write flag
          bitOffset: 2
          bitWidth: 1
          access: read-only
        SHPF:
          description: Shift operation pending
          bitOffset: 3
          bitWidth: 1
          access: read-only
        INITS:
          description: Initialization status flag
          bitOffset: 4
          bitWidth: 1
          access: read-only
        RSF:
          description: Registers synchronization flag
          bitOffset: 5
          bitWidth: 1
        INITF:
          description: Initialization flag
          bitOffset: 6
          bitWidth: 1
          access: read-only
        INIT:
          description: Initialization mode
          bitOffset: 7
          bitWidth: 1
        RECALPF:
          description: Recalibration pending Flag
          bitOffset: 16
          bitWidth: 1
          access: read-only

    SR:
      description: RTC status register
      addressOffset: 0x50
      size: 0x20
      access: read-only
      resetValue: 0x00000000
      fields:
        ALRAF:
          description: Alarm A flag
          bitOffset: 0
          bitWidth: 1
        ALRBF:
          description: Alarm B flag
          bitOffset: 1
          bitWidth: 1
        WUTF:
          description: Wakeup timer flag
          bitOffset: 2
          bitWidth: 1
        TSF:
          description: Timestamp flag
          bitOffset: 3
          bitWidth: 1
        TSOVF:
          description: Timestamp overflow flag
          bitOffset: 4
          bitWidth: 1
        ITSF:
          description: Internal timestamp flag
          bitOffset: 5
          bitWidth: 1

    MISR:
      description: RTC masked interrupt status register
      addressOffset: 0x54
      size: 0x20
      access: read-only
      resetValue: 0x00000000
      fields:
        ALRAMF:
          description: Alarm A masked flag
          bitOffset: 0
          bitWidth: 1
        ALRBMF:
          description: Alarm B masked flag
          bitOffset: 1
          bitWidth: 1
        WUTMF:
          description: Wakeup timer masked flag
          bitOffset: 2
          bitWidth: 1
        TSMF:
          description: Timestamp masked flag
          bitOffset: 3
          bitWidth: 1
        TSOVMF:
          description: Timestamp overflow masked flag
          bitOffset: 4
          bitWidth: 1
        ITSMF:
          description: Internal timestamp masked flag
          bitOffset: 5
          bitWidth: 1

    SCR:
      description: RTC status clear register
      addressOffset: 0x5c
      size: 0x20
      access: write-only
      resetValue: 0x00000000
      fields:
        CALRAF:
          description: Clear alarm A flag
          bitOffset: 0
          bitWidth: 1
        CALRBF:
          description: Clear alarm B flag
          bitOffset: 1
          bitWidth: 1
        CWUTF:
          description: Clear wakeup timer flag
          bitOffset: 2
          bitWidth: 1
        CTSF:
          description: Clear timestamp flag
          bitOffset: 3
          bitWidth: 1
        CTSOVF:
          description: Clear timestamp overflow flag
          bitOffset: 4
          bitWidth: 1
        CITSF:
          description: Clear internal timestamp flag
          bitOffset: 5
          bitWidth: 1

MPU:
  _strip:
    - "MPU_"

# Most of the other patches for this device are common with the L4x2 device.
_include:
 - common_patches/stm32l4x2_l412.yaml
 - ../peripherals/fw/fw_l0_l4.yaml
