var pairs =
{
"syn_force_pads":{"hdl":1,"attribute":1,"object":1,"string":1,"dataz":1}
,"hdl":{"attribute":1}
,"attribute":{"prevents":1,"supported":1,"unused":1,"port":1,"preserve":1,"synthesis":1,"syn_force_pads":1}
,"prevents":{"unused":1}
,"unused":{"ports":1,"port":1,"input":1}
,"ports":{"optimized":1,"drive":1,"insert":1,"instead":1}
,"optimized":{"away":1}
,"away":{"allow":1,"regardless":1}
,"allow":{"pad":1}
,"pad":{"insertion":1}
,"insertion":{"unused":1,"globally":1,"individual":1,"port":1}
,"port":{"attribute":1,"dataz":1,"declaration":1,"syn_force_pads":1,"value":1,"dataout":1}
,"supported":{"global":1,"rtl":1}
,"global":{"level":1,"use_io_insertion":1,"setting":1}
,"level":{"instead":1}
,"instead":{"use_io_insertion":1,"converting":1}
,"use_io_insertion":{"option":1,"global":1}
,"option":{"control":1,"setting":1}
,"control":{"insertion":1}
,"rtl":{"override":1,"multp9x9":1}
,"override":{"global":1}
,"setting":{"given":1}
,"given":{"input":1}
,"input":{"output":1,"port":1,"dsize:0":1,"dsize-1:0":1,"clk":1,"ports":1}
,"output":{"bidir":1,"osize-1:0":1,"pads":1}
,"bidir":{"port":1}
,"example":{"following":1}
,"following":{"verilog":1}
,"verilog":{"file":1,"syntax":1,"example":1}
,"file":{"syn_force_pads":1}
,"dataz":{"optimized":1,"clk":1,"synthesis":1,"std_logic_vector":1,"signal":1}
,"regardless":{"use_io_insertion":1}
,"object":{"synthesis":1,"port":1,"objecttype":1}
,"synthesis":{"syn_force_pads":1,"design":1}
,"define":{"dsize":1,"osize":1}
,"module":{"multp9x9":1}
,"multp9x9":{"dataout":1}
,"dataout":{"dataax":1,"dataout_tmp":1,"std_logic_vector":1,"others":1}
,"dataax":{"dataay":1}
,"dataay":{"dataz":1,"std_logic_vector":1}
,"clk":{"rst":1,"posedge":1}
,"osize-1:0":{"dataout":1,"dataout_tmp":1}
,"dsize:0":{"dataz":1}
,"dsize-1:0":{"dataax":1,"dataax_reg":1}
,"reg":{"dsize-1:0":1,"osize-1:0":1}
,"dataax_reg":{"dataay_reg":1,"dataax":1,"others":1}
,"wire":{"osize-1:0":1}
,"assign":{"dataout_tmp":1}
,"dataout_tmp":{"dataax_reg":1,"std_logic_vector":1}
,"always":{"posedge":1}
,"posedge":{"clk":1,"rst":1}
,"else":{"\u0027b1":1}
,"dataay_reg":{"dataay":1,"std_logic_vector":1,"others":1}
,"force":{"pads":1,"pad":1}
,"pads":{"inserted":1,"insert":1,"unconnected":1,"bi-directional":1}
,"inserted":{"input":1}
,"drive":{"logic":1}
,"logic":{"follow":1}
,"follow":{"guidelines":1}
,"guidelines":{"below":1}
,"individual":{"port":1}
,"value":{"disable":1}
,"disable":{"insertion":1}
,"enable":{"attribute":1}
,"preserve":{"user-instantiated":1}
,"user-instantiated":{"pads":1}
,"insert":{"pads":1,"bi-directional":1,"output":1}
,"unconnected":{"ports":1,"outputs":1,"buffers":1}
,"bi-directional":{"pads":1,"ports":1}
,"converting":{"input":1}
,"design":{"optimizes":1}
,"optimizes":{"unconnected":1}
,"buffers":{"away":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"true":1}
,"true":{"false":1}
,"library":{"ieee":1}
,"entity":{"multp9x9":1}
,"std_logic_vector":{"downto":1}
,"rst":{"std_logic":1}
,"signal":{"true":1,"dataax_reg":1,"dataout_tmp":1}
,"end":{"multp9x9":1,"process":1,"rtl":1}
,"architecture":{"rtl":1}
,"process":{"clk":1}
,"elsif":{"clk\u0027event":1}
,"clk\u0027event":{"clk":1}
}
;Search.control.loadWordPairs(pairs);
