$date
	Tue Nov 19 18:38:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_control_tb $end
$var wire 1 ! valid $end
$var wire 8 " numero2 [7:0] $end
$var wire 8 # numero1 [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % dat_ready $end
$var reg 4 & dato [3:0] $end
$var reg 1 ' rst $end
$var reg 1 ( signo $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % dat_ready $end
$var wire 4 ) dato [3:0] $end
$var wire 1 ' rst $end
$var wire 1 ( signo $end
$var reg 4 * decenas1 [3:0] $end
$var reg 4 + decenas2 [3:0] $end
$var reg 4 , nextstate [3:0] $end
$var reg 8 - numero1 [7:0] $end
$var reg 8 . numero1_o [7:0] $end
$var reg 8 / numero2 [7:0] $end
$var reg 8 0 numero2_o [7:0] $end
$var reg 1 1 signo1 $end
$var reg 1 2 signo2 $end
$var reg 4 3 state [3:0] $end
$var reg 4 4 unidades1 [3:0] $end
$var reg 4 5 unidades2 [3:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 5
b0 4
b0 3
02
01
bx 0
bx /
bx .
bx -
b1 ,
b0 +
b0 *
b0 )
0(
0'
b0 &
0%
0$
bx #
bx "
0!
$end
#5000
1$
#10000
0$
1'
#15000
1$
#16000
1%
#20000
0$
#25000
b10 ,
b1 3
1$
#26000
0%
#30000
0$
#35000
1$
#36000
b111 4
1%
b111 &
b111 )
#40000
0$
#45000
b111 +
b11 ,
b10 3
1$
#46000
0%
#50000
0$
#55000
1$
#56000
12
b0 +
1%
1(
b0 &
b0 )
#60000
0$
#65000
b100 ,
b11 3
1$
#66000
0%
#70000
0$
#75000
1$
#76000
b111 5
1%
0(
b111 &
b111 )
#80000
0$
#85000
b11111001 "
b11111001 0
b111 #
b111 .
b111 /
b111 -
1!
b0 ,
b100 3
1$
#86000
0%
#90000
0$
#95000
1$
#96000
