# Copyright (c) Tile-AI Corporation.
# Licensed under the MIT License.
"""The language interface for tl programs."""

from __future__ import annotations
from tilelang import language as T
from tvm import ir, tir


def region(buffer: tir.BufferLoad, access_type: str, *args: tir.PrimExpr):
    """Create a memory region descriptor for tile operations.

    Args:
        buffer (tir.BufferLoad): The buffer to create a region for
        access_type (str): Type of access - 'r' for read, 'w' for write, 'rw' for read-write
        *args (tir.PrimExpr): Extent expressions defining the region size

    Returns:
        tir.Call: A region descriptor for tile operations
    """
    access_type = {"r": 1, "w": 2, "rw": 3}[access_type]
    return tir.call_intrin("handle", tir.op.Op.get("tl.region"), buffer, access_type, *args)


def buffer_to_tile_region(buffer: tir.Buffer, access_type: str):
    """Convert a TVM buffer to a tile region descriptor.

    Args:
        buffer (tir.Buffer): The buffer to convert
        access_type (str): Type of access - 'r' for read, 'w' for write, 'rw' for read-write

    Returns:
        tir.Call: A region descriptor covering the entire buffer
    """
    mins = [0 for _ in buffer.shape]
    extents = [x for x in buffer.shape]
    return region(T.BufferLoad(buffer, mins), access_type, *extents)


def buffer_load_to_tile_region(load: tir.BufferLoad, access_type: str, extents: list[tir.PrimExpr]):
    """Convert a buffer load operation to a tile region descriptor.

    Args:
        load (tir.BufferLoad): The buffer load operation
        access_type (str): Type of access - 'r' for read, 'w' for write, 'rw' for read-write
        extents (List[tir.PrimExpr]): List of expressions defining the region size

    Returns:
        tir.Call: A region descriptor for the loaded area
    """
    indices = load.indices
    if len(indices) > len(extents):
        # (f"mismatch between indices and extents for buffer load {load}: indices = {indices}, extents = {extents}, "
        # f"region will be expanded in the last 2 dimensions")
        new_extents = []
        for _ in range(len(indices) - len(extents)):
            new_extents.append(1)
        for extent in extents:
            new_extents.append(extent)
        extents = new_extents
    assert len(indices) == len(extents), f"indices = {indices}, extents = {extents}"
    return region(load, access_type, *extents)


def buffer_region_to_tile_region(buffer_region: tir.BufferRegion, access_type: str, extents: list[tir.PrimExpr]):
    """Convert a buffer region to a tile region descriptor.

    Args:
        buffer_region (tir.BufferRegion): The buffer region to convert
        access_type (str): Type of access - 'r' for read, 'w' for write, 'rw' for read-write

    Returns:
        tir.Call: A region descriptor for the specified buffer region
    """
    mins = [x.min for x in buffer_region.region]
    region_extents = [x.extent for x in buffer_region.region]
    assert len(region_extents) >= len(extents), f"region_extents must be >= extents, region_extents = {region_extents}, extents = {extents}"

    return region(T.BufferLoad(buffer_region.buffer, mins), access_type, *region_extents)


def copy(
    src: tir.Buffer | tir.BufferLoad | tir.BufferRegion,
    dst: tir.Buffer | tir.BufferLoad,
    coalesced_width: int | None = None,
):
    """Copy data between memory regions.

    Args:
        src (Union[tir.Buffer, tir.BufferLoad, tir.BufferRegion]): Source memory region
        dst (Union[tir.Buffer, tir.BufferLoad]): Destination memory region
        coalesced_width (Optional[int], optional): Width for coalesced memory access. Defaults to None.

    Raises:
        TypeError: If copy extents cannot be deduced from arguments

    Returns:
        tir.Call: A handle to the copy operation
    """
    if isinstance(src, tir.Buffer) and isinstance(dst, tir.Buffer):
        ir.assert_structural_equal(src.shape, dst.shape)

    def get_extent(data):
        if isinstance(data, tir.Var) and T.has_let_value(data):
            data = T.get_let_value(data)
        if isinstance(data, tir.Buffer):
            return data.shape
        elif isinstance(data, tir.BufferRegion):
            return [x.extent for x in data.region]
        else:
            return None

    src_extent = get_extent(src)
    dst_extent = get_extent(dst)
    assert src_extent or dst_extent, "Can't deduce copy extents from args"
    src_extent = list(src_extent) if src_extent else [1] * len(dst_extent)
    dst_extent = list(dst_extent) if dst_extent else [1] * len(src_extent)
    if len(src_extent) != len(dst_extent):
        max_len = max(len(src_extent), len(dst_extent))
        if len(src_extent) < max_len:
            src_extent = src_extent + [1] * (max_len - len(src_extent))
        if len(dst_extent) < max_len:
            dst_extent = dst_extent + [1] * (max_len - len(dst_extent))

    extent = []
    for i in range(len(src_extent)):
        src_val = src_extent[i]
        dst_val = dst_extent[i]

        if isinstance(src_val, (int, float)) and isinstance(dst_val, (int, float)):
            extent.append(max(src_val, dst_val))
        else:
            if not isinstance(src_val, tir.PrimExpr):
                src_val = tir.IntImm("int32", int(src_val))
            if not isinstance(dst_val, tir.PrimExpr):
                dst_val = tir.IntImm("int32", int(dst_val))
            extent.append(tir.max(src_val, dst_val))

    def _to_region(data, access_type):
        if isinstance(data, tir.Var) and T.has_let_value(data):
            data = T.get_let_value(data)
        if isinstance(data, tir.Buffer):
            return buffer_to_tile_region(data, access_type)
        elif isinstance(data, tir.BufferRegion):
            return buffer_region_to_tile_region(data, access_type, extent)
        else:
            return buffer_load_to_tile_region(data, access_type, extent)

    src = _to_region(src, "r")
    dst = _to_region(dst, "w")
    if coalesced_width is not None:
        return tir.call_intrin("handle", tir.op.Op.get("tl.copy"), src, dst, coalesced_width)
    else:
        return tir.call_intrin("handle", tir.op.Op.get("tl.copy"), src, dst)


def c2d_im2col(
    img: tir.Buffer,
    col: tir.Buffer,
    nhw_step: tir.PrimExpr,
    c_step: tir.PrimExpr,
    kernel: int,
    stride: int,
    dilation: int,
    pad: int,
):
    """Perform im2col transformation for 2D convolution.

    Args:
        img (tir.Buffer): Input image buffer
        col (tir.Buffer): Output column buffer
        nhw_step (tir.PrimExpr): Step size for batch and spatial dimensions
        c_step (tir.PrimExpr): Step size for channel dimension
        kernel (int): Kernel size
        stride (int): Stride of the convolution
        dilation (int): Dilation rate
        pad (int): Padding size

    Returns:
        tir.Call: A handle to the im2col operation
    """
    return tir.call_intrin(
        "handle",
        tir.op.Op.get("tl.c2d_im2col"),
        img.access_ptr("r"),
        col.access_ptr("w"),
        nhw_step,
        c_step,
        kernel,
        stride,
        dilation,
        pad,
    )


def npu_copy_v2(
    src: tir.Buffer | tir.BufferLoad | tir.BufferRegion,
    dst: tir.Buffer | tir.BufferLoad,
    enable_relu: bool = False,
    transpose: bool | None = False,  # for copy_l1_to_l0 param: tranpose l1
    pad_value: float | int | tir.PrimExpr | None = None,
    unit_flag: int | None = None,
    real_k: int | tir.PrimExpr | None = None,
    real_n: int | tir.PrimExpr | None = None,
):
    """Copy data between memory regions.

    Args:
        src (Union[tir.Buffer, tir.BufferLoad, tir.BufferRegion]): Source memory region
        dst (Union[tir.Buffer, tir.BufferLoad]): Destination memory region
        enable_relu (bool): Whether to enable ReLU. Defaults to False.
        transpose (Optional[bool]): Whether to transpose for copy_l1_to_l0. Defaults to False.
        pad_value (Optional[Union[float, int, tir.PrimExpr]]): Value to fill in UB unused area.
            Supports float, int, tir.FloatImm, tir.IntImm, tir.PrimExpr (e.g., -T.infinity(dtype)).
            Defaults to 0.
        unit_flag (Optional[int]): L0C->GM fixpipe unitFlag (0b10 accumulate / 0b11 flush).
            Defaults to ``None`` -> the C++ ``copy_l0c_to_gm`` template's default 0
            (a standalone fixpipe, byte-for-byte unchanged for every existing copy).
            Set 0b11 to fuse this fixpipe with a preceding ``T.mma(unit_flag=0b11)``
            via the hardware mma->fixpipe pipeline (the row stride is already taken
            from the GM buffer's last dim by ``compute_strideN``). This is the
            "融合-带-行间距 fixpipe" primitive for the ring-aware decomposition (Layer ③).
        real_k (Optional[int | PrimExpr]): L1->L0 runtime contraction length. Defaults
            to ``None`` -> the L0 fractal's K extent comes from the dst L0 buffer dim
            (byte-identical for every existing copy). Set it (e.g. ``real_k=winm``) so
            a FULL-width L0 buffer is loaded as a ``[M, real_k]`` (matrix_a) /
            ``[real_k, N]`` (matrix_b) fractal that matches a following
            ``T.mma(k_actual=real_k)`` -- otherwise the full-width load + a shorter
            mma K read mismatched fractals (wrong M-block addressing). The L1->L0
            counterpart of the mma's ``k_actual``.
        real_n (Optional[int | PrimExpr]): L1->L0B runtime output width. Defaults
            to ``None`` -> the fractal's N extent comes from the dst L0 buffer dim
            (byte-identical for every existing copy). The other axis of the same
            problem ``real_k`` solves: L0B's nZ fractal derives its K-block stride
            from the column count, so a full-width load followed by a shorter
            ``T.mma(n_actual=...)`` addresses the wrong K-blocks. Set it (e.g.
            ``real_n=win_align``) to match that mma. Applies to ``matrix_b`` only
            -- ``matrix_a`` is ``[M, K]`` and has no N.

    Raises:
        TypeError: If copy extents cannot be deduced from arguments

    Returns:
        tir.Call: A handle to the copy operation
    """
    if isinstance(src, tir.Buffer) and isinstance(dst, tir.Buffer) and not transpose:
        ir.assert_structural_equal(src.shape, dst.shape)

    # src_shape = src.shape if isinstance(src, tir.Buffer) else src.buffer.shape

    def get_extent(data):
        if isinstance(data, tir.Var) and T.has_let_value(data):
            data = T.get_let_value(data)
        if isinstance(data, tir.Buffer):
            return data.shape
        elif isinstance(data, tir.BufferRegion):
            return [x.extent for x in data.region]
        else:
            return None

    src_extent = get_extent(src)
    dst_extent = get_extent(dst)
    assert src_extent or dst_extent, "Can't deduce copy extents from args"
    src_extent = list(src_extent) if src_extent else [1] * len(dst_extent)
    dst_extent = list(dst_extent) if dst_extent else [1] * len(src_extent)

    if len(src_extent) != len(dst_extent):
        max_len = max(len(src_extent), len(dst_extent))
        if len(src_extent) < max_len:
            src_extent = src_extent + [1] * (max_len - len(src_extent))
        if len(dst_extent) < max_len:
            dst_extent = dst_extent + [1] * (max_len - len(dst_extent))

    extent = []
    for i in range(len(src_extent)):
        src_val = src_extent[i]
        dst_val = dst_extent[i]

        if isinstance(src_val, (int, float)) and isinstance(dst_val, (int, float)):
            extent.append(max(src_val, dst_val))
        else:
            if not isinstance(src_val, tir.PrimExpr):
                src_val = tir.IntImm("int32", int(src_val))
            if not isinstance(dst_val, tir.PrimExpr):
                dst_val = tir.IntImm("int32", int(dst_val))
            extent.append(tir.max(src_val, dst_val))

    def _to_region(data, access_type):
        if isinstance(data, tir.Var) and T.has_let_value(data):
            data = T.get_let_value(data)
        if isinstance(data, tir.Buffer):
            return buffer_to_tile_region(data, access_type)
        elif isinstance(data, tir.BufferRegion):
            return buffer_region_to_tile_region(data, access_type, extent[-len(data.buffer.shape) :])
        else:
            return buffer_load_to_tile_region(data, access_type, extent[-len(data.buffer.shape) :])

    src = _to_region(src, "r")
    dst = _to_region(dst, "w")

    # Handle pad_value parameter
    if pad_value is None:
        pad_value = 0
    if isinstance(pad_value, (tir.FloatImm, tir.IntImm, tir.PrimExpr)):
        pad_value_expr = pad_value
    elif isinstance(pad_value, float):
        pad_value_expr = tir.FloatImm("float32", pad_value)
    else:
        pad_value_expr = tir.IntImm("int32", int(pad_value))

    copy_args = [src, dst, enable_relu, transpose, pad_value_expr]

    # unit_flag at position [5], real_k at [6], real_n at [7]. Each is emitted as
    # 0 when a later one is given without it, so the positions stay fixed. All
    # three absent -> every existing copy is byte-identical.
    def _as_expr(v):
        return v if isinstance(v, tir.PrimExpr) else tir.IntImm("int32", int(v))

    if unit_flag is not None or real_k is not None or real_n is not None:
        copy_args.append(tir.IntImm("int32", int(unit_flag) if unit_flag is not None else 0))
        if real_k is not None or real_n is not None:
            copy_args.append(_as_expr(real_k) if real_k is not None else tir.IntImm("int32", 0))
            if real_n is not None:
                copy_args.append(_as_expr(real_n))
    return tir.call_intrin("handle", tir.op.Op.get("tl.ascend_copy"), *copy_args)
