<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>Verilog实现常见电路（一） - 老帅的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:url" content="https://laoshuaiblog.github.io/posts/f5f3c798e237a465195ad93b5e449faf/">
  <meta property="og:site_name" content="老帅的博客">
  <meta property="og:title" content="Verilog实现常见电路（一）">
  <meta property="og:description" content="计划将常见电路的verilog实现进行总结，如有不对的地方，欢迎大家批评指正，先放目录
一、边沿检测
二、串并转换
三、分频器
一、边沿检测
首先对数据打两拍，然后通过两拍数据之间的逻辑关系来判断出是上升沿还是下降沿
module edge_detect( input clk, input rst_n, input data, output pos_edge, output neg_edge ); reg data_d0,data_d1; always@(posedge clk or negedge rst_n) if(~rst_n)begin data_d0 &amp;lt;= &#39;h0; data_d1 &amp;lt;= &#39;h0; end else begin data_d0 &amp;lt;= data; data_d1 &amp;lt;= data_d0; end assign pos_edge = data_d0 &amp;amp;&amp;amp; ~data_d1; assign neg_edge = ~data_d0 &amp;amp;&amp;amp; data_d1; endmodule 仿真代码
module tb_edge_detect(); parameter PERIOD = 10; bit clk; reg rst_n; reg data; wire pos_edge; wire neg_edge; always #(PERIOD/2) clk = ~clk; initial begin rst_n=1&#39;b1; #20; rst_n=1&#39;b1; @(posedge clk); data=1&#39;b1; #40; data=1&#39;b0; #40; data=1&#39;b1; #40; end edge_detect u_edge_detect( .">
  <meta property="og:locale" content="zh-CN">
  <meta property="og:type" content="article">
  <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2022-02-15T11:29:39+08:00">
    <meta property="article:modified_time" content="2022-02-15T11:29:39+08:00">

	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
  


</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="老帅的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">老帅的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Verilog实现常见电路（一）</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>计划将常见电路的verilog实现进行总结，如有不对的地方，欢迎大家批评指正，先放目录</p> 
<p>一、边沿检测</p> 
<p>二、串并转换</p> 
<p>三、分频器</p> 
<p></p> 
<p>一、边沿检测</p> 
<p>首先对数据打两拍，然后通过两拍数据之间的逻辑关系来判断出是上升沿还是下降沿</p> 
<pre><code>module edge_detect(
    input clk,
    input rst_n,
    input data,

    output pos_edge,
    output neg_edge
);

reg data_d0,data_d1;
always@(posedge clk or negedge rst_n)
    if(~rst_n)begin
        data_d0 &lt;= 'h0;
        data_d1 &lt;= 'h0;
    end
    else begin
        data_d0 &lt;= data;
        data_d1 &lt;= data_d0;
    end

assign pos_edge = data_d0 &amp;&amp; ~data_d1;
assign neg_edge = ~data_d0 &amp;&amp; data_d1;

endmodule
</code></pre> 
<p>仿真代码</p> 
<pre><code>module tb_edge_detect();

parameter PERIOD = 10;

bit clk;
reg rst_n;
reg data;
wire pos_edge;
wire neg_edge;

always #(PERIOD/2) clk = ~clk;

initial begin
    rst_n=1'b1;
    #20;
    rst_n=1'b1;
    @(posedge clk);
    data=1'b1;
    #40;
    data=1'b0;
    #40;
    data=1'b1;
    #40;

end

edge_detect u_edge_detect(
    .clk      (clk      ),
    .rst_n    (rst_n    ),
    .data     (data     ),
    .pos_edge (pos_edge ),
    .neg_edge (neg_edge )
);

endmodule
</code></pre> 
<p>仿真波形</p> 
<p style="text-align:center;"><img alt="" src="https://images2.imgbox.com/17/ea/0dMkpmta_o.png"></p> 
<p>二、串并转换</p> 
<p>1、串转并</p> 
<p>输入1bit位宽的数据将其合并为8bit位宽数据输出，输入输出都通过valid来表明此数据有效、</p> 
<p>可以通过两种方式实现，计数器和移位寄存器。</p> 
<pre><code>module serial2parallel(
    input wire clk,
    input wire rst_n,
    input wire data_in,
    input wire valid_i,

    output reg [7:0] data_o,
    output wire valid_o
);
reg [2:0] cnt;
always@(posedge clk or negedge rst_n)
    if(~rst_n)begin
        cnt&lt;='h0;
        data_o&lt;='h0;
    end
    else if(valid_i)begin
        if(cnt==3'b111)
            cnt&lt;='h0;
        else begin
//方法一：计数器
            data_o[cnt]&lt;=data_in;   //低位优先
            // data_o[7-cnt]&lt;=data_in;   //高位优先
//方法二：移位寄存器
            //data_o&lt;={data_o[6:0],data_in};  //低位优先
            //data_o&lt;={data_in,data_o[7:1]};  //高位优先
            cnt&lt;=cnt+1'b1;
        end
    end

assign valid_o = (cnt==3'b111)? 1'b1:1'b0;

endmodule
</code></pre> 
<p>仿真代码</p> 
<pre><code>`timescale 1ns/1ps
module tb_serial2parallel();

parameter PERIOD=10;

bit clk;
reg rst_n;
reg data_in;
reg valid_i;
wire [7:0] data_o;
wire valid_o;

always #(PERIOD/2) clk = ~clk;

initial begin
    rst_n = 0;
    #PERIOD;
    rst_n =1;
    #PERIOD;

end

always@(posedge clk or negedge rst_n)
    if(~rst_n)begin
        valid_i &lt;= 0;
        data_in &lt;= 1'b0;         
    end
    else begin
        valid_i = 1;
        data_in &lt;= ($random)%2; 
    end

serial2parallel u_serial2parallel(
    .clk     (clk     ),
    .rst_n   (rst_n   ),
    .data_in (data_in ),
    .valid_i (valid_i ),
    .data_o  (data_o  ),
    .valid_o (valid_o )
);
endmodule
</code></pre> 
<p>仿真波形</p> 
<p style="text-align:center;"><img alt="" src="https://images2.imgbox.com/1e/3b/wjq8lI9k_o.png"></p> 
<p>2、并转串</p> 
<p>输入8bit位宽的数据将其转换为1bit位宽的数据输出，输入输出都通过valid来表明此数据有效</p> 
<pre><code>module parallel2serial(
    input wire clk,
    input wire rst_n,
    input wire [7:0] data_in,
    input wire valid_i,

    output reg data_o,
    output reg valid_o
);
reg [2:0] cnt;
reg [7:0] data;
reg bit_flag;

always@(posedge clk or negedge rst_n)
    if(~rst_n)
        data_o&lt;='h0;
    else if(valid_i)
        data&lt;=data_in;
    else if(bit_flag)
        data_o&lt;=data[cnt];

always@(posedge clk or negedge rst_n)
    if(~rst_n)
        bit_flag&lt;=1'b0;
    else if(valid_i)
        bit_flag&lt;=1'b1;
    else if(cnt==3'b111)
        bit_flag&lt;=1'b0;

always@(posedge clk or negedge rst_n)
    if(~rst_n)
        valid_o&lt;=1'b0;
    else if(bit_flag)
        valid_o&lt;=1'b1;
    else
        valid_o&lt;=1'b0;

always@(posedge clk or negedge rst_n)
    if(~rst_n)
        cnt&lt;='h0;
    else if(bit_flag)
        if(cnt==3'b111)
            cnt&lt;='h0;
        else
            cnt&lt;=cnt+1'b1;

endmodule
</code></pre> 
<p>仿真代码</p> 
<pre><code>`timescale 1ns/1ps
module tb_parallel2serial();

parameter PERIOD=10;

bit clk;
reg rst_n;
reg [7:0] data_in;
reg  valid_i;
wire data_o;
wire valid_o;

always #(PERIOD/2) clk = ~clk;

initial begin
    rst_n = 0;
    #PERIOD;
    rst_n =1;
    #PERIOD;
    valid_i = 0;
    generate_data();
    #200;
    generate_data();

end

task generate_data;
begin
    @(posedge clk);
    valid_i = 1;
    data_in = ($random)%20;
    @(posedge clk);
    valid_i= 0;
end
endtask

parallel2serial u_parallel2serial(
    .clk     (clk     ),
    .rst_n   (rst_n   ),
    .data_in (data_in ),
    .valid_i (valid_i ),
    .data_o  (data_o  ),
    .valid_o (valid_o )
);

endmodule
</code></pre> 
<p>仿真波形</p> 
<p style="text-align:center;"><img alt="" src="https://images2.imgbox.com/7a/8b/z8aPXLvT_o.png"></p> 
<p>三、分频器</p> 
<p>见之前总结过的文章</p> 
<p><a class="link-info has-card" href="https://blog.csdn.net/weixin_40634481/article/details/122893950?spm=1001.2014.3001.5501" title="https://blog.csdn.net/weixin_40634481/article/details/122893950?spm=1001.2014.3001.5501"><span class="link-card-box"><span class="link-title">https://blog.csdn.net/weixin_40634481/article/details/122893950?spm=1001.2014.3001.5501</span><span class="link-link"><img class="link-link-icon" src="https://images2.imgbox.com/d6/43/pzBCHsKM_o.png" alt="icon-default.png?t=M0H8">https://blog.csdn.net/weixin_40634481/article/details/122893950?spm=1001.2014.3001.5501</span></span></a></p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/2208ced88548267848b9f44f3cc5f01b/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">java 对象的引用与回收机制</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/399c9af72732a8f96140888c9e717396/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">生成Git ssh公钥和私钥（ppk）文件</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 老帅的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://www.w3counter.com/tracker.js?id=151347"></script>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>