0.7
2020.2
Apr 18 2022
15:53:03
/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.srcs/sim_1/new/VGA_controller_tb.vhd,1667832406,vhdl,,,,vga_controller_tb,,,,,,,,
/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.srcs/sources_1/imports/lab3/VGA_controller.vhd,1667835450,vhdl,,,,vga_controller,,,,,,,,
/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.srcs/sources_1/imports/lab3/vgaPLL.vhd,1667816250,vhdl,,,,vgapll,,,,,,,,
/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.srcs/sources_1/imports/new/synchronous_counter.vhd,1666267452,vhdl,,,,synchronous_counter,,,,,,,,
/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.srcs/sources_1/imports/vgaPLL/vgaPLL_0002.v,1667816236,verilog,,,,vgaPLL_0002,,,,,,,,
