;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* I2C */
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB06_A0
I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB06_A1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB06_D0
I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB06_D1
I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB06_F0
I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB06_F1
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2C_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_bI2C_UDB_StsReg__2__POS EQU 2
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_bI2C_UDB_StsReg__4__POS EQU 4
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB07_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x02
I2C_I2C_IRQ__INTC_NUMBER EQU 1
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2C_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2C_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2C_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_IntClock__INDEX EQU 0x01
I2C_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_IntClock__PM_ACT_MSK EQU 0x02
I2C_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_IntClock__PM_STBY_MSK EQU 0x02

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

/* Col0 */
Col0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Col0__0__MASK EQU 0x01
Col0__0__PC EQU CYREG_PRT3_PC0
Col0__0__PORT EQU 3
Col0__0__SHIFT EQU 0
Col0__AG EQU CYREG_PRT3_AG
Col0__AMUX EQU CYREG_PRT3_AMUX
Col0__BIE EQU CYREG_PRT3_BIE
Col0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col0__BYP EQU CYREG_PRT3_BYP
Col0__CTL EQU CYREG_PRT3_CTL
Col0__DM0 EQU CYREG_PRT3_DM0
Col0__DM1 EQU CYREG_PRT3_DM1
Col0__DM2 EQU CYREG_PRT3_DM2
Col0__DR EQU CYREG_PRT3_DR
Col0__INP_DIS EQU CYREG_PRT3_INP_DIS
Col0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col0__LCD_EN EQU CYREG_PRT3_LCD_EN
Col0__MASK EQU 0x01
Col0__PORT EQU 3
Col0__PRT EQU CYREG_PRT3_PRT
Col0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col0__PS EQU CYREG_PRT3_PS
Col0__SHIFT EQU 0
Col0__SLW EQU CYREG_PRT3_SLW

/* Col1 */
Col1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Col1__0__MASK EQU 0x02
Col1__0__PC EQU CYREG_PRT3_PC1
Col1__0__PORT EQU 3
Col1__0__SHIFT EQU 1
Col1__AG EQU CYREG_PRT3_AG
Col1__AMUX EQU CYREG_PRT3_AMUX
Col1__BIE EQU CYREG_PRT3_BIE
Col1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col1__BYP EQU CYREG_PRT3_BYP
Col1__CTL EQU CYREG_PRT3_CTL
Col1__DM0 EQU CYREG_PRT3_DM0
Col1__DM1 EQU CYREG_PRT3_DM1
Col1__DM2 EQU CYREG_PRT3_DM2
Col1__DR EQU CYREG_PRT3_DR
Col1__INP_DIS EQU CYREG_PRT3_INP_DIS
Col1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col1__LCD_EN EQU CYREG_PRT3_LCD_EN
Col1__MASK EQU 0x02
Col1__PORT EQU 3
Col1__PRT EQU CYREG_PRT3_PRT
Col1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col1__PS EQU CYREG_PRT3_PS
Col1__SHIFT EQU 1
Col1__SLW EQU CYREG_PRT3_SLW

/* Col2 */
Col2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Col2__0__MASK EQU 0x04
Col2__0__PC EQU CYREG_PRT3_PC2
Col2__0__PORT EQU 3
Col2__0__SHIFT EQU 2
Col2__AG EQU CYREG_PRT3_AG
Col2__AMUX EQU CYREG_PRT3_AMUX
Col2__BIE EQU CYREG_PRT3_BIE
Col2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col2__BYP EQU CYREG_PRT3_BYP
Col2__CTL EQU CYREG_PRT3_CTL
Col2__DM0 EQU CYREG_PRT3_DM0
Col2__DM1 EQU CYREG_PRT3_DM1
Col2__DM2 EQU CYREG_PRT3_DM2
Col2__DR EQU CYREG_PRT3_DR
Col2__INP_DIS EQU CYREG_PRT3_INP_DIS
Col2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col2__LCD_EN EQU CYREG_PRT3_LCD_EN
Col2__MASK EQU 0x04
Col2__PORT EQU 3
Col2__PRT EQU CYREG_PRT3_PRT
Col2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col2__PS EQU CYREG_PRT3_PS
Col2__SHIFT EQU 2
Col2__SLW EQU CYREG_PRT3_SLW

/* Col3 */
Col3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Col3__0__MASK EQU 0x08
Col3__0__PC EQU CYREG_PRT3_PC3
Col3__0__PORT EQU 3
Col3__0__SHIFT EQU 3
Col3__AG EQU CYREG_PRT3_AG
Col3__AMUX EQU CYREG_PRT3_AMUX
Col3__BIE EQU CYREG_PRT3_BIE
Col3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col3__BYP EQU CYREG_PRT3_BYP
Col3__CTL EQU CYREG_PRT3_CTL
Col3__DM0 EQU CYREG_PRT3_DM0
Col3__DM1 EQU CYREG_PRT3_DM1
Col3__DM2 EQU CYREG_PRT3_DM2
Col3__DR EQU CYREG_PRT3_DR
Col3__INP_DIS EQU CYREG_PRT3_INP_DIS
Col3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col3__LCD_EN EQU CYREG_PRT3_LCD_EN
Col3__MASK EQU 0x08
Col3__PORT EQU 3
Col3__PRT EQU CYREG_PRT3_PRT
Col3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col3__PS EQU CYREG_PRT3_PS
Col3__SHIFT EQU 3
Col3__SLW EQU CYREG_PRT3_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

/* Timer */
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB04_A0
Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB04_A1
Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB04_D0
Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB04_D1
Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB04_F0
Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB04_F1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB05_A0
Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB05_A1
Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB05_D0
Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB05_D1
Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB05_F0
Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB05_F1
Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* CtlReg */
CtlReg_Sync_ctrl_reg__0__MASK EQU 0x01
CtlReg_Sync_ctrl_reg__0__POS EQU 0
CtlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
CtlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
CtlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
CtlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
CtlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
CtlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
CtlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
CtlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
CtlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
CtlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
CtlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
CtlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
CtlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
CtlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
CtlReg_Sync_ctrl_reg__MASK EQU 0x01
CtlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
CtlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
CtlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* sclPin */
sclPin__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
sclPin__0__MASK EQU 0x01
sclPin__0__PC EQU CYREG_PRT12_PC0
sclPin__0__PORT EQU 12
sclPin__0__SHIFT EQU 0
sclPin__AG EQU CYREG_PRT12_AG
sclPin__BIE EQU CYREG_PRT12_BIE
sclPin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
sclPin__BYP EQU CYREG_PRT12_BYP
sclPin__DM0 EQU CYREG_PRT12_DM0
sclPin__DM1 EQU CYREG_PRT12_DM1
sclPin__DM2 EQU CYREG_PRT12_DM2
sclPin__DR EQU CYREG_PRT12_DR
sclPin__INP_DIS EQU CYREG_PRT12_INP_DIS
sclPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
sclPin__MASK EQU 0x01
sclPin__PORT EQU 12
sclPin__PRT EQU CYREG_PRT12_PRT
sclPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
sclPin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
sclPin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
sclPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
sclPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
sclPin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
sclPin__PS EQU CYREG_PRT12_PS
sclPin__SHIFT EQU 0
sclPin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
sclPin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
sclPin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
sclPin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
sclPin__SLW EQU CYREG_PRT12_SLW

/* sdaPin */
sdaPin__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
sdaPin__0__MASK EQU 0x02
sdaPin__0__PC EQU CYREG_PRT12_PC1
sdaPin__0__PORT EQU 12
sdaPin__0__SHIFT EQU 1
sdaPin__AG EQU CYREG_PRT12_AG
sdaPin__BIE EQU CYREG_PRT12_BIE
sdaPin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
sdaPin__BYP EQU CYREG_PRT12_BYP
sdaPin__DM0 EQU CYREG_PRT12_DM0
sdaPin__DM1 EQU CYREG_PRT12_DM1
sdaPin__DM2 EQU CYREG_PRT12_DM2
sdaPin__DR EQU CYREG_PRT12_DR
sdaPin__INP_DIS EQU CYREG_PRT12_INP_DIS
sdaPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
sdaPin__MASK EQU 0x02
sdaPin__PORT EQU 12
sdaPin__PRT EQU CYREG_PRT12_PRT
sdaPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
sdaPin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
sdaPin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
sdaPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
sdaPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
sdaPin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
sdaPin__PS EQU CYREG_PRT12_PS
sdaPin__SHIFT EQU 1
sdaPin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
sdaPin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
sdaPin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
sdaPin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
sdaPin__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* keyRow0 */
keyRow0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
keyRow0__0__MASK EQU 0x01
keyRow0__0__PC EQU CYREG_PRT2_PC0
keyRow0__0__PORT EQU 2
keyRow0__0__SHIFT EQU 0
keyRow0__AG EQU CYREG_PRT2_AG
keyRow0__AMUX EQU CYREG_PRT2_AMUX
keyRow0__BIE EQU CYREG_PRT2_BIE
keyRow0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
keyRow0__BYP EQU CYREG_PRT2_BYP
keyRow0__CTL EQU CYREG_PRT2_CTL
keyRow0__DM0 EQU CYREG_PRT2_DM0
keyRow0__DM1 EQU CYREG_PRT2_DM1
keyRow0__DM2 EQU CYREG_PRT2_DM2
keyRow0__DR EQU CYREG_PRT2_DR
keyRow0__INP_DIS EQU CYREG_PRT2_INP_DIS
keyRow0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
keyRow0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
keyRow0__LCD_EN EQU CYREG_PRT2_LCD_EN
keyRow0__MASK EQU 0x01
keyRow0__PORT EQU 2
keyRow0__PRT EQU CYREG_PRT2_PRT
keyRow0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
keyRow0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
keyRow0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
keyRow0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
keyRow0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
keyRow0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
keyRow0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
keyRow0__PS EQU CYREG_PRT2_PS
keyRow0__SHIFT EQU 0
keyRow0__SLW EQU CYREG_PRT2_SLW

/* keyRow1 */
keyRow1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
keyRow1__0__MASK EQU 0x02
keyRow1__0__PC EQU CYREG_PRT2_PC1
keyRow1__0__PORT EQU 2
keyRow1__0__SHIFT EQU 1
keyRow1__AG EQU CYREG_PRT2_AG
keyRow1__AMUX EQU CYREG_PRT2_AMUX
keyRow1__BIE EQU CYREG_PRT2_BIE
keyRow1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
keyRow1__BYP EQU CYREG_PRT2_BYP
keyRow1__CTL EQU CYREG_PRT2_CTL
keyRow1__DM0 EQU CYREG_PRT2_DM0
keyRow1__DM1 EQU CYREG_PRT2_DM1
keyRow1__DM2 EQU CYREG_PRT2_DM2
keyRow1__DR EQU CYREG_PRT2_DR
keyRow1__INP_DIS EQU CYREG_PRT2_INP_DIS
keyRow1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
keyRow1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
keyRow1__LCD_EN EQU CYREG_PRT2_LCD_EN
keyRow1__MASK EQU 0x02
keyRow1__PORT EQU 2
keyRow1__PRT EQU CYREG_PRT2_PRT
keyRow1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
keyRow1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
keyRow1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
keyRow1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
keyRow1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
keyRow1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
keyRow1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
keyRow1__PS EQU CYREG_PRT2_PS
keyRow1__SHIFT EQU 1
keyRow1__SLW EQU CYREG_PRT2_SLW

/* keyRow2 */
keyRow2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
keyRow2__0__MASK EQU 0x04
keyRow2__0__PC EQU CYREG_PRT2_PC2
keyRow2__0__PORT EQU 2
keyRow2__0__SHIFT EQU 2
keyRow2__AG EQU CYREG_PRT2_AG
keyRow2__AMUX EQU CYREG_PRT2_AMUX
keyRow2__BIE EQU CYREG_PRT2_BIE
keyRow2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
keyRow2__BYP EQU CYREG_PRT2_BYP
keyRow2__CTL EQU CYREG_PRT2_CTL
keyRow2__DM0 EQU CYREG_PRT2_DM0
keyRow2__DM1 EQU CYREG_PRT2_DM1
keyRow2__DM2 EQU CYREG_PRT2_DM2
keyRow2__DR EQU CYREG_PRT2_DR
keyRow2__INP_DIS EQU CYREG_PRT2_INP_DIS
keyRow2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
keyRow2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
keyRow2__LCD_EN EQU CYREG_PRT2_LCD_EN
keyRow2__MASK EQU 0x04
keyRow2__PORT EQU 2
keyRow2__PRT EQU CYREG_PRT2_PRT
keyRow2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
keyRow2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
keyRow2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
keyRow2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
keyRow2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
keyRow2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
keyRow2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
keyRow2__PS EQU CYREG_PRT2_PS
keyRow2__SHIFT EQU 2
keyRow2__SLW EQU CYREG_PRT2_SLW

/* keyRow3 */
keyRow3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
keyRow3__0__MASK EQU 0x08
keyRow3__0__PC EQU CYREG_PRT2_PC3
keyRow3__0__PORT EQU 2
keyRow3__0__SHIFT EQU 3
keyRow3__AG EQU CYREG_PRT2_AG
keyRow3__AMUX EQU CYREG_PRT2_AMUX
keyRow3__BIE EQU CYREG_PRT2_BIE
keyRow3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
keyRow3__BYP EQU CYREG_PRT2_BYP
keyRow3__CTL EQU CYREG_PRT2_CTL
keyRow3__DM0 EQU CYREG_PRT2_DM0
keyRow3__DM1 EQU CYREG_PRT2_DM1
keyRow3__DM2 EQU CYREG_PRT2_DM2
keyRow3__DR EQU CYREG_PRT2_DR
keyRow3__INP_DIS EQU CYREG_PRT2_INP_DIS
keyRow3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
keyRow3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
keyRow3__LCD_EN EQU CYREG_PRT2_LCD_EN
keyRow3__MASK EQU 0x08
keyRow3__PORT EQU 2
keyRow3__PRT EQU CYREG_PRT2_PRT
keyRow3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
keyRow3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
keyRow3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
keyRow3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
keyRow3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
keyRow3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
keyRow3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
keyRow3__PS EQU CYREG_PRT2_PS
keyRow3__SHIFT EQU 3
keyRow3__SLW EQU CYREG_PRT2_SLW

/* TimerISR */
TimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerISR__INTC_MASK EQU 0x01
TimerISR__INTC_NUMBER EQU 0
TimerISR__INTC_PRIOR_NUM EQU 7
TimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
TimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* servoPin */
servoPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
servoPin__0__MASK EQU 0x40
servoPin__0__PC EQU CYREG_PRT2_PC6
servoPin__0__PORT EQU 2
servoPin__0__SHIFT EQU 6
servoPin__AG EQU CYREG_PRT2_AG
servoPin__AMUX EQU CYREG_PRT2_AMUX
servoPin__BIE EQU CYREG_PRT2_BIE
servoPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
servoPin__BYP EQU CYREG_PRT2_BYP
servoPin__CTL EQU CYREG_PRT2_CTL
servoPin__DM0 EQU CYREG_PRT2_DM0
servoPin__DM1 EQU CYREG_PRT2_DM1
servoPin__DM2 EQU CYREG_PRT2_DM2
servoPin__DR EQU CYREG_PRT2_DR
servoPin__INP_DIS EQU CYREG_PRT2_INP_DIS
servoPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
servoPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
servoPin__LCD_EN EQU CYREG_PRT2_LCD_EN
servoPin__MASK EQU 0x40
servoPin__PORT EQU 2
servoPin__PRT EQU CYREG_PRT2_PRT
servoPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
servoPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
servoPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
servoPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
servoPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
servoPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
servoPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
servoPin__PS EQU CYREG_PRT2_PS
servoPin__SHIFT EQU 6
servoPin__SLW EQU CYREG_PRT2_SLW

/* Temperature */
Temperature__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Temperature__0__MASK EQU 0x01
Temperature__0__PC EQU CYREG_PRT0_PC0
Temperature__0__PORT EQU 0
Temperature__0__SHIFT EQU 0
Temperature__AG EQU CYREG_PRT0_AG
Temperature__AMUX EQU CYREG_PRT0_AMUX
Temperature__BIE EQU CYREG_PRT0_BIE
Temperature__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Temperature__BYP EQU CYREG_PRT0_BYP
Temperature__CTL EQU CYREG_PRT0_CTL
Temperature__DM0 EQU CYREG_PRT0_DM0
Temperature__DM1 EQU CYREG_PRT0_DM1
Temperature__DM2 EQU CYREG_PRT0_DM2
Temperature__DR EQU CYREG_PRT0_DR
Temperature__INP_DIS EQU CYREG_PRT0_INP_DIS
Temperature__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Temperature__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Temperature__LCD_EN EQU CYREG_PRT0_LCD_EN
Temperature__MASK EQU 0x01
Temperature__PORT EQU 0
Temperature__PRT EQU CYREG_PRT0_PRT
Temperature__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Temperature__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Temperature__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Temperature__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Temperature__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Temperature__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Temperature__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Temperature__PS EQU CYREG_PRT0_PS
Temperature__SHIFT EQU 0
Temperature__SLW EQU CYREG_PRT0_SLW

/* UltrasoundEcho */
UltrasoundEcho__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
UltrasoundEcho__0__MASK EQU 0x04
UltrasoundEcho__0__PC EQU CYREG_PRT0_PC2
UltrasoundEcho__0__PORT EQU 0
UltrasoundEcho__0__SHIFT EQU 2
UltrasoundEcho__AG EQU CYREG_PRT0_AG
UltrasoundEcho__AMUX EQU CYREG_PRT0_AMUX
UltrasoundEcho__BIE EQU CYREG_PRT0_BIE
UltrasoundEcho__BIT_MASK EQU CYREG_PRT0_BIT_MASK
UltrasoundEcho__BYP EQU CYREG_PRT0_BYP
UltrasoundEcho__CTL EQU CYREG_PRT0_CTL
UltrasoundEcho__DM0 EQU CYREG_PRT0_DM0
UltrasoundEcho__DM1 EQU CYREG_PRT0_DM1
UltrasoundEcho__DM2 EQU CYREG_PRT0_DM2
UltrasoundEcho__DR EQU CYREG_PRT0_DR
UltrasoundEcho__INP_DIS EQU CYREG_PRT0_INP_DIS
UltrasoundEcho__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
UltrasoundEcho__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
UltrasoundEcho__LCD_EN EQU CYREG_PRT0_LCD_EN
UltrasoundEcho__MASK EQU 0x04
UltrasoundEcho__PORT EQU 0
UltrasoundEcho__PRT EQU CYREG_PRT0_PRT
UltrasoundEcho__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
UltrasoundEcho__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
UltrasoundEcho__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
UltrasoundEcho__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
UltrasoundEcho__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
UltrasoundEcho__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
UltrasoundEcho__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
UltrasoundEcho__PS EQU CYREG_PRT0_PS
UltrasoundEcho__SHIFT EQU 2
UltrasoundEcho__SLW EQU CYREG_PRT0_SLW

/* UltrasoundTrigger */
UltrasoundTrigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
UltrasoundTrigger__0__MASK EQU 0x02
UltrasoundTrigger__0__PC EQU CYREG_PRT0_PC1
UltrasoundTrigger__0__PORT EQU 0
UltrasoundTrigger__0__SHIFT EQU 1
UltrasoundTrigger__AG EQU CYREG_PRT0_AG
UltrasoundTrigger__AMUX EQU CYREG_PRT0_AMUX
UltrasoundTrigger__BIE EQU CYREG_PRT0_BIE
UltrasoundTrigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
UltrasoundTrigger__BYP EQU CYREG_PRT0_BYP
UltrasoundTrigger__CTL EQU CYREG_PRT0_CTL
UltrasoundTrigger__DM0 EQU CYREG_PRT0_DM0
UltrasoundTrigger__DM1 EQU CYREG_PRT0_DM1
UltrasoundTrigger__DM2 EQU CYREG_PRT0_DM2
UltrasoundTrigger__DR EQU CYREG_PRT0_DR
UltrasoundTrigger__INP_DIS EQU CYREG_PRT0_INP_DIS
UltrasoundTrigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
UltrasoundTrigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
UltrasoundTrigger__LCD_EN EQU CYREG_PRT0_LCD_EN
UltrasoundTrigger__MASK EQU 0x02
UltrasoundTrigger__PORT EQU 0
UltrasoundTrigger__PRT EQU CYREG_PRT0_PRT
UltrasoundTrigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
UltrasoundTrigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
UltrasoundTrigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
UltrasoundTrigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
UltrasoundTrigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
UltrasoundTrigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
UltrasoundTrigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
UltrasoundTrigger__PS EQU CYREG_PRT0_PS
UltrasoundTrigger__SHIFT EQU 1
UltrasoundTrigger__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
