<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="eeprom4kbit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eeprom4k.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="eeprom4k.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="eeprom4k.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eeprom4k.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="eeprom4k.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eeprom4k.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eeprom4k.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eeprom4k.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="eeprom4k.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eeprom4k.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="eeprom4k.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="eeprom4k.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="eeprom4k.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eeprom4k.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="eeprom4k.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eeprom4k.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eeprom4k.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="eeprom4k.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="eeprom4k.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="eeprom4k.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eeprom4k.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="eeprom4k.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eeprom4k.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="eeprom4k_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="eeprom4k_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eeprom4k_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="eeprom4k_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eeprom4k_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eeprom4k_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eeprom4k_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="eeprom4k_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eeprom4k_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eeprom4k_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="eeprom4k_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="eeprom4k_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eeprom4k_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eeprom4k_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="eeprom4k_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="eeprom4k_top.fdo"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="eeprom4k_top.tdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eeprom4k_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eeprom4k_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="eeprom4k_top_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="eeprom4k_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eeprom4k_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/eeprom4k_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/eeprom4k_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/eeprom4k_timesim.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1528507285" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1528507285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511587" xil_pn:in_ck="-8206383431547160493" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1528511587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../1code/eeprom4k_top.v"/>
      <outfile xil_pn:name="../1code/eeprom4kbit.v"/>
    </transform>
    <transform xil_pn:end_ts="1528507285" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8821991948489557200" xil_pn:start_ts="1528507285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528507285" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1686637474930422510" xil_pn:start_ts="1528507285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528507285" xil_pn:in_ck="-5111984416595381261" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1348106124534651726" xil_pn:start_ts="1528507285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock.v"/>
    </transform>
    <transform xil_pn:end_ts="1528511587" xil_pn:in_ck="-8206383431547160493" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1528511587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../1code/eeprom4k_top.v"/>
      <outfile xil_pn:name="../1code/eeprom4kbit.v"/>
    </transform>
    <transform xil_pn:end_ts="1528511588" xil_pn:in_ck="-7704271279343443566" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="5418583846023243621" xil_pn:start_ts="1528511587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eeprom4k_top.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1524627090" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1524627090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524627090" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3236606575068292740" xil_pn:start_ts="1524627090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525529016" xil_pn:in_ck="-5111984416595381261" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1348106124534651726" xil_pn:start_ts="1525529016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock.v"/>
    </transform>
    <transform xil_pn:end_ts="1524627090" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1524627090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524627090" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6655435514893908862" xil_pn:start_ts="1524627090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524627090" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1524627090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524627090" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="595111990542172604" xil_pn:start_ts="1524627090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511880" xil_pn:in_ck="-4103065492807798097" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3124593483231081535" xil_pn:start_ts="1528511844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="eeprom4k.lso"/>
      <outfile xil_pn:name="eeprom4k.ngc"/>
      <outfile xil_pn:name="eeprom4k.ngr"/>
      <outfile xil_pn:name="eeprom4k.prj"/>
      <outfile xil_pn:name="eeprom4k.stx"/>
      <outfile xil_pn:name="eeprom4k.syr"/>
      <outfile xil_pn:name="eeprom4k.xst"/>
      <outfile xil_pn:name="eeprom4k_top_beh.prj"/>
      <outfile xil_pn:name="eeprom4k_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525529118" xil_pn:in_ck="6169398896772873279" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893580193772329" xil_pn:start_ts="1525529118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511897" xil_pn:in_ck="7370278478649670565" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4052545384779089619" xil_pn:start_ts="1528511880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="eeprom4k.bld"/>
      <outfile xil_pn:name="eeprom4k.ngd"/>
      <outfile xil_pn:name="eeprom4k_cs.blc"/>
      <outfile xil_pn:name="eeprom4k_cs.ngc"/>
      <outfile xil_pn:name="eeprom4k_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1528511918" xil_pn:in_ck="493132497785056582" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="170182801565208134" xil_pn:start_ts="1528511897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="eeprom4k.pcf"/>
      <outfile xil_pn:name="eeprom4k_map.map"/>
      <outfile xil_pn:name="eeprom4k_map.mrp"/>
      <outfile xil_pn:name="eeprom4k_map.ncd"/>
      <outfile xil_pn:name="eeprom4k_map.ngm"/>
      <outfile xil_pn:name="eeprom4k_map.xrpt"/>
      <outfile xil_pn:name="eeprom4k_summary.xml"/>
      <outfile xil_pn:name="eeprom4k_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528511964" xil_pn:in_ck="-942460975034667169" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1528511918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="eeprom4k.ncd"/>
      <outfile xil_pn:name="eeprom4k.pad"/>
      <outfile xil_pn:name="eeprom4k.par"/>
      <outfile xil_pn:name="eeprom4k.ptwx"/>
      <outfile xil_pn:name="eeprom4k.unroutes"/>
      <outfile xil_pn:name="eeprom4k.xpi"/>
      <outfile xil_pn:name="eeprom4k_pad.csv"/>
      <outfile xil_pn:name="eeprom4k_pad.txt"/>
      <outfile xil_pn:name="eeprom4k_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1528511976" xil_pn:in_ck="5264805525814505386" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1528511964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="eeprom4k.bgn"/>
      <outfile xil_pn:name="eeprom4k.bit"/>
      <outfile xil_pn:name="eeprom4k.drc"/>
      <outfile xil_pn:name="eeprom4k.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528470315" xil_pn:in_ck="5264805525814492532" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="4052545384779089619" xil_pn:start_ts="1528470315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1528512089" xil_pn:in_ck="5264805525814505386" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-7274902080888511997" xil_pn:start_ts="1528512070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/eeprom4k_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/eeprom4k_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/eeprom4k_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1528512089" xil_pn:in_ck="-626785325386558382" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1528512089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../1code/eeprom4k_top.v"/>
      <outfile xil_pn:name="netgen/par/eeprom4k_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/eeprom4k_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1528512091" xil_pn:in_ck="4740573507132054791" xil_pn:name="TRAN_MSimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="4272119007609337353" xil_pn:start_ts="1528512089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eeprom4k_top.tdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1528511964" xil_pn:in_ck="493132497785056450" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1528511959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="eeprom4k.twr"/>
      <outfile xil_pn:name="eeprom4k.twx"/>
    </transform>
  </transforms>

</generated_project>
