# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do C:/Users/gianl/Desktop/lab3/components/mem/sim/script_sim_IM.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:07:47 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 10:07:47 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:07:47 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 10:07:47 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:07:47 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_instruction_memory
# -- Compiling architecture dut of tb_instruction_memory
# End time: 10:07:47 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_instruction_memory 
# Start time: 10:07:47 on Dec 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_instruction_memory(dut)
# Loading work.instruction_memory(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_instr_IF_ID : reg_instruction_IF_ID" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_instruction_memory/IM File: ../src/instruction_memory.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_instruction_memory/IM/DATA_OUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_instruction_memory/DATA_OUT.
do C:/Users/gianl/Desktop/lab3/components/mem/sim/script_sim_IM.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:34 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 10:08:34 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:34 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 10:08:34 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:34 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_instruction_memory
# -- Compiling architecture dut of tb_instruction_memory
# End time: 10:08:34 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:08:35 on Dec 19,2020, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim work.tb_instruction_memory 
# Start time: 10:08:35 on Dec 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_instruction_memory(dut)
# Loading work.instruction_memory(behavioral)
# ** Warning: (vsim-3473) Component instance "reg_instr_IF_ID : reg_instruction_IF_ID" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_instruction_memory/IM File: ../src/instruction_memory.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_instruction_memory/IM/DATA_OUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_instruction_memory/DATA_OUT.
add wave -position insertpoint  \
sim:/tb_instruction_memory/IM/data_out_s
restart
# ** Warning: (vsim-3473) Component instance "reg_instr_IF_ID : reg_instruction_IF_ID" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_instruction_memory/IM File: ../src/instruction_memory.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_instruction_memory/IM/DATA_OUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_instruction_memory/DATA_OUT.
run 1000 ns
do C:/Users/gianl/Desktop/lab3/components/mem/sim/script_sim_IM.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 10:12:29 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 10:12:29 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 10:12:29 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/reg_instruction_IF_ID_v2.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../tb/reg_instruction_IF_ID_v2.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:12:29 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Users\gianl\Desktop\lab3\components\mem\sim\script_sim_IM.do line 5
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/reg_instruction_IF_ID_v2.vhd"
do C:/Users/gianl/Desktop/lab3/components/mem/sim/script_sim_IM.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:52 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 10:13:52 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:52 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 10:13:52 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:52 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 10:13:52 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:52 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_instruction_memory
# -- Compiling architecture dut of tb_instruction_memory
# End time: 10:13:52 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:13:53 on Dec 19,2020, Elapsed time: 0:05:18
# Errors: 4, Warnings: 4
# vsim work.tb_instruction_memory 
# Start time: 10:13:53 on Dec 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_instruction_memory(dut)
# Loading work.instruction_memory(behavioral)
# Loading work.reg_instruction_if_id(behavioural)
do C:/Users/gianl/Desktop/lab3/components/mem/sim/script_sim_IM.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:25 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 10:20:25 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:25 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 10:20:25 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:25 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../src/reg_instruction_IF_ID_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_instruction_IF_ID
# -- Compiling architecture behavioural of reg_instruction_IF_ID
# End time: 10:20:25 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:26 on Dec 19,2020
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_instruction_memory
# -- Compiling architecture dut of tb_instruction_memory
# End time: 10:20:26 on Dec 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:27 on Dec 19,2020, Elapsed time: 0:06:34
# Errors: 0, Warnings: 0
# vsim work.tb_instruction_memory 
# Start time: 10:20:27 on Dec 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_instruction_memory(dut)
# Loading work.instruction_memory(behavioral)
# Loading work.reg_instruction_if_id(behavioural)
# End time: 10:20:54 on Dec 19,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
