{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664936397194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664936397194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 09:19:57 2022 " "Processing started: Wed Oct 05 09:19:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664936397194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664936397194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux2to1 -c Mux2to1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux2to1 -c Mux2to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664936397194 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664936397441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664936397471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664936397471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to18bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to18bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to18bit " "Found entity 1: Mux2to18bit" {  } { { "Mux2to18bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux2to18bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664936397472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664936397472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to11bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to11bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5to11bit " "Found entity 1: Mux5to11bit" {  } { { "Mux5to11bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux5to11bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664936397474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664936397474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xw Mux5to11bit.v(5) " "Verilog HDL Implicit Net warning at Mux5to11bit.v(5): created implicit net for \"xw\"" {  } { { "Mux5to11bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux5to11bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664936397474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uv Mux5to11bit.v(6) " "Verilog HDL Implicit Net warning at Mux5to11bit.v(6): created implicit net for \"uv\"" {  } { { "Mux5to11bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux5to11bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664936397474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uvwx Mux5to11bit.v(7) " "Verilog HDL Implicit Net warning at Mux5to11bit.v(7): created implicit net for \"uvwx\"" {  } { { "Mux5to11bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux5to11bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664936397474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wx Mux5to11bit.v(7) " "Verilog HDL Implicit Net warning at Mux5to11bit.v(7): created implicit net for \"wx\"" {  } { { "Mux5to11bit.v" "" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux5to11bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664936397474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux2to18bit " "Elaborating entity \"Mux2to18bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664936397493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:Mux2to18bit\[0\] " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:Mux2to18bit\[0\]\"" {  } { { "Mux2to18bit.v" "Mux2to18bit\[0\]" { Text "D:/CE213-TKHTSHDL/TH/Lab2/Mux2to1/Mux2to18bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664936397499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664936397763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664936397763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664936397779 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664936397779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1664936397779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664936397779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664936397792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 09:19:57 2022 " "Processing ended: Wed Oct 05 09:19:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664936397792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664936397792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664936397792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664936397792 ""}
