// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module PC_gen(	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
  input         clock,	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
                reset,	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
                io_commit_valid,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [31:0] io_commit_bits_fetch_PC,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input         io_commit_bits_T_NT,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [2:0]  io_commit_bits_br_type,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [1:0]  io_commit_bits_fetch_packet_index,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input         io_commit_bits_is_misprediction,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [31:0] io_commit_bits_expected_PC,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [15:0] io_commit_bits_GHR,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [6:0]  io_commit_bits_TOS,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_commit_bits_NEXT,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [3:0]  io_commit_bits_RAT_index,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [7:0]  io_commit_bits_free_list_front_pointer,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [6:0]  io_commit_bits_RD_0,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_commit_bits_RD_1,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_commit_bits_RD_2,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_commit_bits_RD_3,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input         io_commit_bits_RD_valid_0,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_commit_bits_RD_valid_1,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_commit_bits_RD_valid_2,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_commit_bits_RD_valid_3,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_revert_valid,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [31:0] io_revert_bits_PC,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  output        io_prediction_ready,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input         io_prediction_valid,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_prediction_bits_hit,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [31:0] io_prediction_bits_target,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [2:0]  io_prediction_bits_br_type,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [15:0] io_prediction_bits_GHR,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input         io_prediction_bits_T_NT,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [6:0]  io_RAS_read_NEXT,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_RAS_read_TOS,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input  [31:0] io_RAS_read_ret_addr,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  input         io_PC_next_ready,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  output        io_PC_next_valid,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  output [31:0] io_PC_next_bits_addr,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
                io_PC_next_bits_wr_data,	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
  output        io_PC_next_bits_wr_en	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
);

  reg         PC_gen_state;	// src/main/scala/Frontend/BP/PC_gen.scala:60:37
  reg  [31:0] PC;	// src/main/scala/Frontend/BP/PC_gen.scala:62:37
  wire        is_ret = io_prediction_bits_br_type == 3'h4 & io_prediction_valid;	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :82:{56,77}
  wire        misprediction = io_commit_bits_is_misprediction & io_commit_valid;	// src/main/scala/Frontend/BP/PC_gen.scala:87:60
  reg  [31:0] misprediction_PC_buf;	// src/main/scala/Frontend/BP/PC_gen.scala:98:39
  wire        _GEN = misprediction | io_revert_valid;	// src/main/scala/Frontend/BP/PC_gen.scala:60:37, :87:60, :107:32, :109:30, :110:40, :112:30
  wire        _GEN_0 = ~misprediction & ~io_revert_valid;	// src/main/scala/Frontend/BP/PC_gen.scala:87:60, :102:26, :107:32, :110:40, :114:30
  wire [31:0] io_PC_next_bits_addr_0 =
    PC_gen_state
      ? (~PC_gen_state | _GEN ? 32'h0 : misprediction_PC_buf)
      : _GEN
          ? 32'h0
          : io_prediction_bits_hit & io_prediction_valid & ~is_ret
              ? io_prediction_bits_target
              : is_ret ? io_RAS_read_ret_addr : PC;	// src/main/scala/Frontend/BP/PC_gen.scala:60:37, :62:37, :82:77, :84:{52,75,78}, :98:39, :101:26, :104:25, :107:32, :109:30, :110:40, :112:30, :114:30, :115:42, :117:36, :119:42, :122:42, :128:32
  wire        _GEN_1 = io_PC_next_ready & _GEN_0;	// src/main/scala/Frontend/BP/PC_gen.scala:102:26, :107:32, :110:40, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  [31:0] REG;	// src/main/scala/Frontend/BP/PC_gen.scala:170:72
  reg         hasBeenResetReg;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
  initial	// src/main/scala/chisel3/ltl/LTL.scala:422:39
    hasBeenResetReg = 1'b0;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
  wire        hasBeenReset = hasBeenResetReg === 1'h1 & reset === 1'h0;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
  wire        disable_0 = ~hasBeenReset;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
  assert property (@(posedge clock) disable iff (disable_0)
                   _GEN_1 & ~io_commit_valid & ~io_prediction_valid
                   |=> io_PC_next_bits_addr_0 == REG + 32'h10);	// src/main/scala/Frontend/BP/PC_gen.scala:104:25, :107:32, :169:{55,58,95,98}, :170:{60,72,112}, :171:53, :173:19, src/main/scala/chisel3/ltl/LTL.scala:422:39, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        disable_2 = ~hasBeenReset;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
  cover property (@(posedge clock) disable iff (disable_2)
                  _GEN_1 & ~io_commit_valid & ~io_prediction_valid
                  |=> io_PC_next_bits_addr_0 == REG + 32'h10);	// src/main/scala/Frontend/BP/PC_gen.scala:104:25, :107:32, :169:{55,58,95,98}, :170:{60,72,112}, :171:53, :175:18, src/main/scala/chisel3/ltl/LTL.scala:422:39, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        disable_4 = ~hasBeenReset;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
  assume property (@(posedge clock) disable iff (disable_4) ~io_commit_valid);	// src/main/scala/Frontend/BP/PC_gen.scala:169:58, :184:19, src/main/scala/chisel3/ltl/LTL.scala:422:39
  wire        disable_6 = ~hasBeenReset;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
  assume property (@(posedge clock) disable iff (disable_6) ~io_revert_valid);	// src/main/scala/Frontend/BP/PC_gen.scala:102:26, :110:40, :114:30, :185:19, src/main/scala/chisel3/ltl/LTL.scala:422:39
  always @(posedge clock) begin	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
    if (reset) begin	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
      hasBeenResetReg <= 1'h1;	// src/main/scala/chisel3/ltl/LTL.scala:422:39
      PC_gen_state <= 1'h0;	// src/main/scala/Frontend/BP/PC_gen.scala:60:37, src/main/scala/chisel3/ltl/LTL.scala:422:39
      PC <= 32'h0;	// src/main/scala/Frontend/BP/PC_gen.scala:62:37
      misprediction_PC_buf <= 32'h0;	// src/main/scala/Frontend/BP/PC_gen.scala:98:39
    end
    else begin	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
      if (PC_gen_state)	// src/main/scala/Frontend/BP/PC_gen.scala:60:37
        PC_gen_state <= misprediction | io_revert_valid;	// src/main/scala/Frontend/BP/PC_gen.scala:60:37, :87:60, :128:32, :130:30, :131:40
      else	// src/main/scala/Frontend/BP/PC_gen.scala:60:37
        PC_gen_state <= _GEN | PC_gen_state;	// src/main/scala/Frontend/BP/PC_gen.scala:60:37, :107:32, :109:30, :110:40, :112:30
      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        PC <=
          io_PC_next_bits_addr_0
          + {27'h0, 3'h4 - {1'h0, io_PC_next_bits_addr_0[3:2]}, 2'h0};	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :62:37, :91:{37,63}, :92:39, :104:25, :107:32, :145:36, src/main/scala/chisel3/ltl/LTL.scala:422:39
      if (misprediction)	// src/main/scala/Frontend/BP/PC_gen.scala:87:60
        misprediction_PC_buf <= io_commit_bits_fetch_PC;	// src/main/scala/Frontend/BP/PC_gen.scala:98:39
      else if (io_revert_valid)	// src/main/scala/Frontend/BP/PC_gen.scala:47:16
        misprediction_PC_buf <= io_revert_bits_PC;	// src/main/scala/Frontend/BP/PC_gen.scala:98:39
    end
    REG <= io_PC_next_bits_addr_0 & 32'hFFFFFFF0;	// src/main/scala/Frontend/BP/PC_gen.scala:104:25, :107:32, :170:{72,94}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
        end	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
        PC_gen_state = _RANDOM[2'h0][0];	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :60:37
        PC = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :60:37, :62:37
        misprediction_PC_buf = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :62:37, :98:39
        REG = {_RANDOM[2'h2][31:1], _RANDOM[2'h3][0]};	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :98:39, :170:72
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_prediction_ready = 1'h1;	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, src/main/scala/chisel3/ltl/LTL.scala:422:39
  assign io_PC_next_valid = _GEN_0;	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :102:26, :107:32, :110:40
  assign io_PC_next_bits_addr = io_PC_next_bits_addr_0;	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, :104:25, :107:32
  assign io_PC_next_bits_wr_data = 32'h0;	// src/main/scala/Frontend/BP/PC_gen.scala:44:7
  assign io_PC_next_bits_wr_en = 1'h0;	// src/main/scala/Frontend/BP/PC_gen.scala:44:7, src/main/scala/chisel3/ltl/LTL.scala:422:39
endmodule

