<dec f='llvm/llvm/include/llvm/IR/CallingConv.h' l='237' type='98'/>
<doc f='llvm/llvm/include/llvm/IR/CallingConv.h' l='236'>/// Calling convention between AArch64 SVE functions</doc>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='2116' u='r' c='_ZN4llvm8LLParser24parseOptionalCallingConvERj'/>
<use f='llvm/llvm/lib/IR/AsmWriter.cpp' l='378' c='_ZL16PrintCallingConvjRN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp' l='836' u='r' c='_ZN12_GLOBAL__N_117AArch64AsmPrinter22emitFunctionEntryLabelEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4532' c='_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4997' c='_ZL17mayTailCallThisCCj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5024' u='r' c='_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5224' u='r' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='96' u='r' c='_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='125' u='r' c='_ZNK4llvm19AArch64RegisterInfo24getDarwinCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='191' u='r' c='_ZNK4llvm19AArch64RegisterInfo26getDarwinCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='226' u='r' c='_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
