// Seed: 2438824286
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    output wor id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri id_9,
    input tri id_10,
    output tri1 id_11,
    input uwire id_12,
    output tri id_13
    , id_24,
    input tri id_14,
    input wire id_15,
    input wire id_16
    , id_25,
    input supply0 id_17,
    output tri id_18,
    input wor id_19,
    output tri id_20,
    output uwire id_21,
    output supply1 id_22
);
endmodule
module module_1 #(
    parameter id_5 = 32'd54
) (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input supply1 _id_5,
    output tri id_6,
    input tri0 id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri0 id_12
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_8,
      id_4,
      id_1,
      id_4,
      id_4,
      id_7,
      id_11,
      id_0,
      id_10,
      id_6,
      id_1,
      id_0,
      id_10,
      id_2,
      id_11,
      id_7,
      id_8,
      id_10,
      id_12,
      id_0,
      id_12
  );
  wire [id_5 : 1  +  -1] id_14;
endmodule
