#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Oct 24 19:05:03 2022
# Process ID: 13208
# Current directory: C:/Users/17072/Desktop/4010_lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17456 C:\Users\17072\Desktop\4010_lab_4\4010_lab_4.xpr
# Log file: C:/Users/17072/Desktop/4010_lab_4/vivado.log
# Journal file: C:/Users/17072/Desktop/4010_lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.062 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new
close [ open C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv w ]
add_files C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv
update_compile_order -fileset sources_1
set_property top datapath [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Mon Oct 24 19:52:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_extender_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_extender_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj sign_extender_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xelab -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extender_tb_behav xil_defaultlib.sign_extender_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extender_tb_behav xil_defaultlib.sign_extender_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_extender_tb_behav -key {Behavioral:sim_1:Functional:sign_extender_tb} -tclbatch {sign_extender_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_extender_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_extender_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1121.062 ; gain = 0.000
move_files -fileset sim_1 [get_files  C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
move_files [get_files  C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv]
update_compile_order -fileset sources_1
set_property top datapath [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'datapath'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xelab -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_behav xil_defaultlib.datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_plus_4
Compiling module xil_defaultlib.pc_target
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xsim.dir/datapath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xsim.dir/datapath_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 24 19:55:31 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 24 19:55:31 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_behav -key {Behavioral:sim_1:Functional:datapath} -tclbatch {datapath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1121.062 ; gain = 0.000
add_force {/datapath/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps -cancel_after 1000ns
run all
remove_forces { {/datapath/clk} }
add_force {/datapath/clk} -radix hex {1 0ns}
run all
remove_forces { {/datapath/clk} }
add_force {/datapath/PCSrc} -radix hex {0 0ns}
run all
add_force {/datapath/clk} -radix hex {1 0ns}
add_force {/datapath/ALUSrc} -radix hex {1 0ns}
file mkdir C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv w ]
add_files -fileset sim_1 C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv
update_compile_order -fileset sim_1
set_property top tb_datapath [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_datapath'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.062 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_datapath'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv:39]
ERROR: [VRFC 10-2989] 'PCNext' is not declared [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv:39]
ERROR: [VRFC 10-2865] module 'tb_datapath' ignored due to previous errors [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_datapath'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
ERROR: [VRFC 10-2989] 'PCNext' is not declared [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv:39]
ERROR: [VRFC 10-2865] module 'tb_datapath' ignored due to previous errors [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_datapath'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xelab -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_plus_4
Compiling module xil_defaultlib.pc_target
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.tb_datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_datapath_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xsim.dir/tb_datapath_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/xsim.dir/tb_datapath_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 24 20:21:20 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 24 20:21:20 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_datapath_behav -key {Behavioral:sim_1:Functional:tb_datapath} -tclbatch {tb_datapath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1121.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1578.543 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_datapath'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_datapath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
"xelab -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto df0b0ef311064cb08a34cc130889ab8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_plus_4
Compiling module xil_defaultlib.pc_target
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.tb_datapath
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_datapath_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_datapath_behav -key {Behavioral:sim_1:Functional:tb_datapath} -tclbatch {tb_datapath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: PC did not increment by PC + offset as expected.
Time: 60 ns  Iteration: 0  Process: /tb_datapath/Initial36_1  Scope: tb_datapath  File: C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv Line: 43
$finish called at time : 60 ns : File "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.723 ; gain = 27.180
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: datapath
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1737.664 ; gain = 131.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv:19]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv:17]
INFO: [Synth 8-6157] synthesizing module 'pc_plus_4' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus_4' (2#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv:17]
INFO: [Synth 8-6157] synthesizing module 'pc_target' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'pc_target' (3#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv:18]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (4#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/register_file.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/register_file.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sign_extender' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/sign_extender.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extender' (6#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/sign_extender.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux3_1' [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux3_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux3_1' (8#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux3_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (9#1) [C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1810.887 ; gain = 205.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.887 ; gain = 205.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.887 ; gain = 205.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1810.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.145 ; gain = 390.422
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1996.145 ; gain = 390.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 21:29:36 2022...
