multiline_comment|/*&n; *   ALSA modem driver for Intel ICH (i8x0) chipsets&n; *&n; *&t;Copyright (c) 2000 Jaroslav Kysela &lt;perex@suse.cz&gt;&n; *&n; *   This is modified (by Sasha Khapyorsky &lt;sashak@smlink.com&gt;) version&n; *   of ALSA ICH sound driver intel8x0.c .&n; *&n; *&n; *   This program is free software; you can redistribute it and/or modify&n; *   it under the terms of the GNU General Public License as published by&n; *   the Free Software Foundation; either version 2 of the License, or&n; *   (at your option) any later version.&n; *&n; *   This program is distributed in the hope that it will be useful,&n; *   but WITHOUT ANY WARRANTY; without even the implied warranty of&n; *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; *   GNU General Public License for more details.&n; *&n; *   You should have received a copy of the GNU General Public License&n; *   along with this program; if not, write to the Free Software&n; *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA&n; *&n; */
macro_line|#include &lt;sound/driver.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/moduleparam.h&gt;
macro_line|#include &lt;sound/core.h&gt;
macro_line|#include &lt;sound/pcm.h&gt;
macro_line|#include &lt;sound/ac97_codec.h&gt;
macro_line|#include &lt;sound/info.h&gt;
macro_line|#include &lt;sound/control.h&gt;
macro_line|#include &lt;sound/initval.h&gt;
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Jaroslav Kysela &lt;perex@suse.cz&gt;&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;Intel 82801AA,82901AB,i810,i820,i830,i840,i845,MX440; SiS 7013; NVidia MCP/2/2S/3 modems&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
id|MODULE_SUPPORTED_DEVICE
c_func
(paren
l_string|&quot;{{Intel,82801AA-ICH},&quot;
l_string|&quot;{Intel,82901AB-ICH0},&quot;
l_string|&quot;{Intel,82801BA-ICH2},&quot;
l_string|&quot;{Intel,82801CA-ICH3},&quot;
l_string|&quot;{Intel,82801DB-ICH4},&quot;
l_string|&quot;{Intel,ICH5},&quot;
l_string|&quot;{Intel,MX440},&quot;
l_string|&quot;{SiS,7013},&quot;
l_string|&quot;{NVidia,NForce Modem},&quot;
l_string|&quot;{NVidia,NForce2 Modem},&quot;
l_string|&quot;{NVidia,NForce2s Modem},&quot;
l_string|&quot;{NVidia,NForce3 Modem},&quot;
l_string|&quot;{AMD,AMD768}}&quot;
)paren
suffix:semicolon
DECL|variable|index
r_static
r_int
id|index
(braket
id|SNDRV_CARDS
)braket
op_assign
(brace
(braket
l_int|0
dot
dot
dot
(paren
id|SNDRV_CARDS
op_minus
l_int|1
)paren
)braket
op_assign
op_minus
l_int|2
)brace
suffix:semicolon
multiline_comment|/* Exclude the first card */
DECL|variable|id
r_static
r_char
op_star
id|id
(braket
id|SNDRV_CARDS
)braket
op_assign
id|SNDRV_DEFAULT_STR
suffix:semicolon
multiline_comment|/* ID for this card */
DECL|variable|enable
r_static
r_int
id|enable
(braket
id|SNDRV_CARDS
)braket
op_assign
id|SNDRV_DEFAULT_ENABLE_PNP
suffix:semicolon
multiline_comment|/* Enable this card */
DECL|variable|ac97_clock
r_static
r_int
id|ac97_clock
(braket
id|SNDRV_CARDS
)braket
op_assign
(brace
(braket
l_int|0
dot
dot
dot
(paren
id|SNDRV_CARDS
op_minus
l_int|1
)paren
)braket
op_assign
l_int|0
)brace
suffix:semicolon
id|module_param_array
c_func
(paren
id|index
comma
r_int
comma
l_int|NULL
comma
l_int|0444
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|index
comma
l_string|&quot;Index value for Intel i8x0 modemcard.&quot;
)paren
suffix:semicolon
id|module_param_array
c_func
(paren
id|id
comma
id|charp
comma
l_int|NULL
comma
l_int|0444
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|id
comma
l_string|&quot;ID string for Intel i8x0 modemcard.&quot;
)paren
suffix:semicolon
id|module_param_array
c_func
(paren
id|enable
comma
r_bool
comma
l_int|NULL
comma
l_int|0444
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|enable
comma
l_string|&quot;Enable Intel i8x0 modemcard.&quot;
)paren
suffix:semicolon
id|module_param_array
c_func
(paren
id|ac97_clock
comma
r_int
comma
l_int|NULL
comma
l_int|0444
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|ac97_clock
comma
l_string|&quot;AC&squot;97 codec clock (0 = auto-detect).&quot;
)paren
suffix:semicolon
multiline_comment|/*&n; *  Direct registers&n; */
macro_line|#ifndef PCI_DEVICE_ID_INTEL_82801_6
DECL|macro|PCI_DEVICE_ID_INTEL_82801_6
mdefine_line|#define PCI_DEVICE_ID_INTEL_82801_6     0x2416
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_INTEL_82901_6
DECL|macro|PCI_DEVICE_ID_INTEL_82901_6
mdefine_line|#define PCI_DEVICE_ID_INTEL_82901_6     0x2426
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_INTEL_82801BA_6
DECL|macro|PCI_DEVICE_ID_INTEL_82801BA_6
mdefine_line|#define PCI_DEVICE_ID_INTEL_82801BA_6   0x2446
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_INTEL_440MX_6
DECL|macro|PCI_DEVICE_ID_INTEL_440MX_6
mdefine_line|#define PCI_DEVICE_ID_INTEL_440MX_6     0x7196
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_INTEL_ICH3_6
DECL|macro|PCI_DEVICE_ID_INTEL_ICH3_6
mdefine_line|#define PCI_DEVICE_ID_INTEL_ICH3_6&t;0x2486
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_INTEL_ICH4_6
DECL|macro|PCI_DEVICE_ID_INTEL_ICH4_6
mdefine_line|#define PCI_DEVICE_ID_INTEL_ICH4_6&t;0x24c6
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_INTEL_ICH5_6
DECL|macro|PCI_DEVICE_ID_INTEL_ICH5_6
mdefine_line|#define PCI_DEVICE_ID_INTEL_ICH5_6&t;0x24d6
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_SI_7013
DECL|macro|PCI_DEVICE_ID_SI_7013
mdefine_line|#define PCI_DEVICE_ID_SI_7013&t;&t;0x7013
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_NVIDIA_MCP_MODEM
DECL|macro|PCI_DEVICE_ID_NVIDIA_MCP_MODEM
mdefine_line|#define PCI_DEVICE_ID_NVIDIA_MCP_MODEM&t;0x01c1
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_NVIDIA_MCP2_MODEM
DECL|macro|PCI_DEVICE_ID_NVIDIA_MCP2_MODEM
mdefine_line|#define PCI_DEVICE_ID_NVIDIA_MCP2_MODEM&t;0x0069
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_NVIDIA_MCP2S_MODEM
DECL|macro|PCI_DEVICE_ID_NVIDIA_MCP2S_MODEM
mdefine_line|#define PCI_DEVICE_ID_NVIDIA_MCP2S_MODEM 0x0089
macro_line|#endif
macro_line|#ifndef PCI_DEVICE_ID_NVIDIA_MCP3_MODEM
DECL|macro|PCI_DEVICE_ID_NVIDIA_MCP3_MODEM
mdefine_line|#define PCI_DEVICE_ID_NVIDIA_MCP3_MODEM&t;0x00d9
macro_line|#endif
DECL|enumerator|DEVICE_INTEL
DECL|enumerator|DEVICE_SIS
DECL|enumerator|DEVICE_ALI
DECL|enumerator|DEVICE_NFORCE
r_enum
(brace
id|DEVICE_INTEL
comma
id|DEVICE_SIS
comma
id|DEVICE_ALI
comma
id|DEVICE_NFORCE
)brace
suffix:semicolon
DECL|macro|ICHREG
mdefine_line|#define ICHREG(x) ICH_REG_##x
DECL|macro|DEFINE_REGSET
mdefine_line|#define DEFINE_REGSET(name,base) &bslash;&n;enum { &bslash;&n;&t;ICH_REG_##name##_BDBAR&t;= base + 0x0,&t;/* dword - buffer descriptor list base address */ &bslash;&n;&t;ICH_REG_##name##_CIV&t;= base + 0x04,&t;/* byte - current index value */ &bslash;&n;&t;ICH_REG_##name##_LVI&t;= base + 0x05,&t;/* byte - last valid index */ &bslash;&n;&t;ICH_REG_##name##_SR&t;= base + 0x06,&t;/* byte - status register */ &bslash;&n;&t;ICH_REG_##name##_PICB&t;= base + 0x08,&t;/* word - position in current buffer */ &bslash;&n;&t;ICH_REG_##name##_PIV&t;= base + 0x0a,&t;/* byte - prefetched index value */ &bslash;&n;&t;ICH_REG_##name##_CR&t;= base + 0x0b,&t;/* byte - control register */ &bslash;&n;};
multiline_comment|/* busmaster blocks */
id|DEFINE_REGSET
c_func
(paren
id|OFF
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* offset */
multiline_comment|/* values for each busmaster block */
multiline_comment|/* LVI */
DECL|macro|ICH_REG_LVI_MASK
mdefine_line|#define ICH_REG_LVI_MASK&t;&t;0x1f
multiline_comment|/* SR */
DECL|macro|ICH_FIFOE
mdefine_line|#define ICH_FIFOE&t;&t;&t;0x10&t;/* FIFO error */
DECL|macro|ICH_BCIS
mdefine_line|#define ICH_BCIS&t;&t;&t;0x08&t;/* buffer completion interrupt status */
DECL|macro|ICH_LVBCI
mdefine_line|#define ICH_LVBCI&t;&t;&t;0x04&t;/* last valid buffer completion interrupt */
DECL|macro|ICH_CELV
mdefine_line|#define ICH_CELV&t;&t;&t;0x02&t;/* current equals last valid */
DECL|macro|ICH_DCH
mdefine_line|#define ICH_DCH&t;&t;&t;&t;0x01&t;/* DMA controller halted */
multiline_comment|/* PIV */
DECL|macro|ICH_REG_PIV_MASK
mdefine_line|#define ICH_REG_PIV_MASK&t;&t;0x1f&t;/* mask */
multiline_comment|/* CR */
DECL|macro|ICH_IOCE
mdefine_line|#define ICH_IOCE&t;&t;&t;0x10&t;/* interrupt on completion enable */
DECL|macro|ICH_FEIE
mdefine_line|#define ICH_FEIE&t;&t;&t;0x08&t;/* fifo error interrupt enable */
DECL|macro|ICH_LVBIE
mdefine_line|#define ICH_LVBIE&t;&t;&t;0x04&t;/* last valid buffer interrupt enable */
DECL|macro|ICH_RESETREGS
mdefine_line|#define ICH_RESETREGS&t;&t;&t;0x02&t;/* reset busmaster registers */
DECL|macro|ICH_STARTBM
mdefine_line|#define ICH_STARTBM&t;&t;&t;0x01&t;/* start busmaster operation */
multiline_comment|/* global block */
DECL|macro|ICH_REG_GLOB_CNT
mdefine_line|#define ICH_REG_GLOB_CNT&t;&t;0x3c&t;/* dword - global control */
DECL|macro|ICH_TRIE
mdefine_line|#define   ICH_TRIE&t;&t;0x00000040&t;/* tertiary resume interrupt enable */
DECL|macro|ICH_SRIE
mdefine_line|#define   ICH_SRIE&t;&t;0x00000020&t;/* secondary resume interrupt enable */
DECL|macro|ICH_PRIE
mdefine_line|#define   ICH_PRIE&t;&t;0x00000010&t;/* primary resume interrupt enable */
DECL|macro|ICH_ACLINK
mdefine_line|#define   ICH_ACLINK&t;&t;0x00000008&t;/* AClink shut off */
DECL|macro|ICH_AC97WARM
mdefine_line|#define   ICH_AC97WARM&t;&t;0x00000004&t;/* AC&squot;97 warm reset */
DECL|macro|ICH_AC97COLD
mdefine_line|#define   ICH_AC97COLD&t;&t;0x00000002&t;/* AC&squot;97 cold reset */
DECL|macro|ICH_GIE
mdefine_line|#define   ICH_GIE&t;&t;0x00000001&t;/* GPI interrupt enable */
DECL|macro|ICH_REG_GLOB_STA
mdefine_line|#define ICH_REG_GLOB_STA&t;&t;0x40&t;/* dword - global status */
DECL|macro|ICH_TRI
mdefine_line|#define   ICH_TRI&t;&t;0x20000000&t;/* ICH4: tertiary (AC_SDIN2) resume interrupt */
DECL|macro|ICH_TCR
mdefine_line|#define   ICH_TCR&t;&t;0x10000000&t;/* ICH4: tertiary (AC_SDIN2) codec ready */
DECL|macro|ICH_BCS
mdefine_line|#define   ICH_BCS&t;&t;0x08000000&t;/* ICH4: bit clock stopped */
DECL|macro|ICH_SPINT
mdefine_line|#define   ICH_SPINT&t;&t;0x04000000&t;/* ICH4: S/PDIF interrupt */
DECL|macro|ICH_P2INT
mdefine_line|#define   ICH_P2INT&t;&t;0x02000000&t;/* ICH4: PCM2-In interrupt */
DECL|macro|ICH_M2INT
mdefine_line|#define   ICH_M2INT&t;&t;0x01000000&t;/* ICH4: Mic2-In interrupt */
DECL|macro|ICH_SAMPLE_CAP
mdefine_line|#define   ICH_SAMPLE_CAP&t;0x00c00000&t;/* ICH4: sample capability bits (RO) */
DECL|macro|ICH_MULTICHAN_CAP
mdefine_line|#define   ICH_MULTICHAN_CAP&t;0x00300000&t;/* ICH4: multi-channel capability bits (RO) */
DECL|macro|ICH_MD3
mdefine_line|#define   ICH_MD3&t;&t;0x00020000&t;/* modem power down semaphore */
DECL|macro|ICH_AD3
mdefine_line|#define   ICH_AD3&t;&t;0x00010000&t;/* audio power down semaphore */
DECL|macro|ICH_RCS
mdefine_line|#define   ICH_RCS&t;&t;0x00008000&t;/* read completion status */
DECL|macro|ICH_BIT3
mdefine_line|#define   ICH_BIT3&t;&t;0x00004000&t;/* bit 3 slot 12 */
DECL|macro|ICH_BIT2
mdefine_line|#define   ICH_BIT2&t;&t;0x00002000&t;/* bit 2 slot 12 */
DECL|macro|ICH_BIT1
mdefine_line|#define   ICH_BIT1&t;&t;0x00001000&t;/* bit 1 slot 12 */
DECL|macro|ICH_SRI
mdefine_line|#define   ICH_SRI&t;&t;0x00000800&t;/* secondary (AC_SDIN1) resume interrupt */
DECL|macro|ICH_PRI
mdefine_line|#define   ICH_PRI&t;&t;0x00000400&t;/* primary (AC_SDIN0) resume interrupt */
DECL|macro|ICH_SCR
mdefine_line|#define   ICH_SCR&t;&t;0x00000200&t;/* secondary (AC_SDIN1) codec ready */
DECL|macro|ICH_PCR
mdefine_line|#define   ICH_PCR&t;&t;0x00000100&t;/* primary (AC_SDIN0) codec ready */
DECL|macro|ICH_MCINT
mdefine_line|#define   ICH_MCINT&t;&t;0x00000080&t;/* MIC capture interrupt */
DECL|macro|ICH_POINT
mdefine_line|#define   ICH_POINT&t;&t;0x00000040&t;/* playback interrupt */
DECL|macro|ICH_PIINT
mdefine_line|#define   ICH_PIINT&t;&t;0x00000020&t;/* capture interrupt */
DECL|macro|ICH_NVSPINT
mdefine_line|#define   ICH_NVSPINT&t;&t;0x00000010&t;/* nforce spdif interrupt */
DECL|macro|ICH_MOINT
mdefine_line|#define   ICH_MOINT&t;&t;0x00000004&t;/* modem playback interrupt */
DECL|macro|ICH_MIINT
mdefine_line|#define   ICH_MIINT&t;&t;0x00000002&t;/* modem capture interrupt */
DECL|macro|ICH_GSCI
mdefine_line|#define   ICH_GSCI&t;&t;0x00000001&t;/* GPI status change interrupt */
DECL|macro|ICH_REG_ACC_SEMA
mdefine_line|#define ICH_REG_ACC_SEMA&t;&t;0x44&t;/* byte - codec write semaphore */
DECL|macro|ICH_CAS
mdefine_line|#define   ICH_CAS&t;&t;0x01&t;&t;/* codec access semaphore */
DECL|macro|ICH_MAX_FRAGS
mdefine_line|#define ICH_MAX_FRAGS&t;&t;32&t;&t;/* max hw frags */
multiline_comment|/*&n; *  &n; */
DECL|enumerator|ICHD_MDMIN
DECL|enumerator|ICHD_MDMOUT
DECL|enumerator|ICHD_MDMLAST
r_enum
(brace
id|ICHD_MDMIN
comma
id|ICHD_MDMOUT
comma
id|ICHD_MDMLAST
op_assign
id|ICHD_MDMOUT
)brace
suffix:semicolon
DECL|enumerator|ALID_MDMIN
DECL|enumerator|ALID_MDMOUT
DECL|enumerator|ALID_MDMLAST
r_enum
(brace
id|ALID_MDMIN
comma
id|ALID_MDMOUT
comma
id|ALID_MDMLAST
op_assign
id|ALID_MDMOUT
)brace
suffix:semicolon
DECL|macro|get_ichdev
mdefine_line|#define get_ichdev(substream) (ichdev_t *)(substream-&gt;runtime-&gt;private_data)
r_typedef
r_struct
(brace
DECL|member|ichd
r_int
r_int
id|ichd
suffix:semicolon
multiline_comment|/* ich device number */
DECL|member|reg_offset
r_int
r_int
id|reg_offset
suffix:semicolon
multiline_comment|/* offset to bmaddr */
DECL|member|bdbar
id|u32
op_star
id|bdbar
suffix:semicolon
multiline_comment|/* CPU address (32bit) */
DECL|member|bdbar_addr
r_int
r_int
id|bdbar_addr
suffix:semicolon
multiline_comment|/* PCI bus address (32bit) */
DECL|member|substream
id|snd_pcm_substream_t
op_star
id|substream
suffix:semicolon
DECL|member|physbuf
r_int
r_int
id|physbuf
suffix:semicolon
multiline_comment|/* physical address (32bit) */
DECL|member|size
r_int
r_int
id|size
suffix:semicolon
DECL|member|fragsize
r_int
r_int
id|fragsize
suffix:semicolon
DECL|member|fragsize1
r_int
r_int
id|fragsize1
suffix:semicolon
DECL|member|position
r_int
r_int
id|position
suffix:semicolon
DECL|member|frags
r_int
id|frags
suffix:semicolon
DECL|member|lvi
r_int
id|lvi
suffix:semicolon
DECL|member|lvi_frag
r_int
id|lvi_frag
suffix:semicolon
DECL|member|civ
r_int
id|civ
suffix:semicolon
DECL|member|ack
r_int
id|ack
suffix:semicolon
DECL|member|ack_reload
r_int
id|ack_reload
suffix:semicolon
DECL|member|ack_bit
r_int
r_int
id|ack_bit
suffix:semicolon
DECL|member|roff_sr
r_int
r_int
id|roff_sr
suffix:semicolon
DECL|member|roff_picb
r_int
r_int
id|roff_picb
suffix:semicolon
DECL|member|int_sta_mask
r_int
r_int
id|int_sta_mask
suffix:semicolon
multiline_comment|/* interrupt status mask */
DECL|member|ali_slot
r_int
r_int
id|ali_slot
suffix:semicolon
multiline_comment|/* ALI DMA slot */
DECL|member|ac97
id|ac97_t
op_star
id|ac97
suffix:semicolon
DECL|typedef|ichdev_t
)brace
id|ichdev_t
suffix:semicolon
DECL|typedef|intel8x0_t
r_typedef
r_struct
id|_snd_intel8x0m
id|intel8x0_t
suffix:semicolon
DECL|struct|_snd_intel8x0m
r_struct
id|_snd_intel8x0m
(brace
DECL|member|device_type
r_int
r_int
id|device_type
suffix:semicolon
DECL|member|irq
r_int
id|irq
suffix:semicolon
DECL|member|mmio
r_int
r_int
id|mmio
suffix:semicolon
DECL|member|addr
r_int
r_int
id|addr
suffix:semicolon
DECL|member|remap_addr
r_void
id|__iomem
op_star
id|remap_addr
suffix:semicolon
DECL|member|bm_mmio
r_int
r_int
id|bm_mmio
suffix:semicolon
DECL|member|bmaddr
r_int
r_int
id|bmaddr
suffix:semicolon
DECL|member|remap_bmaddr
r_void
id|__iomem
op_star
id|remap_bmaddr
suffix:semicolon
DECL|member|pci
r_struct
id|pci_dev
op_star
id|pci
suffix:semicolon
DECL|member|card
id|snd_card_t
op_star
id|card
suffix:semicolon
DECL|member|pcm_devs
r_int
id|pcm_devs
suffix:semicolon
DECL|member|pcm
id|snd_pcm_t
op_star
id|pcm
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|ichd
id|ichdev_t
id|ichd
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|in_ac97_init
r_int
r_int
id|in_ac97_init
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ac97_bus
id|ac97_bus_t
op_star
id|ac97_bus
suffix:semicolon
DECL|member|ac97
id|ac97_t
op_star
id|ac97
suffix:semicolon
DECL|member|reg_lock
id|spinlock_t
id|reg_lock
suffix:semicolon
DECL|member|bdbars
r_struct
id|snd_dma_buffer
id|bdbars
suffix:semicolon
DECL|member|bdbars_count
id|u32
id|bdbars_count
suffix:semicolon
DECL|member|int_sta_reg
id|u32
id|int_sta_reg
suffix:semicolon
multiline_comment|/* interrupt status register */
DECL|member|int_sta_mask
id|u32
id|int_sta_mask
suffix:semicolon
multiline_comment|/* interrupt status mask */
DECL|member|pcm_pos_shift
r_int
r_int
id|pcm_pos_shift
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|snd_intel8x0m_ids
r_static
r_struct
id|pci_device_id
id|snd_intel8x0m_ids
(braket
)braket
op_assign
(brace
(brace
l_int|0x8086
comma
l_int|0x2416
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* 82801AA */
(brace
l_int|0x8086
comma
l_int|0x2426
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* 82901AB */
(brace
l_int|0x8086
comma
l_int|0x2446
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* 82801BA */
(brace
l_int|0x8086
comma
l_int|0x2486
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* ICH3 */
(brace
l_int|0x8086
comma
l_int|0x24c6
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* ICH4 */
(brace
l_int|0x8086
comma
l_int|0x24d6
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* ICH5 */
(brace
l_int|0x8086
comma
l_int|0x7196
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* 440MX */
(brace
l_int|0x1022
comma
l_int|0x7446
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* AMD768 */
(brace
l_int|0x1039
comma
l_int|0x7013
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_SIS
)brace
comma
multiline_comment|/* SI7013 */
(brace
l_int|0x10de
comma
l_int|0x01c1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_NFORCE
)brace
comma
multiline_comment|/* NFORCE */
(brace
l_int|0x10de
comma
l_int|0x0069
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_NFORCE
)brace
comma
multiline_comment|/* NFORCE2 */
(brace
l_int|0x10de
comma
l_int|0x0089
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_NFORCE
)brace
comma
multiline_comment|/* NFORCE2s */
(brace
l_int|0x10de
comma
l_int|0x00d9
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_NFORCE
)brace
comma
multiline_comment|/* NFORCE3 */
macro_line|#if 0
(brace
l_int|0x1022
comma
l_int|0x746d
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_INTEL
)brace
comma
multiline_comment|/* AMD8111 */
(brace
l_int|0x10b9
comma
l_int|0x5455
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
id|DEVICE_ALI
)brace
comma
multiline_comment|/* Ali5455 */
macro_line|#endif
(brace
l_int|0
comma
)brace
)brace
suffix:semicolon
r_static
r_int
id|snd_intel8x0m_switch_default_get
c_func
(paren
id|snd_kcontrol_t
op_star
id|kcontrol
comma
id|snd_ctl_elem_value_t
op_star
id|ucontrol
)paren
suffix:semicolon
r_static
r_int
id|snd_intel8x0m_switch_default_put
c_func
(paren
id|snd_kcontrol_t
op_star
id|kcontrol
comma
id|snd_ctl_elem_value_t
op_star
id|ucontrol
)paren
suffix:semicolon
r_static
r_int
id|snd_intel8x0m_switch_default_info
c_func
(paren
id|snd_kcontrol_t
op_star
id|kcontrol
comma
id|snd_ctl_elem_info_t
op_star
id|uinfo
)paren
suffix:semicolon
DECL|macro|PRIVATE_VALUE_INITIALIZER
mdefine_line|#define PRIVATE_VALUE_INITIALIZER(r,m) (((r) &amp; 0xffff) &lt;&lt; 16 | ((m) &amp; 0xffff))
DECL|macro|PRIVATE_VALUE_MASK
mdefine_line|#define PRIVATE_VALUE_MASK(control) ((control)-&gt;private_value &amp; 0xffff)
DECL|macro|PRIVATE_VALUE_REG
mdefine_line|#define PRIVATE_VALUE_REG(control) (((control)-&gt;private_value &gt;&gt; 16) &amp; 0xffff)
DECL|variable|__devinitdata
r_static
id|snd_kcontrol_new_t
id|snd_intel8x0m_mixer_switches
(braket
)braket
id|__devinitdata
op_assign
(brace
(brace
dot
id|name
op_assign
l_string|&quot;Off-hook Switch&quot;
comma
dot
id|iface
op_assign
id|SNDRV_CTL_ELEM_IFACE_MIXER
comma
dot
id|info
op_assign
id|snd_intel8x0m_switch_default_info
comma
dot
id|get
op_assign
id|snd_intel8x0m_switch_default_get
comma
dot
id|put
op_assign
id|snd_intel8x0m_switch_default_put
comma
dot
id|private_value
op_assign
id|PRIVATE_VALUE_INITIALIZER
c_func
(paren
id|AC97_GPIO_STATUS
comma
id|AC97_GPIO_LINE1_OH
)paren
)brace
)brace
suffix:semicolon
id|MODULE_DEVICE_TABLE
c_func
(paren
id|pci
comma
id|snd_intel8x0m_ids
)paren
suffix:semicolon
DECL|function|snd_intel8x0m_switch_default_info
r_static
r_int
id|snd_intel8x0m_switch_default_info
c_func
(paren
id|snd_kcontrol_t
op_star
id|kcontrol
comma
id|snd_ctl_elem_info_t
op_star
id|uinfo
)paren
(brace
id|uinfo-&gt;type
op_assign
id|SNDRV_CTL_ELEM_TYPE_BOOLEAN
suffix:semicolon
id|uinfo-&gt;count
op_assign
l_int|1
suffix:semicolon
id|uinfo-&gt;value.integer.min
op_assign
l_int|0
suffix:semicolon
id|uinfo-&gt;value.integer.max
op_assign
l_int|1
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_switch_default_get
r_static
r_int
id|snd_intel8x0m_switch_default_get
c_func
(paren
id|snd_kcontrol_t
op_star
id|kcontrol
comma
id|snd_ctl_elem_value_t
op_star
id|ucontrol
)paren
(brace
r_int
r_int
id|mask
op_assign
id|PRIVATE_VALUE_MASK
c_func
(paren
id|kcontrol
)paren
suffix:semicolon
r_int
r_int
id|reg
op_assign
id|PRIVATE_VALUE_REG
c_func
(paren
id|kcontrol
)paren
suffix:semicolon
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_kcontrol_chip
c_func
(paren
id|kcontrol
)paren
suffix:semicolon
r_int
r_int
id|status
suffix:semicolon
id|status
op_assign
id|snd_ac97_read
c_func
(paren
id|chip-&gt;ac97
comma
id|reg
)paren
op_amp
id|mask
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
id|ucontrol-&gt;value.integer.value
(braket
l_int|0
)braket
op_assign
id|status
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_switch_default_put
r_static
r_int
id|snd_intel8x0m_switch_default_put
c_func
(paren
id|snd_kcontrol_t
op_star
id|kcontrol
comma
id|snd_ctl_elem_value_t
op_star
id|ucontrol
)paren
(brace
r_int
r_int
id|mask
op_assign
id|PRIVATE_VALUE_MASK
c_func
(paren
id|kcontrol
)paren
suffix:semicolon
r_int
r_int
id|reg
op_assign
id|PRIVATE_VALUE_REG
c_func
(paren
id|kcontrol
)paren
suffix:semicolon
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_kcontrol_chip
c_func
(paren
id|kcontrol
)paren
suffix:semicolon
r_int
r_int
id|new_status
op_assign
id|ucontrol-&gt;value.integer.value
(braket
l_int|0
)braket
ques
c_cond
id|mask
suffix:colon
op_complement
id|mask
suffix:semicolon
r_return
id|snd_ac97_update_bits
c_func
(paren
id|chip-&gt;ac97
comma
id|reg
comma
id|mask
comma
id|new_status
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Lowlevel I/O - busmaster&n; */
DECL|function|igetbyte
r_static
id|u8
id|igetbyte
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;bm_mmio
)paren
r_return
id|readb
c_func
(paren
id|chip-&gt;remap_bmaddr
op_plus
id|offset
)paren
suffix:semicolon
r_else
r_return
id|inb
c_func
(paren
id|chip-&gt;bmaddr
op_plus
id|offset
)paren
suffix:semicolon
)brace
DECL|function|igetword
r_static
id|u16
id|igetword
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;bm_mmio
)paren
r_return
id|readw
c_func
(paren
id|chip-&gt;remap_bmaddr
op_plus
id|offset
)paren
suffix:semicolon
r_else
r_return
id|inw
c_func
(paren
id|chip-&gt;bmaddr
op_plus
id|offset
)paren
suffix:semicolon
)brace
DECL|function|igetdword
r_static
id|u32
id|igetdword
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;bm_mmio
)paren
r_return
id|readl
c_func
(paren
id|chip-&gt;remap_bmaddr
op_plus
id|offset
)paren
suffix:semicolon
r_else
r_return
id|inl
c_func
(paren
id|chip-&gt;bmaddr
op_plus
id|offset
)paren
suffix:semicolon
)brace
DECL|function|iputbyte
r_static
r_void
id|iputbyte
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
comma
id|u8
id|val
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;bm_mmio
)paren
id|writeb
c_func
(paren
id|val
comma
id|chip-&gt;remap_bmaddr
op_plus
id|offset
)paren
suffix:semicolon
r_else
id|outb
c_func
(paren
id|val
comma
id|chip-&gt;bmaddr
op_plus
id|offset
)paren
suffix:semicolon
)brace
DECL|function|iputword
r_static
r_void
id|iputword
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
comma
id|u16
id|val
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;bm_mmio
)paren
id|writew
c_func
(paren
id|val
comma
id|chip-&gt;remap_bmaddr
op_plus
id|offset
)paren
suffix:semicolon
r_else
id|outw
c_func
(paren
id|val
comma
id|chip-&gt;bmaddr
op_plus
id|offset
)paren
suffix:semicolon
)brace
DECL|function|iputdword
r_static
r_void
id|iputdword
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
comma
id|u32
id|val
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;bm_mmio
)paren
id|writel
c_func
(paren
id|val
comma
id|chip-&gt;remap_bmaddr
op_plus
id|offset
)paren
suffix:semicolon
r_else
id|outl
c_func
(paren
id|val
comma
id|chip-&gt;bmaddr
op_plus
id|offset
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Lowlevel I/O - AC&squot;97 registers&n; */
DECL|function|iagetword
r_static
id|u16
id|iagetword
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;mmio
)paren
r_return
id|readw
c_func
(paren
id|chip-&gt;remap_addr
op_plus
id|offset
)paren
suffix:semicolon
r_else
r_return
id|inw
c_func
(paren
id|chip-&gt;addr
op_plus
id|offset
)paren
suffix:semicolon
)brace
DECL|function|iaputword
r_static
r_void
id|iaputword
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|u32
id|offset
comma
id|u16
id|val
)paren
(brace
r_if
c_cond
(paren
id|chip-&gt;mmio
)paren
id|writew
c_func
(paren
id|val
comma
id|chip-&gt;remap_addr
op_plus
id|offset
)paren
suffix:semicolon
r_else
id|outw
c_func
(paren
id|val
comma
id|chip-&gt;addr
op_plus
id|offset
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Basic I/O&n; */
multiline_comment|/*&n; * access to AC97 codec via normal i/o (for ICH and SIS7013)&n; */
multiline_comment|/* return the GLOB_STA bit for the corresponding codec */
DECL|function|get_ich_codec_bit
r_static
r_int
r_int
id|get_ich_codec_bit
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
r_int
r_int
id|codec
)paren
(brace
r_static
r_int
r_int
id|codec_bit
(braket
l_int|3
)braket
op_assign
(brace
id|ICH_PCR
comma
id|ICH_SCR
comma
id|ICH_TCR
)brace
suffix:semicolon
id|snd_assert
c_func
(paren
id|codec
OL
l_int|3
comma
r_return
id|ICH_PCR
)paren
suffix:semicolon
r_return
id|codec_bit
(braket
id|codec
)braket
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_codec_semaphore
r_static
r_int
id|snd_intel8x0m_codec_semaphore
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
r_int
r_int
id|codec
)paren
(brace
r_int
id|time
suffix:semicolon
r_if
c_cond
(paren
id|codec
OG
l_int|1
)paren
r_return
op_minus
id|EIO
suffix:semicolon
id|codec
op_assign
id|get_ich_codec_bit
c_func
(paren
id|chip
comma
id|codec
)paren
suffix:semicolon
multiline_comment|/* codec ready ? */
r_if
c_cond
(paren
(paren
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
op_amp
id|codec
)paren
op_eq
l_int|0
)paren
r_return
op_minus
id|EIO
suffix:semicolon
multiline_comment|/* Anyone holding a semaphore for 1 msec should be shot... */
id|time
op_assign
l_int|100
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|igetbyte
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|ACC_SEMA
)paren
)paren
op_amp
id|ICH_CAS
)paren
)paren
r_return
l_int|0
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|time
op_decrement
)paren
suffix:semicolon
multiline_comment|/* access to some forbidden (non existant) ac97 registers will not&n;&t; * reset the semaphore. So even if you don&squot;t get the semaphore, still&n;&t; * continue the access. We don&squot;t need the semaphore anyway. */
id|snd_printk
c_func
(paren
l_string|&quot;codec_semaphore: semaphore is not ready [0x%x][0x%x]&bslash;n&quot;
comma
id|igetbyte
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|ACC_SEMA
)paren
)paren
comma
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
)paren
suffix:semicolon
id|iagetword
c_func
(paren
id|chip
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* clear semaphore flag */
multiline_comment|/* I don&squot;t care about the semaphore */
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
DECL|function|snd_intel8x0_codec_write
r_static
r_void
id|snd_intel8x0_codec_write
c_func
(paren
id|ac97_t
op_star
id|ac97
comma
r_int
r_int
id|reg
comma
r_int
r_int
id|val
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|ac97-&gt;private_data
suffix:semicolon
r_if
c_cond
(paren
id|snd_intel8x0m_codec_semaphore
c_func
(paren
id|chip
comma
id|ac97-&gt;num
)paren
OL
l_int|0
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|chip-&gt;in_ac97_init
)paren
id|snd_printk
c_func
(paren
l_string|&quot;codec_write %d: semaphore is not ready for register 0x%x&bslash;n&quot;
comma
id|ac97-&gt;num
comma
id|reg
)paren
suffix:semicolon
)brace
id|iaputword
c_func
(paren
id|chip
comma
id|reg
op_plus
id|ac97-&gt;num
op_star
l_int|0x80
comma
id|val
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0_codec_read
r_static
r_int
r_int
id|snd_intel8x0_codec_read
c_func
(paren
id|ac97_t
op_star
id|ac97
comma
r_int
r_int
id|reg
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|ac97-&gt;private_data
suffix:semicolon
r_int
r_int
id|res
suffix:semicolon
r_int
r_int
id|tmp
suffix:semicolon
r_if
c_cond
(paren
id|snd_intel8x0m_codec_semaphore
c_func
(paren
id|chip
comma
id|ac97-&gt;num
)paren
OL
l_int|0
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|chip-&gt;in_ac97_init
)paren
id|snd_printk
c_func
(paren
l_string|&quot;codec_read %d: semaphore is not ready for register 0x%x&bslash;n&quot;
comma
id|ac97-&gt;num
comma
id|reg
)paren
suffix:semicolon
id|res
op_assign
l_int|0xffff
suffix:semicolon
)brace
r_else
(brace
id|res
op_assign
id|iagetword
c_func
(paren
id|chip
comma
id|reg
op_plus
id|ac97-&gt;num
op_star
l_int|0x80
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tmp
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
)paren
op_amp
id|ICH_RCS
)paren
(brace
multiline_comment|/* reset RCS and preserve other R/WC bits */
id|iputdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
comma
id|tmp
op_amp
op_complement
(paren
id|ICH_SRI
op_or
id|ICH_PRI
op_or
id|ICH_TRI
op_or
id|ICH_GSCI
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|chip-&gt;in_ac97_init
)paren
id|snd_printk
c_func
(paren
l_string|&quot;codec_read %d: read timeout for register 0x%x&bslash;n&quot;
comma
id|ac97-&gt;num
comma
id|reg
)paren
suffix:semicolon
id|res
op_assign
l_int|0xffff
suffix:semicolon
)brace
)brace
r_return
id|res
suffix:semicolon
)brace
multiline_comment|/*&n; * DMA I/O&n; */
DECL|function|snd_intel8x0_setup_periods
r_static
r_void
id|snd_intel8x0_setup_periods
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|ichdev_t
op_star
id|ichdev
)paren
(brace
r_int
id|idx
suffix:semicolon
id|u32
op_star
id|bdbar
op_assign
id|ichdev-&gt;bdbar
suffix:semicolon
r_int
r_int
id|port
op_assign
id|ichdev-&gt;reg_offset
suffix:semicolon
id|iputdword
c_func
(paren
id|chip
comma
id|port
op_plus
id|ICH_REG_OFF_BDBAR
comma
id|ichdev-&gt;bdbar_addr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ichdev-&gt;size
op_eq
id|ichdev-&gt;fragsize
)paren
(brace
id|ichdev-&gt;ack_reload
op_assign
id|ichdev-&gt;ack
op_assign
l_int|2
suffix:semicolon
id|ichdev-&gt;fragsize1
op_assign
id|ichdev-&gt;fragsize
op_rshift
l_int|1
suffix:semicolon
r_for
c_loop
(paren
id|idx
op_assign
l_int|0
suffix:semicolon
id|idx
OL
(paren
id|ICH_REG_LVI_MASK
op_plus
l_int|1
)paren
op_star
l_int|2
suffix:semicolon
id|idx
op_add_assign
l_int|4
)paren
(brace
id|bdbar
(braket
id|idx
op_plus
l_int|0
)braket
op_assign
id|cpu_to_le32
c_func
(paren
id|ichdev-&gt;physbuf
)paren
suffix:semicolon
id|bdbar
(braket
id|idx
op_plus
l_int|1
)braket
op_assign
id|cpu_to_le32
c_func
(paren
l_int|0x80000000
op_or
multiline_comment|/* interrupt on completion */
id|ichdev-&gt;fragsize1
op_rshift
id|chip-&gt;pcm_pos_shift
)paren
suffix:semicolon
id|bdbar
(braket
id|idx
op_plus
l_int|2
)braket
op_assign
id|cpu_to_le32
c_func
(paren
id|ichdev-&gt;physbuf
op_plus
(paren
id|ichdev-&gt;size
op_rshift
l_int|1
)paren
)paren
suffix:semicolon
id|bdbar
(braket
id|idx
op_plus
l_int|3
)braket
op_assign
id|cpu_to_le32
c_func
(paren
l_int|0x80000000
op_or
multiline_comment|/* interrupt on completion */
id|ichdev-&gt;fragsize1
op_rshift
id|chip-&gt;pcm_pos_shift
)paren
suffix:semicolon
)brace
id|ichdev-&gt;frags
op_assign
l_int|2
suffix:semicolon
)brace
r_else
(brace
id|ichdev-&gt;ack_reload
op_assign
id|ichdev-&gt;ack
op_assign
l_int|1
suffix:semicolon
id|ichdev-&gt;fragsize1
op_assign
id|ichdev-&gt;fragsize
suffix:semicolon
r_for
c_loop
(paren
id|idx
op_assign
l_int|0
suffix:semicolon
id|idx
OL
(paren
id|ICH_REG_LVI_MASK
op_plus
l_int|1
)paren
op_star
l_int|2
suffix:semicolon
id|idx
op_add_assign
l_int|2
)paren
(brace
id|bdbar
(braket
id|idx
op_plus
l_int|0
)braket
op_assign
id|cpu_to_le32
c_func
(paren
id|ichdev-&gt;physbuf
op_plus
(paren
(paren
(paren
id|idx
op_rshift
l_int|1
)paren
op_star
id|ichdev-&gt;fragsize
)paren
op_mod
id|ichdev-&gt;size
)paren
)paren
suffix:semicolon
id|bdbar
(braket
id|idx
op_plus
l_int|1
)braket
op_assign
id|cpu_to_le32
c_func
(paren
l_int|0x80000000
op_or
multiline_comment|/* interrupt on completion */
id|ichdev-&gt;fragsize
op_rshift
id|chip-&gt;pcm_pos_shift
)paren
suffix:semicolon
singleline_comment|// printk(&quot;bdbar[%i] = 0x%x [0x%x]&bslash;n&quot;, idx + 0, bdbar[idx + 0], bdbar[idx + 1]);
)brace
id|ichdev-&gt;frags
op_assign
id|ichdev-&gt;size
op_div
id|ichdev-&gt;fragsize
suffix:semicolon
)brace
id|iputbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ICH_REG_OFF_LVI
comma
id|ichdev-&gt;lvi
op_assign
id|ICH_REG_LVI_MASK
)paren
suffix:semicolon
id|ichdev-&gt;civ
op_assign
l_int|0
suffix:semicolon
id|iputbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ICH_REG_OFF_CIV
comma
l_int|0
)paren
suffix:semicolon
id|ichdev-&gt;lvi_frag
op_assign
id|ICH_REG_LVI_MASK
op_mod
id|ichdev-&gt;frags
suffix:semicolon
id|ichdev-&gt;position
op_assign
l_int|0
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;lvi_frag = %i, frags = %i, period_size = 0x%x, period_size1 = 0x%x&bslash;n&quot;
comma
id|ichdev-&gt;lvi_frag
comma
id|ichdev-&gt;frags
comma
id|ichdev-&gt;fragsize
comma
id|ichdev-&gt;fragsize1
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* clear interrupts */
id|iputbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ichdev-&gt;roff_sr
comma
id|ICH_FIFOE
op_or
id|ICH_BCIS
op_or
id|ICH_LVBCI
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; *  Interrupt handler&n; */
DECL|function|snd_intel8x0_update
r_static
r_inline
r_void
id|snd_intel8x0_update
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
id|ichdev_t
op_star
id|ichdev
)paren
(brace
r_int
r_int
id|port
op_assign
id|ichdev-&gt;reg_offset
suffix:semicolon
r_int
id|civ
comma
id|i
comma
id|step
suffix:semicolon
r_int
id|ack
op_assign
l_int|0
suffix:semicolon
id|civ
op_assign
id|igetbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ICH_REG_OFF_CIV
)paren
suffix:semicolon
r_if
c_cond
(paren
id|civ
op_eq
id|ichdev-&gt;civ
)paren
(brace
singleline_comment|// snd_printd(&quot;civ same %d&bslash;n&quot;, civ);
id|step
op_assign
l_int|1
suffix:semicolon
id|ichdev-&gt;civ
op_increment
suffix:semicolon
id|ichdev-&gt;civ
op_and_assign
id|ICH_REG_LVI_MASK
suffix:semicolon
)brace
r_else
(brace
id|step
op_assign
id|civ
op_minus
id|ichdev-&gt;civ
suffix:semicolon
r_if
c_cond
(paren
id|step
OL
l_int|0
)paren
id|step
op_add_assign
id|ICH_REG_LVI_MASK
op_plus
l_int|1
suffix:semicolon
singleline_comment|// if (step != 1)
singleline_comment|//&t;snd_printd(&quot;step = %d, %d -&gt; %d&bslash;n&quot;, step, ichdev-&gt;civ, civ);
id|ichdev-&gt;civ
op_assign
id|civ
suffix:semicolon
)brace
id|ichdev-&gt;position
op_add_assign
id|step
op_star
id|ichdev-&gt;fragsize1
suffix:semicolon
id|ichdev-&gt;position
op_mod_assign
id|ichdev-&gt;size
suffix:semicolon
id|ichdev-&gt;lvi
op_add_assign
id|step
suffix:semicolon
id|ichdev-&gt;lvi
op_and_assign
id|ICH_REG_LVI_MASK
suffix:semicolon
id|iputbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ICH_REG_OFF_LVI
comma
id|ichdev-&gt;lvi
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|step
suffix:semicolon
id|i
op_increment
)paren
(brace
id|ichdev-&gt;lvi_frag
op_increment
suffix:semicolon
id|ichdev-&gt;lvi_frag
op_mod_assign
id|ichdev-&gt;frags
suffix:semicolon
id|ichdev-&gt;bdbar
(braket
id|ichdev-&gt;lvi
op_star
l_int|2
)braket
op_assign
id|cpu_to_le32
c_func
(paren
id|ichdev-&gt;physbuf
op_plus
id|ichdev-&gt;lvi_frag
op_star
id|ichdev-&gt;fragsize1
)paren
suffix:semicolon
singleline_comment|// printk(&quot;new: bdbar[%i] = 0x%x [0x%x], prefetch = %i, all = 0x%x, 0x%x&bslash;n&quot;, ichdev-&gt;lvi * 2, ichdev-&gt;bdbar[ichdev-&gt;lvi * 2], ichdev-&gt;bdbar[ichdev-&gt;lvi * 2 + 1], inb(ICH_REG_OFF_PIV + port), inl(port + 4), inb(port + ICH_REG_OFF_CR));
r_if
c_cond
(paren
op_decrement
id|ichdev-&gt;ack
op_eq
l_int|0
)paren
(brace
id|ichdev-&gt;ack
op_assign
id|ichdev-&gt;ack_reload
suffix:semicolon
id|ack
op_assign
l_int|1
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|ack
op_logical_and
id|ichdev-&gt;substream
)paren
(brace
id|spin_unlock
c_func
(paren
op_amp
id|chip-&gt;reg_lock
)paren
suffix:semicolon
id|snd_pcm_period_elapsed
c_func
(paren
id|ichdev-&gt;substream
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|chip-&gt;reg_lock
)paren
suffix:semicolon
)brace
id|iputbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ichdev-&gt;roff_sr
comma
id|ICH_FIFOE
op_or
id|ICH_BCIS
op_or
id|ICH_LVBCI
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0_interrupt
r_static
id|irqreturn_t
id|snd_intel8x0_interrupt
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|dev_id
suffix:semicolon
id|ichdev_t
op_star
id|ichdev
suffix:semicolon
r_int
r_int
id|status
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|chip-&gt;reg_lock
)paren
suffix:semicolon
id|status
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|chip-&gt;int_sta_reg
)paren
suffix:semicolon
r_if
c_cond
(paren
id|status
op_eq
l_int|0xffffffff
)paren
(brace
multiline_comment|/* we are not yet resumed */
id|spin_unlock
c_func
(paren
op_amp
id|chip-&gt;reg_lock
)paren
suffix:semicolon
r_return
id|IRQ_NONE
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|status
op_amp
id|chip-&gt;int_sta_mask
)paren
op_eq
l_int|0
)paren
(brace
r_if
c_cond
(paren
id|status
)paren
id|iputdword
c_func
(paren
id|chip
comma
id|chip-&gt;int_sta_reg
comma
id|status
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|chip-&gt;reg_lock
)paren
suffix:semicolon
r_return
id|IRQ_NONE
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
(brace
id|ichdev
op_assign
op_amp
id|chip-&gt;ichd
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
id|status
op_amp
id|ichdev-&gt;int_sta_mask
)paren
id|snd_intel8x0_update
c_func
(paren
id|chip
comma
id|ichdev
)paren
suffix:semicolon
)brace
multiline_comment|/* ack them */
id|iputdword
c_func
(paren
id|chip
comma
id|chip-&gt;int_sta_reg
comma
id|status
op_amp
id|chip-&gt;int_sta_mask
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|chip-&gt;reg_lock
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
multiline_comment|/*&n; *  PCM part&n; */
DECL|function|snd_intel8x0_pcm_trigger
r_static
r_int
id|snd_intel8x0_pcm_trigger
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
comma
r_int
id|cmd
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_pcm_substream_chip
c_func
(paren
id|substream
)paren
suffix:semicolon
id|ichdev_t
op_star
id|ichdev
op_assign
id|get_ichdev
c_func
(paren
id|substream
)paren
suffix:semicolon
r_int
r_char
id|val
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|port
op_assign
id|ichdev-&gt;reg_offset
suffix:semicolon
r_switch
c_cond
(paren
id|cmd
)paren
(brace
r_case
id|SNDRV_PCM_TRIGGER_START
suffix:colon
r_case
id|SNDRV_PCM_TRIGGER_RESUME
suffix:colon
id|val
op_assign
id|ICH_IOCE
op_or
id|ICH_STARTBM
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SNDRV_PCM_TRIGGER_STOP
suffix:colon
r_case
id|SNDRV_PCM_TRIGGER_SUSPEND
suffix:colon
id|val
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SNDRV_PCM_TRIGGER_PAUSE_PUSH
suffix:colon
id|val
op_assign
id|ICH_IOCE
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SNDRV_PCM_TRIGGER_PAUSE_RELEASE
suffix:colon
id|val
op_assign
id|ICH_IOCE
op_or
id|ICH_STARTBM
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
id|iputbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ICH_REG_OFF_CR
comma
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cmd
op_eq
id|SNDRV_PCM_TRIGGER_STOP
)paren
(brace
multiline_comment|/* wait until DMA stopped */
r_while
c_loop
(paren
op_logical_neg
(paren
id|igetbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ichdev-&gt;roff_sr
)paren
op_amp
id|ICH_DCH
)paren
)paren
suffix:semicolon
multiline_comment|/* reset whole DMA things */
id|iputbyte
c_func
(paren
id|chip
comma
id|port
op_plus
id|ICH_REG_OFF_CR
comma
id|ICH_RESETREGS
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0_hw_params
r_static
r_int
id|snd_intel8x0_hw_params
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
comma
id|snd_pcm_hw_params_t
op_star
id|hw_params
)paren
(brace
r_return
id|snd_pcm_lib_malloc_pages
c_func
(paren
id|substream
comma
id|params_buffer_bytes
c_func
(paren
id|hw_params
)paren
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0_hw_free
r_static
r_int
id|snd_intel8x0_hw_free
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
)paren
(brace
r_return
id|snd_pcm_lib_free_pages
c_func
(paren
id|substream
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0_pcm_pointer
r_static
id|snd_pcm_uframes_t
id|snd_intel8x0_pcm_pointer
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_pcm_substream_chip
c_func
(paren
id|substream
)paren
suffix:semicolon
id|ichdev_t
op_star
id|ichdev
op_assign
id|get_ichdev
c_func
(paren
id|substream
)paren
suffix:semicolon
r_int
id|ptr1
comma
id|ptr
suffix:semicolon
id|ptr1
op_assign
id|igetword
c_func
(paren
id|chip
comma
id|ichdev-&gt;reg_offset
op_plus
id|ichdev-&gt;roff_picb
)paren
op_lshift
id|chip-&gt;pcm_pos_shift
suffix:semicolon
r_if
c_cond
(paren
id|ptr1
op_ne
l_int|0
)paren
id|ptr
op_assign
id|ichdev-&gt;fragsize1
op_minus
id|ptr1
suffix:semicolon
r_else
id|ptr
op_assign
l_int|0
suffix:semicolon
id|ptr
op_add_assign
id|ichdev-&gt;position
suffix:semicolon
r_if
c_cond
(paren
id|ptr
op_ge
id|ichdev-&gt;size
)paren
r_return
l_int|0
suffix:semicolon
r_return
id|bytes_to_frames
c_func
(paren
id|substream-&gt;runtime
comma
id|ptr
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_pcm_trigger
r_static
r_int
id|snd_intel8x0m_pcm_trigger
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
comma
r_int
id|cmd
)paren
(brace
multiline_comment|/* hook off/on on start/stop */
multiline_comment|/* Moved this to mixer control */
r_switch
c_cond
(paren
id|cmd
)paren
(brace
r_case
id|SNDRV_PCM_TRIGGER_START
suffix:colon
r_break
suffix:semicolon
r_case
id|SNDRV_PCM_TRIGGER_STOP
suffix:colon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
r_return
id|snd_intel8x0_pcm_trigger
c_func
(paren
id|substream
comma
id|cmd
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_pcm_prepare
r_static
r_int
id|snd_intel8x0m_pcm_prepare
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_pcm_substream_chip
c_func
(paren
id|substream
)paren
suffix:semicolon
id|snd_pcm_runtime_t
op_star
id|runtime
op_assign
id|substream-&gt;runtime
suffix:semicolon
id|ichdev_t
op_star
id|ichdev
op_assign
id|get_ichdev
c_func
(paren
id|substream
)paren
suffix:semicolon
id|ichdev-&gt;physbuf
op_assign
id|runtime-&gt;dma_addr
suffix:semicolon
id|ichdev-&gt;size
op_assign
id|snd_pcm_lib_buffer_bytes
c_func
(paren
id|substream
)paren
suffix:semicolon
id|ichdev-&gt;fragsize
op_assign
id|snd_pcm_lib_period_bytes
c_func
(paren
id|substream
)paren
suffix:semicolon
id|snd_ac97_write
c_func
(paren
id|ichdev-&gt;ac97
comma
id|AC97_LINE1_RATE
comma
id|runtime-&gt;rate
)paren
suffix:semicolon
id|snd_ac97_write
c_func
(paren
id|ichdev-&gt;ac97
comma
id|AC97_LINE1_LEVEL
comma
l_int|0
)paren
suffix:semicolon
id|snd_intel8x0_setup_periods
c_func
(paren
id|chip
comma
id|ichdev
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|snd_intel8x0m_stream
r_static
id|snd_pcm_hardware_t
id|snd_intel8x0m_stream
op_assign
(brace
dot
id|info
op_assign
(paren
id|SNDRV_PCM_INFO_MMAP
op_or
id|SNDRV_PCM_INFO_INTERLEAVED
op_or
id|SNDRV_PCM_INFO_BLOCK_TRANSFER
op_or
id|SNDRV_PCM_INFO_MMAP_VALID
op_or
id|SNDRV_PCM_INFO_PAUSE
op_or
id|SNDRV_PCM_INFO_RESUME
)paren
comma
dot
id|formats
op_assign
id|SNDRV_PCM_FMTBIT_S16_LE
comma
dot
id|rates
op_assign
id|SNDRV_PCM_RATE_8000
op_or
id|SNDRV_PCM_RATE_16000
op_or
id|SNDRV_PCM_RATE_KNOT
comma
dot
id|rate_min
op_assign
l_int|8000
comma
dot
id|rate_max
op_assign
l_int|16000
comma
dot
id|channels_min
op_assign
l_int|1
comma
dot
id|channels_max
op_assign
l_int|1
comma
dot
id|buffer_bytes_max
op_assign
l_int|64
op_star
l_int|1024
comma
dot
id|period_bytes_min
op_assign
l_int|32
comma
dot
id|period_bytes_max
op_assign
l_int|64
op_star
l_int|1024
comma
dot
id|periods_min
op_assign
l_int|1
comma
dot
id|periods_max
op_assign
l_int|1024
comma
dot
id|fifo_size
op_assign
l_int|0
comma
)brace
suffix:semicolon
DECL|function|snd_intel8x0m_pcm_open
r_static
r_int
id|snd_intel8x0m_pcm_open
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
comma
id|ichdev_t
op_star
id|ichdev
)paren
(brace
r_static
r_int
r_int
id|rates
(braket
)braket
op_assign
(brace
l_int|8000
comma
l_int|9600
comma
l_int|12000
comma
l_int|16000
)brace
suffix:semicolon
r_static
id|snd_pcm_hw_constraint_list_t
id|hw_constraints_rates
op_assign
(brace
dot
id|count
op_assign
id|ARRAY_SIZE
c_func
(paren
id|rates
)paren
comma
dot
id|list
op_assign
id|rates
comma
dot
id|mask
op_assign
l_int|0
comma
)brace
suffix:semicolon
id|snd_pcm_runtime_t
op_star
id|runtime
op_assign
id|substream-&gt;runtime
suffix:semicolon
r_int
id|err
suffix:semicolon
id|ichdev-&gt;substream
op_assign
id|substream
suffix:semicolon
id|runtime-&gt;hw
op_assign
id|snd_intel8x0m_stream
suffix:semicolon
id|err
op_assign
id|snd_pcm_hw_constraint_list
c_func
(paren
id|runtime
comma
l_int|0
comma
id|SNDRV_PCM_HW_PARAM_RATE
comma
op_amp
id|hw_constraints_rates
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
OL
l_int|0
)paren
r_return
id|err
suffix:semicolon
id|runtime-&gt;private_data
op_assign
id|ichdev
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_playback_open
r_static
r_int
id|snd_intel8x0m_playback_open
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_pcm_substream_chip
c_func
(paren
id|substream
)paren
suffix:semicolon
r_return
id|snd_intel8x0m_pcm_open
c_func
(paren
id|substream
comma
op_amp
id|chip-&gt;ichd
(braket
id|ICHD_MDMOUT
)braket
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_playback_close
r_static
r_int
id|snd_intel8x0m_playback_close
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_pcm_substream_chip
c_func
(paren
id|substream
)paren
suffix:semicolon
id|chip-&gt;ichd
(braket
id|ICHD_MDMOUT
)braket
dot
id|substream
op_assign
l_int|NULL
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_capture_open
r_static
r_int
id|snd_intel8x0m_capture_open
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_pcm_substream_chip
c_func
(paren
id|substream
)paren
suffix:semicolon
r_return
id|snd_intel8x0m_pcm_open
c_func
(paren
id|substream
comma
op_amp
id|chip-&gt;ichd
(braket
id|ICHD_MDMIN
)braket
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_capture_close
r_static
r_int
id|snd_intel8x0m_capture_close
c_func
(paren
id|snd_pcm_substream_t
op_star
id|substream
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|snd_pcm_substream_chip
c_func
(paren
id|substream
)paren
suffix:semicolon
id|chip-&gt;ichd
(braket
id|ICHD_MDMIN
)braket
dot
id|substream
op_assign
l_int|NULL
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|snd_intel8x0m_playback_ops
r_static
id|snd_pcm_ops_t
id|snd_intel8x0m_playback_ops
op_assign
(brace
dot
id|open
op_assign
id|snd_intel8x0m_playback_open
comma
dot
id|close
op_assign
id|snd_intel8x0m_playback_close
comma
dot
id|ioctl
op_assign
id|snd_pcm_lib_ioctl
comma
dot
id|hw_params
op_assign
id|snd_intel8x0_hw_params
comma
dot
id|hw_free
op_assign
id|snd_intel8x0_hw_free
comma
dot
id|prepare
op_assign
id|snd_intel8x0m_pcm_prepare
comma
dot
id|trigger
op_assign
id|snd_intel8x0m_pcm_trigger
comma
dot
id|pointer
op_assign
id|snd_intel8x0_pcm_pointer
comma
)brace
suffix:semicolon
DECL|variable|snd_intel8x0m_capture_ops
r_static
id|snd_pcm_ops_t
id|snd_intel8x0m_capture_ops
op_assign
(brace
dot
id|open
op_assign
id|snd_intel8x0m_capture_open
comma
dot
id|close
op_assign
id|snd_intel8x0m_capture_close
comma
dot
id|ioctl
op_assign
id|snd_pcm_lib_ioctl
comma
dot
id|hw_params
op_assign
id|snd_intel8x0_hw_params
comma
dot
id|hw_free
op_assign
id|snd_intel8x0_hw_free
comma
dot
id|prepare
op_assign
id|snd_intel8x0m_pcm_prepare
comma
dot
id|trigger
op_assign
id|snd_intel8x0m_pcm_trigger
comma
dot
id|pointer
op_assign
id|snd_intel8x0_pcm_pointer
comma
)brace
suffix:semicolon
DECL|struct|ich_pcm_table
r_struct
id|ich_pcm_table
(brace
DECL|member|suffix
r_char
op_star
id|suffix
suffix:semicolon
DECL|member|playback_ops
id|snd_pcm_ops_t
op_star
id|playback_ops
suffix:semicolon
DECL|member|capture_ops
id|snd_pcm_ops_t
op_star
id|capture_ops
suffix:semicolon
DECL|member|prealloc_size
r_int
id|prealloc_size
suffix:semicolon
DECL|member|prealloc_max_size
r_int
id|prealloc_max_size
suffix:semicolon
DECL|member|ac97_idx
r_int
id|ac97_idx
suffix:semicolon
)brace
suffix:semicolon
DECL|function|snd_intel8x0_pcm1
r_static
r_int
id|__devinit
id|snd_intel8x0_pcm1
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
r_int
id|device
comma
r_struct
id|ich_pcm_table
op_star
id|rec
)paren
(brace
id|snd_pcm_t
op_star
id|pcm
suffix:semicolon
r_int
id|err
suffix:semicolon
r_char
id|name
(braket
l_int|32
)braket
suffix:semicolon
r_if
c_cond
(paren
id|rec-&gt;suffix
)paren
id|sprintf
c_func
(paren
id|name
comma
l_string|&quot;Intel ICH - %s&quot;
comma
id|rec-&gt;suffix
)paren
suffix:semicolon
r_else
id|strcpy
c_func
(paren
id|name
comma
l_string|&quot;Intel ICH&quot;
)paren
suffix:semicolon
id|err
op_assign
id|snd_pcm_new
c_func
(paren
id|chip-&gt;card
comma
id|name
comma
id|device
comma
id|rec-&gt;playback_ops
ques
c_cond
l_int|1
suffix:colon
l_int|0
comma
id|rec-&gt;capture_ops
ques
c_cond
l_int|1
suffix:colon
l_int|0
comma
op_amp
id|pcm
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
OL
l_int|0
)paren
r_return
id|err
suffix:semicolon
r_if
c_cond
(paren
id|rec-&gt;playback_ops
)paren
id|snd_pcm_set_ops
c_func
(paren
id|pcm
comma
id|SNDRV_PCM_STREAM_PLAYBACK
comma
id|rec-&gt;playback_ops
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rec-&gt;capture_ops
)paren
id|snd_pcm_set_ops
c_func
(paren
id|pcm
comma
id|SNDRV_PCM_STREAM_CAPTURE
comma
id|rec-&gt;capture_ops
)paren
suffix:semicolon
id|pcm-&gt;private_data
op_assign
id|chip
suffix:semicolon
id|pcm-&gt;info_flags
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|rec-&gt;suffix
)paren
id|sprintf
c_func
(paren
id|pcm-&gt;name
comma
l_string|&quot;%s - %s&quot;
comma
id|chip-&gt;card-&gt;shortname
comma
id|rec-&gt;suffix
)paren
suffix:semicolon
r_else
id|strcpy
c_func
(paren
id|pcm-&gt;name
comma
id|chip-&gt;card-&gt;shortname
)paren
suffix:semicolon
id|chip-&gt;pcm
(braket
id|device
)braket
op_assign
id|pcm
suffix:semicolon
id|snd_pcm_lib_preallocate_pages_for_all
c_func
(paren
id|pcm
comma
id|SNDRV_DMA_TYPE_DEV
comma
id|snd_dma_pci_data
c_func
(paren
id|chip-&gt;pci
)paren
comma
id|rec-&gt;prealloc_size
comma
id|rec-&gt;prealloc_max_size
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|__devinitdata
r_static
r_struct
id|ich_pcm_table
id|intel_pcms
(braket
)braket
id|__devinitdata
op_assign
(brace
(brace
dot
id|suffix
op_assign
l_string|&quot;Modem&quot;
comma
dot
id|playback_ops
op_assign
op_amp
id|snd_intel8x0m_playback_ops
comma
dot
id|capture_ops
op_assign
op_amp
id|snd_intel8x0m_capture_ops
comma
dot
id|prealloc_size
op_assign
l_int|32
op_star
l_int|1024
comma
dot
id|prealloc_max_size
op_assign
l_int|64
op_star
l_int|1024
comma
)brace
comma
)brace
suffix:semicolon
DECL|function|snd_intel8x0_pcm
r_static
r_int
id|__devinit
id|snd_intel8x0_pcm
c_func
(paren
id|intel8x0_t
op_star
id|chip
)paren
(brace
r_int
id|i
comma
id|tblsize
comma
id|device
comma
id|err
suffix:semicolon
r_struct
id|ich_pcm_table
op_star
id|tbl
comma
op_star
id|rec
suffix:semicolon
macro_line|#if 1
id|tbl
op_assign
id|intel_pcms
suffix:semicolon
id|tblsize
op_assign
l_int|1
suffix:semicolon
macro_line|#else
r_switch
c_cond
(paren
id|chip-&gt;device_type
)paren
(brace
r_case
id|DEVICE_NFORCE
suffix:colon
id|tbl
op_assign
id|nforce_pcms
suffix:semicolon
id|tblsize
op_assign
id|ARRAY_SIZE
c_func
(paren
id|nforce_pcms
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|DEVICE_ALI
suffix:colon
id|tbl
op_assign
id|ali_pcms
suffix:semicolon
id|tblsize
op_assign
id|ARRAY_SIZE
c_func
(paren
id|ali_pcms
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|tbl
op_assign
id|intel_pcms
suffix:semicolon
id|tblsize
op_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
)brace
macro_line|#endif
id|device
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|tblsize
suffix:semicolon
id|i
op_increment
)paren
(brace
id|rec
op_assign
id|tbl
op_plus
id|i
suffix:semicolon
r_if
c_cond
(paren
id|i
OG
l_int|0
op_logical_and
id|rec-&gt;ac97_idx
)paren
(brace
multiline_comment|/* activate PCM only when associated AC&squot;97 codec */
r_if
c_cond
(paren
op_logical_neg
id|chip-&gt;ichd
(braket
id|rec-&gt;ac97_idx
)braket
dot
id|ac97
)paren
r_continue
suffix:semicolon
)brace
id|err
op_assign
id|snd_intel8x0_pcm1
c_func
(paren
id|chip
comma
id|device
comma
id|rec
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
OL
l_int|0
)paren
r_return
id|err
suffix:semicolon
id|device
op_increment
suffix:semicolon
)brace
id|chip-&gt;pcm_devs
op_assign
id|device
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; *  Mixer part&n; */
DECL|function|snd_intel8x0_mixer_free_ac97_bus
r_static
r_void
id|snd_intel8x0_mixer_free_ac97_bus
c_func
(paren
id|ac97_bus_t
op_star
id|bus
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|bus-&gt;private_data
suffix:semicolon
id|chip-&gt;ac97_bus
op_assign
l_int|NULL
suffix:semicolon
)brace
DECL|function|snd_intel8x0_mixer_free_ac97
r_static
r_void
id|snd_intel8x0_mixer_free_ac97
c_func
(paren
id|ac97_t
op_star
id|ac97
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|ac97-&gt;private_data
suffix:semicolon
id|chip-&gt;ac97
op_assign
l_int|NULL
suffix:semicolon
)brace
DECL|function|snd_intel8x0_mixer
r_static
r_int
id|__devinit
id|snd_intel8x0_mixer
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
r_int
id|ac97_clock
)paren
(brace
id|ac97_bus_t
op_star
id|pbus
suffix:semicolon
id|ac97_template_t
id|ac97
suffix:semicolon
id|ac97_t
op_star
id|x97
suffix:semicolon
r_int
id|err
suffix:semicolon
r_int
r_int
id|glob_sta
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|idx
suffix:semicolon
r_static
id|ac97_bus_ops_t
id|ops
op_assign
(brace
dot
id|write
op_assign
id|snd_intel8x0_codec_write
comma
dot
id|read
op_assign
id|snd_intel8x0_codec_read
comma
)brace
suffix:semicolon
id|chip-&gt;in_ac97_init
op_assign
l_int|1
suffix:semicolon
id|memset
c_func
(paren
op_amp
id|ac97
comma
l_int|0
comma
r_sizeof
(paren
id|ac97
)paren
)paren
suffix:semicolon
id|ac97.private_data
op_assign
id|chip
suffix:semicolon
id|ac97.private_free
op_assign
id|snd_intel8x0_mixer_free_ac97
suffix:semicolon
id|ac97.scaps
op_assign
id|AC97_SCAP_SKIP_AUDIO
suffix:semicolon
id|glob_sta
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_ac97_bus
c_func
(paren
id|chip-&gt;card
comma
l_int|0
comma
op_amp
id|ops
comma
id|chip
comma
op_amp
id|pbus
)paren
)paren
OL
l_int|0
)paren
r_goto
id|__err
suffix:semicolon
id|pbus-&gt;private_free
op_assign
id|snd_intel8x0_mixer_free_ac97_bus
suffix:semicolon
id|pbus-&gt;shared_type
op_assign
id|AC97_SHARED_TYPE_ICH
suffix:semicolon
multiline_comment|/* shared with audio driver */
r_if
c_cond
(paren
id|ac97_clock
op_ge
l_int|8000
op_logical_and
id|ac97_clock
op_le
l_int|48000
)paren
id|pbus-&gt;clock
op_assign
id|ac97_clock
suffix:semicolon
id|chip-&gt;ac97_bus
op_assign
id|pbus
suffix:semicolon
id|ac97.pci
op_assign
id|chip-&gt;pci
suffix:semicolon
id|ac97.num
op_assign
id|glob_sta
op_amp
id|ICH_SCR
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_ac97_mixer
c_func
(paren
id|pbus
comma
op_amp
id|ac97
comma
op_amp
id|x97
)paren
)paren
OL
l_int|0
)paren
(brace
id|snd_printk
c_func
(paren
id|KERN_ERR
l_string|&quot;Unable to initialize codec #%d&bslash;n&quot;
comma
id|ac97.num
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ac97.num
op_eq
l_int|0
)paren
r_goto
id|__err
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|chip-&gt;ac97
op_assign
id|x97
suffix:semicolon
r_if
c_cond
(paren
id|ac97_is_modem
c_func
(paren
id|x97
)paren
op_logical_and
op_logical_neg
id|chip-&gt;ichd
(braket
id|ICHD_MDMIN
)braket
dot
id|ac97
)paren
(brace
id|chip-&gt;ichd
(braket
id|ICHD_MDMIN
)braket
dot
id|ac97
op_assign
id|x97
suffix:semicolon
id|chip-&gt;ichd
(braket
id|ICHD_MDMOUT
)braket
dot
id|ac97
op_assign
id|x97
suffix:semicolon
)brace
r_for
c_loop
(paren
id|idx
op_assign
l_int|0
suffix:semicolon
id|idx
OL
id|ARRAY_SIZE
c_func
(paren
id|snd_intel8x0m_mixer_switches
)paren
suffix:semicolon
id|idx
op_increment
)paren
(brace
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_ctl_add
c_func
(paren
id|chip-&gt;card
comma
id|snd_ctl_new1
c_func
(paren
op_amp
id|snd_intel8x0m_mixer_switches
(braket
id|idx
)braket
comma
id|chip
)paren
)paren
)paren
OL
l_int|0
)paren
r_goto
id|__err
suffix:semicolon
)brace
id|chip-&gt;in_ac97_init
op_assign
l_int|0
suffix:semicolon
r_return
l_int|0
suffix:semicolon
id|__err
suffix:colon
multiline_comment|/* clear the cold-reset bit for the next chance */
r_if
c_cond
(paren
id|chip-&gt;device_type
op_ne
id|DEVICE_ALI
)paren
id|iputdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_CNT
)paren
comma
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_CNT
)paren
)paren
op_amp
op_complement
id|ICH_AC97COLD
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
multiline_comment|/*&n; *&n; */
DECL|macro|do_delay
mdefine_line|#define do_delay(chip) do {&bslash;&n;&t;set_current_state(TASK_UNINTERRUPTIBLE);&bslash;&n;&t;schedule_timeout(1);&bslash;&n;} while (0)
DECL|function|snd_intel8x0m_ich_chip_init
r_static
r_int
id|snd_intel8x0m_ich_chip_init
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
r_int
id|probing
)paren
(brace
r_int
r_int
id|end_time
suffix:semicolon
r_int
r_int
id|cnt
comma
id|status
comma
id|nstatus
suffix:semicolon
multiline_comment|/* put logic to right state */
multiline_comment|/* first clear status bits */
id|status
op_assign
id|ICH_RCS
op_or
id|ICH_MIINT
op_or
id|ICH_MOINT
suffix:semicolon
id|cnt
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
suffix:semicolon
id|iputdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
comma
id|cnt
op_amp
id|status
)paren
suffix:semicolon
multiline_comment|/* ACLink on, 2 channels */
id|cnt
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_CNT
)paren
)paren
suffix:semicolon
id|cnt
op_and_assign
op_complement
(paren
id|ICH_ACLINK
)paren
suffix:semicolon
multiline_comment|/* finish cold or do warm reset */
id|cnt
op_or_assign
(paren
id|cnt
op_amp
id|ICH_AC97COLD
)paren
op_eq
l_int|0
ques
c_cond
id|ICH_AC97COLD
suffix:colon
id|ICH_AC97WARM
suffix:semicolon
id|iputdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_CNT
)paren
comma
id|cnt
)paren
suffix:semicolon
id|end_time
op_assign
(paren
id|jiffies
op_plus
(paren
id|HZ
op_div
l_int|4
)paren
)paren
op_plus
l_int|1
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
(paren
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_CNT
)paren
)paren
op_amp
id|ICH_AC97WARM
)paren
op_eq
l_int|0
)paren
r_goto
id|__ok
suffix:semicolon
id|do_delay
c_func
(paren
id|chip
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|time_after_eq
c_func
(paren
id|end_time
comma
id|jiffies
)paren
)paren
suffix:semicolon
id|snd_printk
c_func
(paren
l_string|&quot;AC&squot;97 warm reset still in progress? [0x%x]&bslash;n&quot;
comma
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_CNT
)paren
)paren
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
id|__ok
suffix:colon
r_if
c_cond
(paren
id|probing
)paren
(brace
multiline_comment|/* wait for any codec ready status.&n;&t;&t; * Once it becomes ready it should remain ready&n;&t;&t; * as long as we do not disable the ac97 link.&n;&t;&t; */
id|end_time
op_assign
id|jiffies
op_plus
id|HZ
suffix:semicolon
r_do
(brace
id|status
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
op_amp
(paren
id|ICH_PCR
op_or
id|ICH_SCR
op_or
id|ICH_TCR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|status
)paren
r_break
suffix:semicolon
id|do_delay
c_func
(paren
id|chip
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|time_after_eq
c_func
(paren
id|end_time
comma
id|jiffies
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|status
)paren
(brace
multiline_comment|/* no codec is found */
id|snd_printk
c_func
(paren
id|KERN_ERR
l_string|&quot;codec_ready: codec is not ready [0x%x]&bslash;n&quot;
comma
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
)brace
multiline_comment|/* up to two codecs (modem cannot be tertiary with ICH4) */
id|nstatus
op_assign
id|ICH_PCR
op_or
id|ICH_SCR
suffix:semicolon
multiline_comment|/* wait for other codecs ready status. */
id|end_time
op_assign
id|jiffies
op_plus
id|HZ
op_div
l_int|4
suffix:semicolon
r_while
c_loop
(paren
id|status
op_ne
id|nstatus
op_logical_and
id|time_after_eq
c_func
(paren
id|end_time
comma
id|jiffies
)paren
)paren
(brace
id|do_delay
c_func
(paren
id|chip
)paren
suffix:semicolon
id|status
op_or_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
op_amp
id|nstatus
suffix:semicolon
)brace
)brace
r_else
(brace
multiline_comment|/* resume phase */
id|status
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;ac97
)paren
id|status
op_or_assign
id|get_ich_codec_bit
c_func
(paren
id|chip
comma
id|chip-&gt;ac97-&gt;num
)paren
suffix:semicolon
multiline_comment|/* wait until all the probed codecs are ready */
id|end_time
op_assign
id|jiffies
op_plus
id|HZ
suffix:semicolon
r_do
(brace
id|nstatus
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
op_amp
(paren
id|ICH_PCR
op_or
id|ICH_SCR
op_or
id|ICH_TCR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|status
op_eq
id|nstatus
)paren
r_break
suffix:semicolon
id|do_delay
c_func
(paren
id|chip
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|time_after_eq
c_func
(paren
id|end_time
comma
id|jiffies
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|chip-&gt;device_type
op_eq
id|DEVICE_SIS
)paren
(brace
multiline_comment|/* unmute the output on SIS7012 */
id|iputword
c_func
(paren
id|chip
comma
l_int|0x4c
comma
id|igetword
c_func
(paren
id|chip
comma
l_int|0x4c
)paren
op_or
l_int|1
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0_chip_init
r_static
r_int
id|snd_intel8x0_chip_init
c_func
(paren
id|intel8x0_t
op_star
id|chip
comma
r_int
id|probing
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_intel8x0m_ich_chip_init
c_func
(paren
id|chip
comma
id|probing
)paren
)paren
OL
l_int|0
)paren
r_return
id|err
suffix:semicolon
id|iagetword
c_func
(paren
id|chip
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* clear semaphore flag */
multiline_comment|/* disable interrupts */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
id|iputbyte
c_func
(paren
id|chip
comma
id|ICH_REG_OFF_CR
op_plus
id|chip-&gt;ichd
(braket
id|i
)braket
dot
id|reg_offset
comma
l_int|0x00
)paren
suffix:semicolon
multiline_comment|/* reset channels */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
id|iputbyte
c_func
(paren
id|chip
comma
id|ICH_REG_OFF_CR
op_plus
id|chip-&gt;ichd
(braket
id|i
)braket
dot
id|reg_offset
comma
id|ICH_RESETREGS
)paren
suffix:semicolon
multiline_comment|/* initialize Buffer Descriptor Lists */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
id|iputdword
c_func
(paren
id|chip
comma
id|ICH_REG_OFF_BDBAR
op_plus
id|chip-&gt;ichd
(braket
id|i
)braket
dot
id|reg_offset
comma
id|chip-&gt;ichd
(braket
id|i
)braket
dot
id|bdbar_addr
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0_free
r_static
r_int
id|snd_intel8x0_free
c_func
(paren
id|intel8x0_t
op_star
id|chip
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;irq
OL
l_int|0
)paren
r_goto
id|__hw_end
suffix:semicolon
multiline_comment|/* disable interrupts */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
id|iputbyte
c_func
(paren
id|chip
comma
id|ICH_REG_OFF_CR
op_plus
id|chip-&gt;ichd
(braket
id|i
)braket
dot
id|reg_offset
comma
l_int|0x00
)paren
suffix:semicolon
multiline_comment|/* reset channels */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
id|iputbyte
c_func
(paren
id|chip
comma
id|ICH_REG_OFF_CR
op_plus
id|chip-&gt;ichd
(braket
id|i
)braket
dot
id|reg_offset
comma
id|ICH_RESETREGS
)paren
suffix:semicolon
multiline_comment|/* --- */
id|synchronize_irq
c_func
(paren
id|chip-&gt;irq
)paren
suffix:semicolon
id|__hw_end
suffix:colon
r_if
c_cond
(paren
id|chip-&gt;bdbars.area
)paren
id|snd_dma_free_pages
c_func
(paren
op_amp
id|chip-&gt;bdbars
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;remap_addr
)paren
id|iounmap
c_func
(paren
id|chip-&gt;remap_addr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;remap_bmaddr
)paren
id|iounmap
c_func
(paren
id|chip-&gt;remap_bmaddr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;irq
op_ge
l_int|0
)paren
id|free_irq
c_func
(paren
id|chip-&gt;irq
comma
(paren
r_void
op_star
)paren
id|chip
)paren
suffix:semicolon
id|pci_release_regions
c_func
(paren
id|chip-&gt;pci
)paren
suffix:semicolon
id|pci_disable_device
c_func
(paren
id|chip-&gt;pci
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|chip
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_PM
multiline_comment|/*&n; * power management&n; */
DECL|function|intel8x0m_suspend
r_static
r_int
id|intel8x0m_suspend
c_func
(paren
id|snd_card_t
op_star
id|card
comma
id|pm_message_t
id|state
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|card-&gt;pm_private_data
suffix:semicolon
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;pcm_devs
suffix:semicolon
id|i
op_increment
)paren
id|snd_pcm_suspend_all
c_func
(paren
id|chip-&gt;pcm
(braket
id|i
)braket
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;ac97
)paren
id|snd_ac97_suspend
c_func
(paren
id|chip-&gt;ac97
)paren
suffix:semicolon
id|pci_disable_device
c_func
(paren
id|chip-&gt;pci
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|intel8x0m_resume
r_static
r_int
id|intel8x0m_resume
c_func
(paren
id|snd_card_t
op_star
id|card
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|card-&gt;pm_private_data
suffix:semicolon
id|pci_enable_device
c_func
(paren
id|chip-&gt;pci
)paren
suffix:semicolon
id|pci_set_master
c_func
(paren
id|chip-&gt;pci
)paren
suffix:semicolon
id|snd_intel8x0_chip_init
c_func
(paren
id|chip
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;ac97
)paren
id|snd_ac97_resume
c_func
(paren
id|chip-&gt;ac97
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_PM */
DECL|function|snd_intel8x0m_proc_read
r_static
r_void
id|snd_intel8x0m_proc_read
c_func
(paren
id|snd_info_entry_t
op_star
id|entry
comma
id|snd_info_buffer_t
op_star
id|buffer
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|entry-&gt;private_data
suffix:semicolon
r_int
r_int
id|tmp
suffix:semicolon
id|snd_iprintf
c_func
(paren
id|buffer
comma
l_string|&quot;Intel8x0m&bslash;n&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;device_type
op_eq
id|DEVICE_ALI
)paren
r_return
suffix:semicolon
id|tmp
op_assign
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_STA
)paren
)paren
suffix:semicolon
id|snd_iprintf
c_func
(paren
id|buffer
comma
l_string|&quot;Global control        : 0x%08x&bslash;n&quot;
comma
id|igetdword
c_func
(paren
id|chip
comma
id|ICHREG
c_func
(paren
id|GLOB_CNT
)paren
)paren
)paren
suffix:semicolon
id|snd_iprintf
c_func
(paren
id|buffer
comma
l_string|&quot;Global status         : 0x%08x&bslash;n&quot;
comma
id|tmp
)paren
suffix:semicolon
id|snd_iprintf
c_func
(paren
id|buffer
comma
l_string|&quot;AC&squot;97 codecs ready    :%s%s%s%s&bslash;n&quot;
comma
id|tmp
op_amp
id|ICH_PCR
ques
c_cond
l_string|&quot; primary&quot;
suffix:colon
l_string|&quot;&quot;
comma
id|tmp
op_amp
id|ICH_SCR
ques
c_cond
l_string|&quot; secondary&quot;
suffix:colon
l_string|&quot;&quot;
comma
id|tmp
op_amp
id|ICH_TCR
ques
c_cond
l_string|&quot; tertiary&quot;
suffix:colon
l_string|&quot;&quot;
comma
(paren
id|tmp
op_amp
(paren
id|ICH_PCR
op_or
id|ICH_SCR
op_or
id|ICH_TCR
)paren
)paren
op_eq
l_int|0
ques
c_cond
l_string|&quot; none&quot;
suffix:colon
l_string|&quot;&quot;
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_proc_init
r_static
r_void
id|__devinit
id|snd_intel8x0m_proc_init
c_func
(paren
id|intel8x0_t
op_star
id|chip
)paren
(brace
id|snd_info_entry_t
op_star
id|entry
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|snd_card_proc_new
c_func
(paren
id|chip-&gt;card
comma
l_string|&quot;intel8x0m&quot;
comma
op_amp
id|entry
)paren
)paren
id|snd_info_set_text_ops
c_func
(paren
id|entry
comma
id|chip
comma
l_int|1024
comma
id|snd_intel8x0m_proc_read
)paren
suffix:semicolon
)brace
DECL|function|snd_intel8x0_dev_free
r_static
r_int
id|snd_intel8x0_dev_free
c_func
(paren
id|snd_device_t
op_star
id|device
)paren
(brace
id|intel8x0_t
op_star
id|chip
op_assign
id|device-&gt;device_data
suffix:semicolon
r_return
id|snd_intel8x0_free
c_func
(paren
id|chip
)paren
suffix:semicolon
)brace
DECL|struct|ich_reg_info
r_struct
id|ich_reg_info
(brace
DECL|member|int_sta_mask
r_int
r_int
id|int_sta_mask
suffix:semicolon
DECL|member|offset
r_int
r_int
id|offset
suffix:semicolon
)brace
suffix:semicolon
DECL|function|snd_intel8x0m_create
r_static
r_int
id|__devinit
id|snd_intel8x0m_create
c_func
(paren
id|snd_card_t
op_star
id|card
comma
r_struct
id|pci_dev
op_star
id|pci
comma
r_int
r_int
id|device_type
comma
id|intel8x0_t
op_star
op_star
id|r_intel8x0
)paren
(brace
id|intel8x0_t
op_star
id|chip
suffix:semicolon
r_int
id|err
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|int_sta_masks
suffix:semicolon
id|ichdev_t
op_star
id|ichdev
suffix:semicolon
r_static
id|snd_device_ops_t
id|ops
op_assign
(brace
dot
id|dev_free
op_assign
id|snd_intel8x0_dev_free
comma
)brace
suffix:semicolon
r_static
r_struct
id|ich_reg_info
id|intel_regs
(braket
l_int|2
)braket
op_assign
(brace
(brace
id|ICH_MIINT
comma
l_int|0
)brace
comma
(brace
id|ICH_MOINT
comma
l_int|0x10
)brace
comma
)brace
suffix:semicolon
r_struct
id|ich_reg_info
op_star
id|tbl
suffix:semicolon
op_star
id|r_intel8x0
op_assign
l_int|NULL
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|pci_enable_device
c_func
(paren
id|pci
)paren
)paren
OL
l_int|0
)paren
r_return
id|err
suffix:semicolon
id|chip
op_assign
id|kcalloc
c_func
(paren
l_int|1
comma
r_sizeof
(paren
op_star
id|chip
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip
op_eq
l_int|NULL
)paren
(brace
id|pci_disable_device
c_func
(paren
id|pci
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
id|spin_lock_init
c_func
(paren
op_amp
id|chip-&gt;reg_lock
)paren
suffix:semicolon
id|chip-&gt;device_type
op_assign
id|device_type
suffix:semicolon
id|chip-&gt;card
op_assign
id|card
suffix:semicolon
id|chip-&gt;pci
op_assign
id|pci
suffix:semicolon
id|chip-&gt;irq
op_assign
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|pci_request_regions
c_func
(paren
id|pci
comma
id|card-&gt;shortname
)paren
)paren
OL
l_int|0
)paren
(brace
id|kfree
c_func
(paren
id|chip
)paren
suffix:semicolon
id|pci_disable_device
c_func
(paren
id|pci
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
r_if
c_cond
(paren
id|device_type
op_eq
id|DEVICE_ALI
)paren
(brace
multiline_comment|/* ALI5455 has no ac97 region */
id|chip-&gt;bmaddr
op_assign
id|pci_resource_start
c_func
(paren
id|pci
comma
l_int|0
)paren
suffix:semicolon
r_goto
id|port_inited
suffix:semicolon
)brace
r_if
c_cond
(paren
id|pci_resource_flags
c_func
(paren
id|pci
comma
l_int|2
)paren
op_amp
id|IORESOURCE_MEM
)paren
(brace
multiline_comment|/* ICH4 and Nforce */
id|chip-&gt;mmio
op_assign
l_int|1
suffix:semicolon
id|chip-&gt;addr
op_assign
id|pci_resource_start
c_func
(paren
id|pci
comma
l_int|2
)paren
suffix:semicolon
id|chip-&gt;remap_addr
op_assign
id|ioremap_nocache
c_func
(paren
id|chip-&gt;addr
comma
id|pci_resource_len
c_func
(paren
id|pci
comma
l_int|2
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;remap_addr
op_eq
l_int|NULL
)paren
(brace
id|snd_printk
c_func
(paren
l_string|&quot;AC&squot;97 space ioremap problem&bslash;n&quot;
)paren
suffix:semicolon
id|snd_intel8x0_free
c_func
(paren
id|chip
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
)brace
)brace
r_else
(brace
id|chip-&gt;addr
op_assign
id|pci_resource_start
c_func
(paren
id|pci
comma
l_int|0
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|pci_resource_flags
c_func
(paren
id|pci
comma
l_int|3
)paren
op_amp
id|IORESOURCE_MEM
)paren
(brace
multiline_comment|/* ICH4 */
id|chip-&gt;bm_mmio
op_assign
l_int|1
suffix:semicolon
id|chip-&gt;bmaddr
op_assign
id|pci_resource_start
c_func
(paren
id|pci
comma
l_int|3
)paren
suffix:semicolon
id|chip-&gt;remap_bmaddr
op_assign
id|ioremap_nocache
c_func
(paren
id|chip-&gt;bmaddr
comma
id|pci_resource_len
c_func
(paren
id|pci
comma
l_int|3
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chip-&gt;remap_bmaddr
op_eq
l_int|NULL
)paren
(brace
id|snd_printk
c_func
(paren
l_string|&quot;Controller space ioremap problem&bslash;n&quot;
)paren
suffix:semicolon
id|snd_intel8x0_free
c_func
(paren
id|chip
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
)brace
)brace
r_else
(brace
id|chip-&gt;bmaddr
op_assign
id|pci_resource_start
c_func
(paren
id|pci
comma
l_int|1
)paren
suffix:semicolon
)brace
id|port_inited
suffix:colon
r_if
c_cond
(paren
id|request_irq
c_func
(paren
id|pci-&gt;irq
comma
id|snd_intel8x0_interrupt
comma
id|SA_INTERRUPT
op_or
id|SA_SHIRQ
comma
id|card-&gt;shortname
comma
(paren
r_void
op_star
)paren
id|chip
)paren
)paren
(brace
id|snd_printk
c_func
(paren
l_string|&quot;unable to grab IRQ %d&bslash;n&quot;
comma
id|pci-&gt;irq
)paren
suffix:semicolon
id|snd_intel8x0_free
c_func
(paren
id|chip
)paren
suffix:semicolon
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
id|chip-&gt;irq
op_assign
id|pci-&gt;irq
suffix:semicolon
id|pci_set_master
c_func
(paren
id|pci
)paren
suffix:semicolon
id|synchronize_irq
c_func
(paren
id|chip-&gt;irq
)paren
suffix:semicolon
multiline_comment|/* initialize offsets */
id|chip-&gt;bdbars_count
op_assign
l_int|2
suffix:semicolon
id|tbl
op_assign
id|intel_regs
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
(brace
id|ichdev
op_assign
op_amp
id|chip-&gt;ichd
(braket
id|i
)braket
suffix:semicolon
id|ichdev-&gt;ichd
op_assign
id|i
suffix:semicolon
id|ichdev-&gt;reg_offset
op_assign
id|tbl
(braket
id|i
)braket
dot
id|offset
suffix:semicolon
id|ichdev-&gt;int_sta_mask
op_assign
id|tbl
(braket
id|i
)braket
dot
id|int_sta_mask
suffix:semicolon
r_if
c_cond
(paren
id|device_type
op_eq
id|DEVICE_SIS
)paren
(brace
multiline_comment|/* SiS 7013 swaps the registers */
id|ichdev-&gt;roff_sr
op_assign
id|ICH_REG_OFF_PICB
suffix:semicolon
id|ichdev-&gt;roff_picb
op_assign
id|ICH_REG_OFF_SR
suffix:semicolon
)brace
r_else
(brace
id|ichdev-&gt;roff_sr
op_assign
id|ICH_REG_OFF_SR
suffix:semicolon
id|ichdev-&gt;roff_picb
op_assign
id|ICH_REG_OFF_PICB
suffix:semicolon
)brace
r_if
c_cond
(paren
id|device_type
op_eq
id|DEVICE_ALI
)paren
id|ichdev-&gt;ali_slot
op_assign
(paren
id|ichdev-&gt;reg_offset
op_minus
l_int|0x40
)paren
op_div
l_int|0x10
suffix:semicolon
)brace
multiline_comment|/* SIS7013 handles the pcm data in bytes, others are in words */
id|chip-&gt;pcm_pos_shift
op_assign
(paren
id|device_type
op_eq
id|DEVICE_SIS
)paren
ques
c_cond
l_int|0
suffix:colon
l_int|1
suffix:semicolon
multiline_comment|/* allocate buffer descriptor lists */
multiline_comment|/* the start of each lists must be aligned to 8 bytes */
r_if
c_cond
(paren
id|snd_dma_alloc_pages
c_func
(paren
id|SNDRV_DMA_TYPE_DEV
comma
id|snd_dma_pci_data
c_func
(paren
id|pci
)paren
comma
id|chip-&gt;bdbars_count
op_star
r_sizeof
(paren
id|u32
)paren
op_star
id|ICH_MAX_FRAGS
op_star
l_int|2
comma
op_amp
id|chip-&gt;bdbars
)paren
OL
l_int|0
)paren
(brace
id|snd_intel8x0_free
c_func
(paren
id|chip
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
multiline_comment|/* tables must be aligned to 8 bytes here, but the kernel pages&n;&t;   are much bigger, so we don&squot;t care (on i386) */
id|int_sta_masks
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|chip-&gt;bdbars_count
suffix:semicolon
id|i
op_increment
)paren
(brace
id|ichdev
op_assign
op_amp
id|chip-&gt;ichd
(braket
id|i
)braket
suffix:semicolon
id|ichdev-&gt;bdbar
op_assign
(paren
(paren
id|u32
op_star
)paren
id|chip-&gt;bdbars.area
)paren
op_plus
(paren
id|i
op_star
id|ICH_MAX_FRAGS
op_star
l_int|2
)paren
suffix:semicolon
id|ichdev-&gt;bdbar_addr
op_assign
id|chip-&gt;bdbars.addr
op_plus
(paren
id|i
op_star
r_sizeof
(paren
id|u32
)paren
op_star
id|ICH_MAX_FRAGS
op_star
l_int|2
)paren
suffix:semicolon
id|int_sta_masks
op_or_assign
id|ichdev-&gt;int_sta_mask
suffix:semicolon
)brace
id|chip-&gt;int_sta_reg
op_assign
id|ICH_REG_GLOB_STA
suffix:semicolon
id|chip-&gt;int_sta_mask
op_assign
id|int_sta_masks
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_intel8x0_chip_init
c_func
(paren
id|chip
comma
l_int|1
)paren
)paren
OL
l_int|0
)paren
(brace
id|snd_intel8x0_free
c_func
(paren
id|chip
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|snd_card_set_pm_callback
c_func
(paren
id|card
comma
id|intel8x0m_suspend
comma
id|intel8x0m_resume
comma
id|chip
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_device_new
c_func
(paren
id|card
comma
id|SNDRV_DEV_LOWLEVEL
comma
id|chip
comma
op_amp
id|ops
)paren
)paren
OL
l_int|0
)paren
(brace
id|snd_intel8x0_free
c_func
(paren
id|chip
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|snd_card_set_dev
c_func
(paren
id|card
comma
op_amp
id|pci-&gt;dev
)paren
suffix:semicolon
op_star
id|r_intel8x0
op_assign
id|chip
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|struct|shortname_table
r_static
r_struct
id|shortname_table
(brace
DECL|member|id
r_int
r_int
id|id
suffix:semicolon
DECL|member|s
r_const
r_char
op_star
id|s
suffix:semicolon
DECL|variable|__devinitdata
)brace
id|shortnames
(braket
)braket
id|__devinitdata
op_assign
(brace
(brace
id|PCI_DEVICE_ID_INTEL_82801_6
comma
l_string|&quot;Intel 82801AA-ICH&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_INTEL_82901_6
comma
l_string|&quot;Intel 82901AB-ICH0&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_INTEL_82801BA_6
comma
l_string|&quot;Intel 82801BA-ICH2&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_INTEL_440MX_6
comma
l_string|&quot;Intel 440MX&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_INTEL_ICH3_6
comma
l_string|&quot;Intel 82801CA-ICH3&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_INTEL_ICH4_6
comma
l_string|&quot;Intel 82801DB-ICH4&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_INTEL_ICH5_6
comma
l_string|&quot;Intel ICH5&quot;
)brace
comma
(brace
l_int|0x7446
comma
l_string|&quot;AMD AMD768&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_SI_7013
comma
l_string|&quot;SiS SI7013&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_NVIDIA_MCP_MODEM
comma
l_string|&quot;NVidia nForce&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_NVIDIA_MCP2_MODEM
comma
l_string|&quot;NVidia nForce2&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_NVIDIA_MCP2S_MODEM
comma
l_string|&quot;NVidia nForce2s&quot;
)brace
comma
(brace
id|PCI_DEVICE_ID_NVIDIA_MCP3_MODEM
comma
l_string|&quot;NVidia nForce3&quot;
)brace
comma
macro_line|#if 0
(brace
l_int|0x5455
comma
l_string|&quot;ALi M5455&quot;
)brace
comma
(brace
l_int|0x746d
comma
l_string|&quot;AMD AMD8111&quot;
)brace
comma
macro_line|#endif
(brace
l_int|0
)brace
comma
)brace
suffix:semicolon
DECL|function|snd_intel8x0m_probe
r_static
r_int
id|__devinit
id|snd_intel8x0m_probe
c_func
(paren
r_struct
id|pci_dev
op_star
id|pci
comma
r_const
r_struct
id|pci_device_id
op_star
id|pci_id
)paren
(brace
r_static
r_int
id|dev
suffix:semicolon
id|snd_card_t
op_star
id|card
suffix:semicolon
id|intel8x0_t
op_star
id|chip
suffix:semicolon
r_int
id|err
suffix:semicolon
r_struct
id|shortname_table
op_star
id|name
suffix:semicolon
r_if
c_cond
(paren
id|dev
op_ge
id|SNDRV_CARDS
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|enable
(braket
id|dev
)braket
)paren
(brace
id|dev
op_increment
suffix:semicolon
r_return
op_minus
id|ENOENT
suffix:semicolon
)brace
id|card
op_assign
id|snd_card_new
c_func
(paren
id|index
(braket
id|dev
)braket
comma
id|id
(braket
id|dev
)braket
comma
id|THIS_MODULE
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|card
op_eq
l_int|NULL
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
id|strcpy
c_func
(paren
id|card-&gt;driver
comma
l_string|&quot;ICH-MODEM&quot;
)paren
suffix:semicolon
id|strcpy
c_func
(paren
id|card-&gt;shortname
comma
l_string|&quot;Intel ICH&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|name
op_assign
id|shortnames
suffix:semicolon
id|name-&gt;id
suffix:semicolon
id|name
op_increment
)paren
(brace
r_if
c_cond
(paren
id|pci-&gt;device
op_eq
id|name-&gt;id
)paren
(brace
id|strcpy
c_func
(paren
id|card-&gt;shortname
comma
id|name-&gt;s
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
id|strcat
c_func
(paren
id|card-&gt;shortname
comma
l_string|&quot; Modem&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_intel8x0m_create
c_func
(paren
id|card
comma
id|pci
comma
id|pci_id-&gt;driver_data
comma
op_amp
id|chip
)paren
)paren
OL
l_int|0
)paren
(brace
id|snd_card_free
c_func
(paren
id|card
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_intel8x0_mixer
c_func
(paren
id|chip
comma
id|ac97_clock
(braket
id|dev
)braket
)paren
)paren
OL
l_int|0
)paren
(brace
id|snd_card_free
c_func
(paren
id|card
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_intel8x0_pcm
c_func
(paren
id|chip
)paren
)paren
OL
l_int|0
)paren
(brace
id|snd_card_free
c_func
(paren
id|card
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|snd_intel8x0m_proc_init
c_func
(paren
id|chip
)paren
suffix:semicolon
id|sprintf
c_func
(paren
id|card-&gt;longname
comma
l_string|&quot;%s at 0x%lx, irq %i&quot;
comma
id|card-&gt;shortname
comma
id|chip-&gt;addr
comma
id|chip-&gt;irq
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|snd_card_register
c_func
(paren
id|card
)paren
)paren
OL
l_int|0
)paren
(brace
id|snd_card_free
c_func
(paren
id|card
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|pci_set_drvdata
c_func
(paren
id|pci
comma
id|card
)paren
suffix:semicolon
id|dev
op_increment
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|snd_intel8x0m_remove
r_static
r_void
id|__devexit
id|snd_intel8x0m_remove
c_func
(paren
r_struct
id|pci_dev
op_star
id|pci
)paren
(brace
id|snd_card_free
c_func
(paren
id|pci_get_drvdata
c_func
(paren
id|pci
)paren
)paren
suffix:semicolon
id|pci_set_drvdata
c_func
(paren
id|pci
comma
l_int|NULL
)paren
suffix:semicolon
)brace
DECL|variable|driver
r_static
r_struct
id|pci_driver
id|driver
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;Intel ICH Modem&quot;
comma
dot
id|id_table
op_assign
id|snd_intel8x0m_ids
comma
dot
id|probe
op_assign
id|snd_intel8x0m_probe
comma
dot
id|remove
op_assign
id|__devexit_p
c_func
(paren
id|snd_intel8x0m_remove
)paren
comma
id|SND_PCI_PM_CALLBACKS
)brace
suffix:semicolon
DECL|function|alsa_card_intel8x0m_init
r_static
r_int
id|__init
id|alsa_card_intel8x0m_init
c_func
(paren
r_void
)paren
(brace
r_return
id|pci_module_init
c_func
(paren
op_amp
id|driver
)paren
suffix:semicolon
)brace
DECL|function|alsa_card_intel8x0m_exit
r_static
r_void
id|__exit
id|alsa_card_intel8x0m_exit
c_func
(paren
r_void
)paren
(brace
id|pci_unregister_driver
c_func
(paren
op_amp
id|driver
)paren
suffix:semicolon
)brace
id|module_init
c_func
(paren
id|alsa_card_intel8x0m_init
)paren
id|module_exit
c_func
(paren
id|alsa_card_intel8x0m_exit
)paren
eof
