vhdl xil_defaultlib  \
"../../../../verilog_v2.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \

nosort
