Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Nov  5 03:49:04 2023
| Host         : UUBP-THINK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_design_wrapper_control_sets_placed.rpt
| Design       : block_design_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   171 |
| Unused register locations in slices containing registers |   318 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            4 |
|      3 |            2 |
|      4 |           18 |
|      5 |           11 |
|      6 |            8 |
|      7 |            3 |
|      8 |           57 |
|      9 |            3 |
|     10 |            3 |
|     12 |            4 |
|     13 |            4 |
|     14 |            4 |
|     15 |            2 |
|    16+ |           46 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             500 |          151 |
| No           | No                    | Yes                    |              43 |           17 |
| No           | Yes                   | No                     |             429 |          120 |
| Yes          | No                    | No                     |             534 |          124 |
| Yes          | No                    | Yes                    |             130 |           30 |
| Yes          | Yes                   | No                     |            1310 |          321 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2   |                1 |              1 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                |                                                                                                                                                                                                                                           |                1 |              1 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              2 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                             |                1 |              2 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                     |                1 |              2 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                           |                1 |              2 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                           |                1 |              3 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                               |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                      | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                          |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                              | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                       | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                       |                3 |              4 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2_n_0                                                                                                            | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_reset_reg_reg_0[0]                                                                                                    |                1 |              4 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                         | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_reset_reg_reg_0[0]                                                                                                    |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                        |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                            |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                          | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                   |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                               |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                        |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                               |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                         | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                               |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                       | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                           |                2 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                                              | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                        |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                        |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                    | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                            |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                               | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                   | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[4]_0[0]                                                                                                                               |                1 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                        |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                    | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                            |                2 |              5 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                               | block_design_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                           |                1 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                           |                3 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                           |                3 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                               | block_design_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                           |                1 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                             | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                   |                2 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | block_design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                2 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                    | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                    |                1 |              7 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                           |                2 |              7 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/E[0]                                                                                                                                                                                      | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              7 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                           |                5 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                           |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                           |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                           |                                                                                                                                                                                                                                           |                5 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[7]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[7]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[23]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[23]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                4 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                4 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[31]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                          |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[7]_i_1_n_0                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[31]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[15]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[7]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[31]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                1 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[23]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[15]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[31]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[15]_i_1_n_0                                                                                                                                                               | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[23]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2_n_0                                                                                                                                               | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                4 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                     | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                   |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                        | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                               |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[15]_i_1_n_0                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                          | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                              |                3 |              9 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                            |                4 |              9 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                              |                4 |              9 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                4 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                2 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                5 |             12 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       | block_design_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_0                                                                                                                                                                                          | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/blue_reg_reg[7]                                                                                                                                                     |                4 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                    |                2 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                5 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                           |                4 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                4 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                         | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                3 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                3 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                           |                3 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                           |                4 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                3 |             14 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                   | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.all_lines_xfred_no_dwidth_reg[0]                                             |                5 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                7 |             15 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                      |                                                                                                                                                                                                                                           |                6 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/next_di                                                                                                                                                                             |                                                                                                                                                                                                                                           |                5 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                2 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                      |                                                                                                                                                                                                                                           |                3 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                              | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                4 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |                4 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                           |                7 |             16 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                               |                3 |             18 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |                7 |             18 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                3 |             20 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                4 |             21 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                         | block_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                              |                7 |             22 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                           | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/blue_reg_reg[7]                                                                                                                                                     |                9 |             26 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                     | block_design_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                     |               16 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                7 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                             | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |               11 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                           |                6 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                           |                6 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                5 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                8 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                5 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                          | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                7 |             32 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                   |                7 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                  |               10 |             33 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                           |                9 |             34 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                           |                7 |             36 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                            |               15 |             38 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                           |                5 |             39 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | block_design_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                           |                8 |             41 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                      | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                           |                6 |             42 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                           |                7 |             44 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                     |                                                                                                                                                                                                                                           |               10 |             44 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                          |                                                                                                                                                                                                                                           |                9 |             44 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             44 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                           |               10 |             47 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                           |                8 |             47 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                    | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |                8 |             48 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                   | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[4]_0[0]                                                                                                                               |                7 |             50 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                           |                7 |             50 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                           |               10 |             55 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                |               12 |             60 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |               20 |             81 |
|  block_design_i/axi_dispctrl_0/inst/PXL_CLK_O       | block_design_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_width_1                                                                                                                                                                                           | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/blue_reg_reg[7]                                                                                                                                                     |               20 |             98 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |               32 |            110 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                   | block_design_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                            |               26 |            141 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |              134 |            423 |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


