{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 390 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 410 -defaultsOSRD
preplace inst axi_interconnect_4 -pg 1 -lvl 5 -y 830 -defaultsOSRD
preplace inst axi_dma_read_1 -pg 1 -lvl 3 -y 710 -defaultsOSRD
preplace inst axi_dma_write_2 -pg 1 -lvl 1 -y 940 -defaultsOSRD
preplace inst AES_ECB_decrypt_3 -pg 1 -lvl 2 -y 1100 -defaultsOSRD
preplace inst AES_ECB_decrypt_4 -pg 1 -lvl 7 -y 760 -defaultsOSRD
preplace inst axi_dma_read_2 -pg 1 -lvl 3 -y 890 -defaultsOSRD
preplace inst axi_dma_write_3 -pg 1 -lvl 1 -y 1100 -defaultsOSRD
preplace inst AES_ECB_decrypt_5 -pg 1 -lvl 7 -y 970 -defaultsOSRD
preplace inst axi_dma_write_4 -pg 1 -lvl 6 -y 790 -defaultsOSRD
preplace inst axi_dma_read_3 -pg 1 -lvl 3 -y 1070 -defaultsOSRD
preplace inst axi_dma_write_5 -pg 1 -lvl 6 -y 970 -defaultsOSRD
preplace inst axi_dma_read_4 -pg 1 -lvl 8 -y 710 -defaultsOSRD
preplace inst axi_dma_read_5 -pg 1 -lvl 8 -y 920 -defaultsOSRD
preplace inst rst_ps7_0_150M -pg 1 -lvl 5 -y 170 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -y 830 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst AES_ECB_decrypt_0 -pg 1 -lvl 2 -y 620 -defaultsOSRD
preplace inst AES_ECB_decrypt_1 -pg 1 -lvl 2 -y 780 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace inst axi_dma_write_0 -pg 1 -lvl 1 -y 620 -defaultsOSRD
preplace inst axi_dma_write_1 -pg 1 -lvl 1 -y 780 -defaultsOSRD
preplace inst AES_ECB_decrypt_2 -pg 1 -lvl 2 -y 940 -defaultsOSRD
preplace inst axi_interconnect_3 -pg 1 -lvl 4 -y 290 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 440 -defaultsOSRD
preplace inst axi_dma_read_0 -pg 1 -lvl 3 -y 530 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 920 110 N 110 1650
preplace netloc processing_system7_0_DDR 1 5 4 NJ 390 N 390 N 390 N
preplace netloc ps7_0_axi_periph_M09_AXI 1 0 5 90J 1230 NJ 1230 NJ 1230 NJ 1230 1680
preplace netloc axi_interconnect_4_M01_AXI 1 5 2 2250J 700 2650
preplace netloc AES_ECB_decrypt_2_plain 1 2 1 860
preplace netloc axi_dma_write_M_AXIS_MM2S 1 1 1 N
preplace netloc AES_ECB_decrypt_plain 1 2 1 850
preplace netloc processing_system7_0_M_AXI_GP0 1 3 3 1340J 10 NJ 10 2230
preplace netloc axi_dma_write_M_AXI_MM2S 1 0 2 90 530 450
preplace netloc S02_AXI_1 1 0 7 50 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 2630
preplace netloc axi_interconnect_4_M02_AXI 1 5 3 2220 650 NJ 650 3020J
preplace netloc processing_system7_0_M_AXI_GP1 1 4 2 1740 1050 2210
preplace netloc AES_ECB_decrypt_4_plain 1 7 1 2990
preplace netloc ps7_0_axi_periph_M07_AXI 1 1 4 520 1210 NJ 1210 NJ 1210 1700
preplace netloc axi_dma_write_3_M_AXIS_MM2S 1 1 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 2 1740J 70 2220
preplace netloc S02_AXI_2 1 1 6 500 40 NJ 40 1300J 20 NJ 20 NJ 20 2640
preplace netloc ps7_0_axi_periph_M03_AXI 1 0 5 80J 100 NJ 100 NJ 100 NJ 100 1670
preplace netloc AES_ECB_decrypt_5_plain 1 7 1 2990
preplace netloc AES_ECB_decrypt_1_plain 1 2 1 860
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 4 520J 120 NJ 120 NJ 120 1640
preplace netloc axi_dma_write_1_M_AXIS_MM2S 1 1 1 N
preplace netloc axi_interconnect_4_M03_AXI 1 5 1 2260
preplace netloc ps7_0_axi_periph_M11_AXI 1 2 3 930 1180 NJ 1180 1640
preplace netloc ps7_0_axi_periph_M08_AXI 1 2 3 910 1220 NJ 1220 1690
preplace netloc ps7_0_axi_periph_M06_AXI 1 0 5 80J 1190 NJ 1190 NJ 1190 NJ 1190 1660
preplace netloc axi_dma_read_1_M_AXI_S2MM 1 3 1 1310
preplace netloc S00_AXI_1 1 1 3 470 10 NJ 10 1310J
preplace netloc axi_dma_write_2_M_AXIS_MM2S 1 1 1 N
preplace netloc processing_system7_0_FIXED_IO 1 5 4 NJ 410 N 410 N 410 N
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 0 8 30 110 460 1220 900 1250 1330 1250 1730 1060 2240 680 2680 670 3000
preplace netloc axi_interconnect_4_M04_AXI 1 5 2 2280J 690 2660
preplace netloc axi_interconnect_4_M00_AXI 1 5 1 2260
preplace netloc axi_dma_read_3_M_AXI_S2MM 1 1 3 530 130 850J 140 1280
preplace netloc axi_interconnect_0_M00_AXI 1 1 4 450 80 N 80 N 80 1730
preplace netloc S01_AXI_1 1 0 4 40 20 N 20 N 20 1290
preplace netloc axi_dma_write_5_M_AXIS_MM2S 1 6 1 N
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 3 920 1170 NJ 1170 1650
preplace netloc ps7_0_axi_periph_M04_AXI 1 1 4 510 1200 NJ 1200 NJ 1200 1710
preplace netloc S01_AXI_2 1 2 2 930 150 1270
preplace netloc axi_dma_write_2_M_AXI_MM2S 1 1 2 480 110 870J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 80 440 70 880 70 1320 70 1720 60 2270 660 2670 660 3010
preplace netloc S03_AXI_1 1 0 9 60 50 NJ 50 NJ 50 NJ 50 1640J 40 NJ 40 NJ 40 NJ 40 3370
preplace netloc ps7_0_axi_periph_M10_AXI 1 1 4 530 1240 NJ 1240 NJ 1240 1670
preplace netloc axi_dma_write_3_M_AXI_MM2S 1 1 1 490
preplace netloc AES_ECB_decrypt_3_plain 1 2 1 890
preplace netloc axi_interconnect_3_M00_AXI 1 4 1 1680
preplace netloc axi_interconnect_2_M00_AXI 1 3 2 1300J 140 1700
preplace netloc axi_interconnect_1_M00_AXI 1 2 3 860J 130 NJ 130 1710
preplace netloc ps7_0_axi_periph_M00_AXI 1 0 5 70J 90 NJ 90 NJ 90 NJ 90 1660
preplace netloc S03_AXI_2 1 1 8 510 60 NJ 60 NJ 60 1650J 50 NJ 50 NJ 50 NJ 50 3360
preplace netloc axi_interconnect_4_M05_AXI 1 5 3 N 880 NJ 880 NJ
preplace netloc axi_dma_write_4_M_AXIS_MM2S 1 6 1 2690
levelinfo -pg 1 0 270 700 1100 1490 1980 2460 2840 3190 3390 -top 0 -bot 1280
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"34"
}
