Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 16 17:02:44 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |              29 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | design_1_i/BinToBCD16_0/U0/index_c[4]_i_1_n_0  |                                           |                2 |              5 |
|  clk_IBUF_BUFG | design_1_i/BinToBCD16_0/U0/int_rg_c[7]_i_1_n_0 |                                           |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/maxdivider_0/U0/Res                 | design_1_i/maxdivider_0/U0/Res[7]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | design_1_i/maxdivider_0/U0/FSM_A[7]_i_1_n_0    |                                           |               11 |             16 |
|  clk_IBUF_BUFG |                                                |                                           |                6 |             18 |
|  clk_IBUF_BUFG | design_1_i/BinToBCD16_0/U0/get_outputs         | btnC_IBUF                                 |                6 |             20 |
|  clk_IBUF_BUFG |                                                | btnC_IBUF                                 |                8 |             22 |
+----------------+------------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 8      |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


