// Seed: 1576209087
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4 = $display(1, 1 || 1'b0 && id_1), id_5, id_6, id_7, id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = ~1;
  initial release id_2;
  real id_3, id_4 = id_2;
  wor id_5 = 1;
  real id_6 = id_3, id_7 = id_2;
  tri  id_8;
  wire id_9;
  module_0(
      id_5, id_9, id_5
  );
  assign id_8 = 1;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
