
<https://ripes.me/>

<https://eseo-tech.github.io/emulsiV/>

<https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf>

<https://msyksphinz-self.github.io/riscv-isadoc/html/index.html>

<https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf>

===== VERILOG ====

<https://www.asic-world.com/verilog/gate1.html>

<https://vlsiverify.com/verilog/gate-level-modeling/>

<https://youtu.be/8boamDdvD8s?t=95>

<https://youtu.be/8boamDdvD8s?t=131>

<https://youtu.be/8boamDdvD8s?t=265>

<https://youtu.be/8boamDdvD8s?t=380>

<https://youtu.be/8boamDdvD8s?t=1164>

<https://youtu.be/8boamDdvD8s?t=1619>

<https://youtu.be/8boamDdvD8s?t=1810>

<https://youtu.be/8boamDdvD8s?t=4900>

<https://github.com/AngeloJacobo/RISC-V>

<https://github.com/basil2000/Modulator-Verilog-/blob/master/Design.v>

