
*** Running vivado
    with args -log design_1_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_demosaic_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_v_demosaic_0_0.tcl -notrace
Converted RTL already exists. Skipping compile_c
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_demosaic_0_0
Command: synth_design -top design_1_v_demosaic_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8508
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2915.875 ; gain = 235.832 ; free physical = 2028 ; free virtual = 3945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2168.771; parent = 2024.596; children = 144.175
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3914.160; parent = 2926.785; children = 987.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_CTRL_s_axi' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_CTRL_s_axi' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_Block_entry1_proc' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Block_entry1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_Block_entry1_proc' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Block_entry1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_reg_unsigned_short_s' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_reg_unsigned_short_s' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_Debayer' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Debayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:45]
INFO: [Synth 8-3876] $readmem data file './design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:46]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_frp_pipeline_valid' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:52]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_frp_pipeline_valid' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_frp_fifoout' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_fifoout.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_fifoout.v:88]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_frp_fifoout' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_fifoout.v:9]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_v_demosaic_0_0_frp_fifoout' is unconnected for instance 'pf_imgG_U' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:1610]
WARNING: [Synth 8-7023] instance 'pf_imgG_U' of module 'design_1_v_demosaic_0_0_frp_fifoout' has 16 connections declared, but only 15 given [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:1610]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mux_32_10_1_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mux_32_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mux_32_10_1_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mux_32_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_Debayer' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Debayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized3' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized3' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:286]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_4_reg_4645_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:2145]
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_start in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[18] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[17] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[16] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[15] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[14] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[13] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[12] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[11] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[10] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[9] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[8] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[7] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[6] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[5] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[4] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgBayer_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgBayer_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgBayer_empty_n in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3052.750 ; gain = 372.707 ; free physical = 2771 ; free virtual = 5144
Synthesis current peak Physical Memory [PSS] (MB): peak = 2168.771; parent = 2024.596; children = 144.175
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4040.129; parent = 3052.754; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.562 ; gain = 390.520 ; free physical = 3828 ; free virtual = 6246
Synthesis current peak Physical Memory [PSS] (MB): peak = 2168.771; parent = 2024.596; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.941; parent = 3070.566; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.562 ; gain = 390.520 ; free physical = 3828 ; free virtual = 6246
Synthesis current peak Physical Memory [PSS] (MB): peak = 2168.771; parent = 2024.596; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.941; parent = 3070.566; children = 987.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3070.562 ; gain = 0.000 ; free physical = 3805 ; free virtual = 6223
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3237.281 ; gain = 0.000 ; free physical = 2134 ; free virtual = 4557
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3237.281 ; gain = 0.000 ; free physical = 2378 ; free virtual = 4800
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3237.281 ; gain = 557.238 ; free physical = 2026 ; free virtual = 4453
Synthesis current peak Physical Memory [PSS] (MB): peak = 2232.932; parent = 2088.775; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.660; parent = 3237.285; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3237.281 ; gain = 557.238 ; free physical = 2022 ; free virtual = 4449
Synthesis current peak Physical Memory [PSS] (MB): peak = 2232.932; parent = 2088.775; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.660; parent = 3237.285; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3237.281 ; gain = 557.238 ; free physical = 2018 ; free virtual = 4445
Synthesis current peak Physical Memory [PSS] (MB): peak = 2232.932; parent = 2088.775; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.660; parent = 3237.285; children = 987.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_65_reg_2210_reg' and it is trimmed from '14' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:937]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_64_reg_2205_reg' and it is trimmed from '14' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:1038]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3237.281 ; gain = 557.238 ; free physical = 1691 ; free virtual = 4141
Synthesis current peak Physical Memory [PSS] (MB): peak = 2232.932; parent = 2088.775; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.660; parent = 3237.285; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 16    
	   3 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 22    
	   3 Input   13 Bit       Adders := 12    
	   4 Input   13 Bit       Adders := 8     
	   5 Input   13 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 13    
	   3 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 16    
	   3 Input   11 Bit       Adders := 27    
	   2 Input   10 Bit       Adders := 8     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 18    
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 12    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 54    
	               13 Bit    Registers := 30    
	               12 Bit    Registers := 46    
	               11 Bit    Registers := 44    
	               10 Bit    Registers := 649   
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 362   
+---RAMs : 
	              56K Bit	(1921 X 30 bit)          RAMs := 4     
	              18K Bit	(1921 X 10 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 5     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 30    
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 226   
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 36    
	   4 Input    2 Bit        Muxes := 14    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 191   
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:31]
DSP Report: Generating DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register ave_V_1_reg_4227_pp0_iter11_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register ave_V_2_reg_4242_pp0_iter11_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_demosaic_0_0_v_demosaic.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_demosaic_0_0_v_demosaic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3237.281 ; gain = 557.238 ; free physical = 4232 ; free virtual = 6691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2232.932; parent = 2088.775; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.660; parent = 3237.285; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------+---------------------+---------------+----------------+
|Module Name                                                | RTL Object          | Depth x Width | Implemented As | 
+-----------------------------------------------------------+---------------------+---------------+----------------+
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q3_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q0_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q1_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q2_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV2_TABLE_U/q0_reg | 4096x18       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q3_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q0_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q1_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q2_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV2_TABLE_U/q0_reg | 4096x18       | Block RAM      | 
+-----------------------------------------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_U/ram_reg           | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg     | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 9      | -      | -      | 27     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A''*B2)'       | 14     | 11     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 10     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 18     | 15     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 9      | -      | -      | 27     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A''*B2)'       | 14     | 11     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 10     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 18     | 15     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3619.422 ; gain = 939.379 ; free physical = 948 ; free virtual = 3424
Synthesis current peak Physical Memory [PSS] (MB): peak = 2764.010; parent = 2622.994; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4606.801; parent = 3619.426; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3694.906 ; gain = 1014.863 ; free physical = 700 ; free virtual = 3262
Synthesis current peak Physical Memory [PSS] (MB): peak = 2811.158; parent = 2670.143; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.285; parent = 3694.910; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_U/ram_reg           | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg     | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV2_TABLE_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV2_TABLE_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3694.906 ; gain = 1014.863 ; free physical = 545 ; free virtual = 3110
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.285; parent = 3694.910; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3703.812 ; gain = 1023.770 ; free physical = 177 ; free virtual = 2634
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.191; parent = 3703.816; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3703.812 ; gain = 1023.770 ; free physical = 179 ; free virtual = 2627
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.191; parent = 3703.816; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3703.812 ; gain = 1023.770 ; free physical = 239 ; free virtual = 2665
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.191; parent = 3703.816; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3703.812 ; gain = 1023.770 ; free physical = 247 ; free virtual = 2673
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.191; parent = 3703.816; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3703.812 ; gain = 1023.770 ; free physical = 240 ; free virtual = 2666
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.191; parent = 3703.816; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3703.812 ; gain = 1023.770 ; free physical = 246 ; free virtual = 2672
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.191; parent = 3703.816; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                        | RTL Name                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln273_reg_3878_pp0_iter16_reg_reg[0]                              | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg_reg[9]                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg_reg[9]                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/g_3_load_reg_4050_pp0_iter16_reg_reg[9]                                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg_reg[9]                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg_reg[9]              | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_038836807_load_reg_4015_pp0_iter16_reg_reg[9]                    | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter11_reg_reg[0]                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter15_reg_reg[0]                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/g_1_reg_735_pp0_iter16_reg_reg[9]                                      | 14     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_1_reg_4227_pp0_iter10_reg_reg[13]                                | 7      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_reg_4200_pp0_iter11_reg_reg[13]                                  | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_2_reg_4242_pp0_iter10_reg_reg[13]                                | 7      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_3_reg_4247_pp0_iter11_reg_reg[13]                                | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/tmp_58_reg_3941_pp0_iter17_reg_reg[0]                                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ap_loop_exit_ready_pp0_iter17_reg_reg                                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/tmp_11_reg_2239_pp0_iter5_reg_reg[0]                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/downright_val_V_1_load_reg_2250_pp0_iter4_reg_reg[9] | 3      | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/upright_val_V_1_load_reg_2243_pp0_iter4_reg_reg[9]   | 3      | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ap_loop_exit_ready_pp0_iter5_reg_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/tmp_25_reg_1976_pp0_iter4_reg_reg[0]                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ap_loop_exit_ready_pp0_iter4_reg_reg                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[19]   | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 10     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 10     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A''*B')')'    | 30     | 10     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A''*B')')'    | 30     | 10     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 8      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 8      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   281|
|2     |DSP_ALU         |     8|
|3     |DSP_A_B_DATA    |     8|
|6     |DSP_C_DATA      |     8|
|8     |DSP_MULTIPLIER  |     8|
|9     |DSP_M_DATA      |     8|
|10    |DSP_OUTPUT      |     8|
|11    |DSP_PREADD      |     8|
|12    |DSP_PREADD_DATA |     8|
|13    |LUT1            |   125|
|14    |LUT2            |   802|
|15    |LUT3            |  1055|
|16    |LUT4            |   949|
|17    |LUT5            |   779|
|18    |LUT6            |  1040|
|19    |MUXF7           |     2|
|20    |RAMB18E2        |     2|
|22    |RAMB36E2        |    14|
|26    |SRL16E          |   305|
|27    |SRLC32E         |    32|
|28    |FDRE            |  5986|
|29    |FDSE            |    51|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3703.812 ; gain = 1023.770 ; free physical = 258 ; free virtual = 2684
Synthesis current peak Physical Memory [PSS] (MB): peak = 2824.729; parent = 2680.584; children = 147.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.191; parent = 3703.816; children = 987.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3703.812 ; gain = 857.051 ; free physical = 282 ; free virtual = 2708
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3703.820 ; gain = 1023.770 ; free physical = 289 ; free virtual = 2715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3714.781 ; gain = 0.000 ; free physical = 701 ; free virtual = 3141
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3741.762 ; gain = 0.000 ; free physical = 2386 ; free virtual = 4817
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances

Synth Design complete, checksum: f759090b
INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 3741.762 ; gain = 1968.750 ; free physical = 2539 ; free virtual = 4970
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_demosaic_0_0, cache-ID = 2e7e20e25014c75f
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_demosaic_0_0_utilization_synth.rpt -pb design_1_v_demosaic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 17:37:57 2025...
