// Seed: 652060368
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    input tri0 id_0
    , id_5,
    input supply1 id_1,
    output wand id_2,
    input wor id_3
);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_5 = 32'd20
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1 || id_1 == id_1 || -1'd0 ? id_1 : id_1;
  module_0 modCall_1 ();
  logic id_3;
  bit   id_4;
  always @(posedge -1) begin : LABEL_0
    id_4 <= id_3;
  end
  wire _id_5;
  assign id_4 = -1;
  wire id_6;
  ;
  assign id_6 = id_3[1'h0 : id_5];
  specify
    specparam id_7 = -1'b0;
  endspecify
endmodule
