Reading E:/fpga_user/fpga_soft/Modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do cmd.do
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying E:/fpga_user/fpga_soft/Modelsim_10.5/win64/../modelsim.ini
# Compiling 1-Wire handler design and testbench...
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 00:00:06 on Nov 22,2025
# vlog -sv ../../rtl/one_wire/one_wire_master.v 
# -- Compiling module one_wire_master
# 
# Top level modules:
# 	one_wire_master
# End time: 00:00:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 00:00:06 on Nov 22,2025
# vlog -sv ../../rtl/one_wire/one_wire_handler.v 
# -- Compiling module one_wire_handler
# 
# Top level modules:
# 	one_wire_handler
# End time: 00:00:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 00:00:06 on Nov 22,2025
# vlog -sv ../../tb/one_wire_handler_tb.v 
# -- Compiling module one_wire_handler_tb
# 
# Top level modules:
# 	one_wire_handler_tb
# End time: 00:00:06 on Nov 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Starting simulation...
# vsim work.one_wire_handler_tb -voptargs=""+acc"" -t ps 
# Start time: 00:00:08 on Nov 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "one_wire_handler_tb(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "one_wire_handler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "one_wire_master(fast)".
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.one_wire_handler_tb(fast)
# Loading work.one_wire_handler(fast)
# Loading work.one_wire_master(fast)
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# Running simulation...
# ==============================================
#   1-Wire Handler Testbench - Closed Loop Test
#   (With slave device simulation)
# ==============================================
# 
# [Test 1] RESET Command (0x20) - Detect Presence
# --------------------------------------------
# [DEBUG] @358000: CMD START - type=0x20, length=0
# [DEBUG] @375000: State changed from 0 to 1
# [DEBUG] @392000: CMD DONE
# [DEBUG] @392000: State changed from 1 to 2
# [SLAVE] @400426000: Reset detected
# [SLAVE] @480389000: Sending presence pulse
# [SLAVE] @540403000: Presence pulse done
# [DEBUG] @598401000: State changed from 2 to 0
# [Test 1] PASS: Reset complete, presence detected
# 
# [Test 2] WRITE Command (0x21) - Send 3 bytes
# --------------------------------------------
# [DEBUG] @598584000: CMD START - type=0x21, length=3
# [DEBUG] @598601000: State changed from 0 to 3
# [DEBUG] @598718000: CMD DONE
# [DEBUG] @598734000: State changed from 3 to 4
# [DEBUG] @598751000: State changed from 4 to 5
# [SLAVE] @598784000: Slot start detected, bit_idx=0
# [SLAVE] @658765000: Write slot detected (timer=3598)
# [DEBUG] @659782000: State changed from 5 to 4
# [DEBUG] @659799000: State changed from 4 to 5
# [DEBUG] @720829000: State changed from 5 to 4
# [DEBUG] @720846000: State changed from 4 to 5
# [SLAVE] @720879000: Slot start detected, bit_idx=1
# [SLAVE] @726863000: Read slot - driving bit 1 = 0
# [DEBUG] @727879000: State changed from 5 to 4
# [DEBUG] @727896000: State changed from 4 to 5
# [DEBUG] @734929000: State changed from 5 to 4
# [DEBUG] @734946000: State changed from 4 to 5
# [DEBUG] @795976000: State changed from 5 to 4
# [DEBUG] @795993000: State changed from 4 to 5
# [SLAVE] @796026000: Slot start detected, bit_idx=2
# [SLAVE] @856007000: Write slot detected (timer=3598)
# [DEBUG] @857024000: State changed from 5 to 4
# [DEBUG] @857041000: State changed from 4 to 5
# [SLAVE] @863057000: Write slot detected (timer=4021)
# [DEBUG] @864074000: State changed from 5 to 4
# [DEBUG] @864090000: State changed from 4 to 5
# [DEBUG] @871123000: State changed from 5 to 4
# [DEBUG] @871157000: State changed from 4 to 5
# [SLAVE] @871190000: Slot start detected, bit_idx=3
# [SLAVE] @931171000: Write slot detected (timer=3598)
# [DEBUG] @932188000: State changed from 5 to 4
# [DEBUG] @932204000: State changed from 4 to 5
# [DEBUG] @993235000: State changed from 5 to 4
# [DEBUG] @993252000: State changed from 4 to 5
# [SLAVE] @993285000: Slot start detected, bit_idx=4
# [SLAVE] @999268000: Read slot - driving bit 4 = 0
# [DEBUG] @1000285000: State changed from 5 to 4
# [DEBUG] @1000302000: State changed from 4 to 5
# [DEBUG] @1061333000: State changed from 5 to 4
# [DEBUG] @1061349000: State changed from 4 to 5
# [DEBUG] @1122380000: State changed from 5 to 4
# [DEBUG] @1122397000: State changed from 4 to 5
# [SLAVE] @1122430000: Slot start detected, bit_idx=5
# [SLAVE] @1182411000: Write slot detected (timer=3598)
# [DEBUG] @1183428000: State changed from 5 to 4
# [DEBUG] @1183444000: State changed from 4 to 5
# [SLAVE] @1189461000: Write slot detected (timer=4021)
# [DEBUG] @1190477000: State changed from 5 to 4
# [DEBUG] @1190494000: State changed from 4 to 5
# [DEBUG] @1251525000: State changed from 5 to 4
# [DEBUG] @1251558000: State changed from 4 to 5
# [SLAVE] @1251592000: Slot start detected, bit_idx=6
# [SLAVE] @1311573000: Write slot detected (timer=3598)
# [DEBUG] @1312589000: State changed from 5 to 4
# [DEBUG] @1312606000: State changed from 4 to 5
# [SLAVE] @1318622000: Write slot detected (timer=4021)
# [DEBUG] @1319639000: State changed from 5 to 4
# [DEBUG] @1319656000: State changed from 4 to 5
# [DEBUG] @1326689000: State changed from 5 to 4
# [DEBUG] @1326705000: State changed from 4 to 5
# [SLAVE] @1326739000: Slot start detected, bit_idx=7
# [SLAVE] @1332722000: Read slot - releasing for bit 7 = 1
# [DEBUG] @1333738000: State changed from 5 to 4
# [DEBUG] @1333755000: State changed from 4 to 5
# [SLAVE] @1339771000: Write slot detected (timer=781)
# [DEBUG] @1340788000: State changed from 5 to 4
# [DEBUG] @1340805000: State changed from 4 to 5
# [SLAVE] @1346821000: Write slot detected (timer=1204)
# [DEBUG] @1347838000: State changed from 5 to 4
# [DEBUG] @1347854000: State changed from 4 to 5
# [DEBUG] @1408885000: State changed from 5 to 4
# [DEBUG] @1408902000: State changed from 4 to 5
# [SLAVE] @1408935000: Slot start detected, bit_idx=0
# [SLAVE] @1414918000: Read slot - releasing for bit 0 = 1
# [DEBUG] @1415935000: State changed from 5 to 4
# [DEBUG] @1415968000: State changed from 4 to 0
# [Test 2] PASS: Write 3 bytes complete
# 
# [Test 3] READ Command (0x22) - Read 2 bytes
# --------------------------------------------
# [Test 3] Slave will send: 0xA5, 0x5A
# [DEBUG] @1416152000: CMD START - type=0x20, length=0
# [DEBUG] @1416168000: State changed from 0 to 1
# [DEBUG] @1416185000: CMD DONE
# [DEBUG] @1416185000: State changed from 1 to 2
# [DEBUG] @2014194000: State changed from 2 to 0
# [DEBUG] @2014378000: CMD START - type=0x22, length=2
# [DEBUG] @2014394000: State changed from 0 to 6
# [DEBUG] @2014411000: CMD DONE
# [DEBUG] @2014411000: State changed from 6 to 7
# [SLAVE] @2014444000: Slot start detected, bit_idx=1
# [SLAVE] @2020428000: Read slot - driving bit 1 = 0
# [MASTER SAMPLE] @2029410487: Sampled bit = 0 (bus=0)
# [HANDLER] @2084424953: Bit[0] = 0
# [DEBUG] @2084425000: Read bit done, data=0
# [DEBUG] @2084442000: State changed from 7 to 6
# [DEBUG] @2084458000: State changed from 6 to 7
# [MASTER SAMPLE] @2099457685: Sampled bit = 1 (bus=1)
# [HANDLER] @2154472151: Bit[1] = 1
# [DEBUG] @2154472000: Read bit done, data=1
# [DEBUG] @2154489000: State changed from 7 to 6
# [DEBUG] @2154505000: State changed from 6 to 7
# [SLAVE] @2154539000: Slot start detected, bit_idx=2
# [SLAVE] @2160522000: Read slot - releasing for bit 2 = 1
# [MASTER SAMPLE] @2169504883: Sampled bit = 1 (bus=1)
# [HANDLER] @2224519349: Bit[2] = 1
# [DEBUG] @2224519000: Read bit done, data=1
# [DEBUG] @2224536000: State changed from 7 to 6
# [DEBUG] @2224553000: State changed from 6 to 7
# [SLAVE] @2224586000: Slot start detected, bit_idx=3
# [SLAVE] @2230569000: Read slot - driving bit 3 = 0
# [MASTER SAMPLE] @2239552081: Sampled bit = 0 (bus=0)
# [HANDLER] @2294566547: Bit[3] = 0
# [DEBUG] @2294567000: Read bit done, data=0
# [DEBUG] @2294583000: State changed from 7 to 6
# [DEBUG] @2294600000: State changed from 6 to 7
# [MASTER SAMPLE] @2309599279: Sampled bit = 1 (bus=1)
# [HANDLER] @2364613745: Bit[4] = 1
# [DEBUG] @2364614000: Read bit done, data=1
# [DEBUG] @2364630000: State changed from 7 to 6
# [DEBUG] @2364647000: State changed from 6 to 7
# [SLAVE] @2364680000: Slot start detected, bit_idx=4
# [SLAVE] @2370664000: Read slot - driving bit 4 = 0
# [MASTER SAMPLE] @2379646477: Sampled bit = 0 (bus=0)
# [HANDLER] @2434660943: Bit[5] = 0
# [DEBUG] @2434661000: Read bit done, data=0
# [DEBUG] @2434678000: State changed from 7 to 6
# [DEBUG] @2434694000: State changed from 6 to 7
# [MASTER SAMPLE] @2449693675: Sampled bit = 1 (bus=1)
# [HANDLER] @2504708141: Bit[6] = 1
# [DEBUG] @2504708000: Read bit done, data=1
# [DEBUG] @2504725000: State changed from 7 to 6
# [DEBUG] @2504741000: State changed from 6 to 7
# [SLAVE] @2504775000: Slot start detected, bit_idx=5
# [SLAVE] @2510758000: Read slot - releasing for bit 5 = 1
# [MASTER SAMPLE] @2519740873: Sampled bit = 1 (bus=1)
# [HANDLER] @2574755339: Bit[7] = 1
# [DEBUG] @2574755000: Read bit done, data=1
# [HANDLER] @2574772005: Byte complete = 0xd6 (11010110)
# [DEBUG] @2574772000: State changed from 7 to 6
# [DEBUG] @2574805000: State changed from 6 to 7
# [SLAVE] @2574839000: Slot start detected, bit_idx=6
# [SLAVE] @2580822000: Read slot - driving bit 6 = 0
# [MASTER SAMPLE] @2589804737: Sampled bit = 0 (bus=0)
# [HANDLER] @2644819203: Bit[0] = 0
# [DEBUG] @2644819000: Read bit done, data=0
# [DEBUG] @2644836000: State changed from 7 to 6
# [DEBUG] @2644853000: State changed from 6 to 7
# [MASTER SAMPLE] @2659851935: Sampled bit = 1 (bus=1)
# [HANDLER] @2714866401: Bit[1] = 1
# [DEBUG] @2714866000: Read bit done, data=1
# [DEBUG] @2714883000: State changed from 7 to 6
# [DEBUG] @2714900000: State changed from 6 to 7
# [SLAVE] @2714933000: Slot start detected, bit_idx=7
# [SLAVE] @2720916000: Read slot - releasing for bit 7 = 1
# [MASTER SAMPLE] @2729899133: Sampled bit = 1 (bus=1)
# [HANDLER] @2784913599: Bit[2] = 1
# [DEBUG] @2784914000: Read bit done, data=1
# [DEBUG] @2784930000: State changed from 7 to 6
# [DEBUG] @2784947000: State changed from 6 to 7
# [SLAVE] @2784980000: Slot start detected, bit_idx=0
# [SLAVE] @2790963000: Read slot - releasing for bit 0 = 1
# [MASTER SAMPLE] @2799946331: Sampled bit = 1 (bus=1)
# [HANDLER] @2854960797: Bit[3] = 1
# [DEBUG] @2854961000: Read bit done, data=1
# [DEBUG] @2854977000: State changed from 7 to 6
# [DEBUG] @2854994000: State changed from 6 to 7
# [SLAVE] @2855027000: Slot start detected, bit_idx=1
# [SLAVE] @2861011000: Read slot - driving bit 1 = 0
# [MASTER SAMPLE] @2869993529: Sampled bit = 0 (bus=0)
# [HANDLER] @2925007995: Bit[4] = 0
# [DEBUG] @2925008000: Read bit done, data=0
# [DEBUG] @2925025000: State changed from 7 to 6
# [DEBUG] @2925041000: State changed from 6 to 7
# [MASTER SAMPLE] @2940040727: Sampled bit = 1 (bus=1)
# [HANDLER] @2995055193: Bit[5] = 1
# [DEBUG] @2995055000: Read bit done, data=1
# [DEBUG] @2995072000: State changed from 7 to 6
# [DEBUG] @2995089000: State changed from 6 to 7
# [SLAVE] @2995122000: Slot start detected, bit_idx=2
# [SLAVE] @3001105000: Read slot - releasing for bit 2 = 1
# [MASTER SAMPLE] @3010087925: Sampled bit = 1 (bus=1)
# [HANDLER] @3065102391: Bit[6] = 1
# [DEBUG] @3065102000: Read bit done, data=1
# [DEBUG] @3065119000: State changed from 7 to 6
# [DEBUG] @3065136000: State changed from 6 to 7
# [SLAVE] @3065169000: Slot start detected, bit_idx=3
# [SLAVE] @3071152000: Read slot - driving bit 3 = 0
# [MASTER SAMPLE] @3080135123: Sampled bit = 0 (bus=0)
# [HANDLER] @3135149589: Bit[7] = 0
# [DEBUG] @3135150000: Read bit done, data=0
# [HANDLER] @3135166255: Byte complete = 0x6e (01101110)
# [DEBUG] @3135166000: State changed from 7 to 6
# [DEBUG] @3135183000: State changed from 6 to 8
# [UPLOAD] Byte 0: 0xd6 (3135 ms)
# [DEBUG] @3135200000: Uploading data: 0xd6
# [DEBUG] @3135216000: Uploading data: 0x6e
# [UPLOAD] Byte 1: 0x6e (3135 ms)
# [DEBUG] @3135233000: State changed from 8 to 0
# [Test 3] PASS: Read 2 bytes complete
#   Captured[0] = 0xd6 (expected 0xA5)
#   Captured[1] = 0x6e (expected 0x5A)
#   ??? Data mismatch!
# 
# [Test 4] WRITE-READ Command (0x23)
# --------------------------------------------
# [Test 4] Write 1 byte (0x33), Read 1 byte (slave sends 0x3C)
# [DEBUG] @3135550000: CMD START - type=0x20, length=0
# [DEBUG] @3135566000: State changed from 0 to 1
# [DEBUG] @3135583000: CMD DONE
# [DEBUG] @3135583000: State changed from 1 to 2
# [SLAVE] @3135616000: Slot start detected, bit_idx=4
# [DEBUG] @3733592000: State changed from 2 to 0
# [DEBUG] @3733776000: CMD START - type=0x23, length=3
# [DEBUG] @3733792000: State changed from 0 to 9
# [DEBUG] @3733859000: State changed from 9 to 3
# [DEBUG] @3733909000: CMD DONE
# [DEBUG] @3733926000: State changed from 3 to 4
# [DEBUG] @3733942000: State changed from 4 to 5
# [SLAVE] @3733976000: Slot start detected, bit_idx=5
# [SLAVE] @3793957000: Write slot detected (timer=3598)
# [DEBUG] @3794973000: State changed from 5 to 4
# [DEBUG] @3794990000: State changed from 4 to 5
# [SLAVE] @3801006000: Write slot detected (timer=4021)
# [DEBUG] @3802023000: State changed from 5 to 4
# [DEBUG] @3802040000: State changed from 4 to 5
# [DEBUG] @3863070000: State changed from 5 to 4
# [DEBUG] @3863087000: State changed from 4 to 5
# [SLAVE] @3863120000: Slot start detected, bit_idx=6
# [SLAVE] @3923101000: Write slot detected (timer=3598)
# [DEBUG] @3924118000: State changed from 5 to 4
# [DEBUG] @3924135000: State changed from 4 to 5
# [SLAVE] @3930151000: Write slot detected (timer=4021)
# [DEBUG] @3931168000: State changed from 5 to 4
# [DEBUG] @3931184000: State changed from 4 to 5
# [DEBUG] @3938217000: State changed from 5 to 4
# [DEBUG] @3938234000: State changed from 4 to 5
# [SLAVE] @3938267000: Slot start detected, bit_idx=7
# [SLAVE] @3998248000: Write slot detected (timer=3598)
# [DEBUG] @3999265000: State changed from 5 to 4
# [DEBUG] @3999282000: State changed from 4 to 5
# [DEBUG] @4060313000: State changed from 5 to 4
# [DEBUG] @4060346000: State changed from 4 to 6
# [DEBUG] @4060363000: State changed from 6 to 7
# [SLAVE] @4060396000: Slot start detected, bit_idx=0
# [SLAVE] @4066379000: Read slot - driving bit 0 = 0
# [MASTER SAMPLE] @4075361979: Sampled bit = 0 (bus=0)
# [HANDLER] @4130376445: Bit[0] = 0
# [DEBUG] @4130376000: Read bit done, data=0
# [DEBUG] @4130393000: State changed from 7 to 6
# [DEBUG] @4130410000: State changed from 6 to 7
# [MASTER SAMPLE] @4145409177: Sampled bit = 1 (bus=1)
# [HANDLER] @4200423643: Bit[1] = 1
# [DEBUG] @4200424000: Read bit done, data=1
# [DEBUG] @4200440000: State changed from 7 to 6
# [DEBUG] @4200457000: State changed from 6 to 7
# [SLAVE] @4200490000: Slot start detected, bit_idx=1
# [SLAVE] @4206473000: Read slot - driving bit 1 = 0
# [MASTER SAMPLE] @4215456375: Sampled bit = 0 (bus=0)
# [HANDLER] @4270470841: Bit[2] = 0
# [DEBUG] @4270471000: Read bit done, data=0
# [DEBUG] @4270488000: State changed from 7 to 6
# [DEBUG] @4270504000: State changed from 6 to 7
# [MASTER SAMPLE] @4285503573: Sampled bit = 1 (bus=1)
# [HANDLER] @4340518039: Bit[3] = 1
# [DEBUG] @4340518000: Read bit done, data=1
# [DEBUG] @4340535000: State changed from 7 to 6
# [DEBUG] @4340551000: State changed from 6 to 7
# [SLAVE] @4340585000: Slot start detected, bit_idx=2
# [SLAVE] @4346568000: Read slot - releasing for bit 2 = 1
# [MASTER SAMPLE] @4355550771: Sampled bit = 1 (bus=1)
# [HANDLER] @4410565237: Bit[4] = 1
# [DEBUG] @4410565000: Read bit done, data=1
# [DEBUG] @4410582000: State changed from 7 to 6
# [DEBUG] @4410599000: State changed from 6 to 7
# [SLAVE] @4410632000: Slot start detected, bit_idx=3
# [SLAVE] @4416615000: Read slot - releasing for bit 3 = 1
# [MASTER SAMPLE] @4425597969: Sampled bit = 1 (bus=1)
# [HANDLER] @4480612435: Bit[5] = 1
# [DEBUG] @4480612000: Read bit done, data=1
# [DEBUG] @4480629000: State changed from 7 to 6
# [DEBUG] @4480646000: State changed from 6 to 7
# [SLAVE] @4480679000: Slot start detected, bit_idx=4
# [SLAVE] @4486662000: Read slot - releasing for bit 4 = 1
# [MASTER SAMPLE] @4495645167: Sampled bit = 1 (bus=1)
# [HANDLER] @4550659633: Bit[6] = 1
# [DEBUG] @4550660000: Read bit done, data=1
# [DEBUG] @4550676000: State changed from 7 to 6
# [DEBUG] @4550693000: State changed from 6 to 7
# [SLAVE] @4550726000: Slot start detected, bit_idx=5
# [SLAVE] @4556709000: Read slot - releasing for bit 5 = 1
# [MASTER SAMPLE] @4565692365: Sampled bit = 1 (bus=1)
# [HANDLER] @4620706831: Bit[7] = 1
# [DEBUG] @4620707000: Read bit done, data=1
# [HANDLER] @4620723497: Byte complete = 0xfa (11111010)
# [DEBUG] @4620723000: State changed from 7 to 6
# [DEBUG] @4620740000: State changed from 6 to 8
# [UPLOAD] Byte 2: 0xfa (4621 ms)
# [DEBUG] @4620757000: Uploading data: 0xfa
# [DEBUG] @4620773000: State changed from 8 to 0
# [Test 4] PASS: Write-Read complete
#   Captured[2] = 0xfa (expected 0x3C)
#   ??? Data mismatch!
# 
# [Test 5] READ Command - All 1s (0xFF)
# --------------------------------------------
# [DEBUG] @4620957000: CMD START - type=0x20, length=0
# [DEBUG] @4620973000: State changed from 0 to 1
# [DEBUG] @4620990000: CMD DONE
# [DEBUG] @4620990000: State changed from 1 to 2
# [SLAVE] @4621023000: Slot start detected, bit_idx=6
# [DEBUG] @5219000000: State changed from 2 to 0
# [DEBUG] @5219183000: CMD START - type=0x22, length=1
# [DEBUG] @5219200000: State changed from 0 to 6
# [DEBUG] @5219216000: CMD DONE
# [DEBUG] @5219216000: State changed from 6 to 7
# [SLAVE] @5219250000: Slot start detected, bit_idx=7
# [SLAVE] @5225233000: Read slot - releasing for bit 7 = 1
# [MASTER SAMPLE] @5234215623: Sampled bit = 1 (bus=1)
# [HANDLER] @5289230089: Bit[0] = 1
# [DEBUG] @5289230000: Read bit done, data=1
# [DEBUG] @5289247000: State changed from 7 to 6
# [DEBUG] @5289263000: State changed from 6 to 7
# [SLAVE] @5289297000: Slot start detected, bit_idx=0
# [SLAVE] @5295280000: Read slot - releasing for bit 0 = 1
# [MASTER SAMPLE] @5304262821: Sampled bit = 1 (bus=1)
# [HANDLER] @5359277287: Bit[1] = 1
# [DEBUG] @5359277000: Read bit done, data=1
# [DEBUG] @5359294000: State changed from 7 to 6
# [DEBUG] @5359311000: State changed from 6 to 7
# [SLAVE] @5359344000: Slot start detected, bit_idx=1
# [SLAVE] @5365327000: Read slot - releasing for bit 1 = 1
# [MASTER SAMPLE] @5374310019: Sampled bit = 1 (bus=1)
# [HANDLER] @5429324485: Bit[2] = 1
# [DEBUG] @5429324000: Read bit done, data=1
# [DEBUG] @5429341000: State changed from 7 to 6
# [DEBUG] @5429358000: State changed from 6 to 7
# [SLAVE] @5429391000: Slot start detected, bit_idx=2
# [SLAVE] @5435374000: Read slot - releasing for bit 2 = 1
# [MASTER SAMPLE] @5444357217: Sampled bit = 1 (bus=1)
# [HANDLER] @5499371683: Bit[3] = 1
# [DEBUG] @5499372000: Read bit done, data=1
# [DEBUG] @5499388000: State changed from 7 to 6
# [DEBUG] @5499405000: State changed from 6 to 7
# [SLAVE] @5499438000: Slot start detected, bit_idx=3
# [SLAVE] @5505421000: Read slot - releasing for bit 3 = 1
# [MASTER SAMPLE] @5514404415: Sampled bit = 1 (bus=1)
# [HANDLER] @5569418881: Bit[4] = 1
# [DEBUG] @5569419000: Read bit done, data=1
# [DEBUG] @5569436000: State changed from 7 to 6
# [DEBUG] @5569452000: State changed from 6 to 7
# [SLAVE] @5569486000: Slot start detected, bit_idx=4
# [SLAVE] @5575469000: Read slot - releasing for bit 4 = 1
# [MASTER SAMPLE] @5584451613: Sampled bit = 1 (bus=1)
# [HANDLER] @5639466079: Bit[5] = 1
# [DEBUG] @5639466000: Read bit done, data=1
# [DEBUG] @5639483000: State changed from 7 to 6
# [DEBUG] @5639499000: State changed from 6 to 7
# [SLAVE] @5639533000: Slot start detected, bit_idx=5
# [SLAVE] @5645516000: Read slot - releasing for bit 5 = 1
# [MASTER SAMPLE] @5654498811: Sampled bit = 1 (bus=1)
# [HANDLER] @5709513277: Bit[6] = 1
# [DEBUG] @5709513000: Read bit done, data=1
# [DEBUG] @5709530000: State changed from 7 to 6
# [DEBUG] @5709547000: State changed from 6 to 7
# [SLAVE] @5709580000: Slot start detected, bit_idx=6
# [SLAVE] @5715563000: Read slot - releasing for bit 6 = 1
# [MASTER SAMPLE] @5724546009: Sampled bit = 1 (bus=1)
# [HANDLER] @5779560475: Bit[7] = 1
# [DEBUG] @5779560000: Read bit done, data=1
# [HANDLER] @5779577141: Byte complete = 0xff (11111111)
# [DEBUG] @5779577000: State changed from 7 to 6
# [DEBUG] @5779594000: State changed from 6 to 8
# [UPLOAD] Byte 3: 0xff (5780 ms)
# [DEBUG] @5779610000: Uploading data: 0xff
# [DEBUG] @5779627000: State changed from 8 to 0
# [Test 5] PASS: Read 0xFF complete
#   Captured[3] = 0xff (expected 0xFF)
#   ??? Data verified correctly!
# 
# [Test 6] READ Command - All 0s (0x00)
# --------------------------------------------
# [DEBUG] @5779810000: CMD START - type=0x20, length=0
# [DEBUG] @5779827000: State changed from 0 to 1
# [DEBUG] @5779844000: CMD DONE
# [DEBUG] @5779844000: State changed from 1 to 2
# [SLAVE] @5779877000: Slot start detected, bit_idx=7
# [DEBUG] @6377853000: State changed from 2 to 0
# [DEBUG] @6378037000: CMD START - type=0x22, length=1
# [DEBUG] @6378053000: State changed from 0 to 6
# [DEBUG] @6378070000: CMD DONE
# [DEBUG] @6378070000: State changed from 6 to 7
# [SLAVE] @6378103000: Slot start detected, bit_idx=0
# [SLAVE] @6384086000: Read slot - driving bit 0 = 0
# [MASTER SAMPLE] @6393069267: Sampled bit = 0 (bus=0)
# [HANDLER] @6448083733: Bit[0] = 0
# [DEBUG] @6448084000: Read bit done, data=0
# [DEBUG] @6448100000: State changed from 7 to 6
# [DEBUG] @6448117000: State changed from 6 to 7
# [MASTER SAMPLE] @6463116465: Sampled bit = 1 (bus=1)
# [HANDLER] @6518130931: Bit[1] = 1
# [DEBUG] @6518131000: Read bit done, data=1
# [DEBUG] @6518148000: State changed from 7 to 6
# [DEBUG] @6518164000: State changed from 6 to 7
# [SLAVE] @6518198000: Slot start detected, bit_idx=1
# [SLAVE] @6524181000: Read slot - driving bit 1 = 0
# [MASTER SAMPLE] @6533163663: Sampled bit = 0 (bus=0)
# [HANDLER] @6588178129: Bit[2] = 0
# [DEBUG] @6588178000: Read bit done, data=0
# [DEBUG] @6588195000: State changed from 7 to 6
# [DEBUG] @6588211000: State changed from 6 to 7
# [MASTER SAMPLE] @6603210861: Sampled bit = 1 (bus=1)
# [HANDLER] @6658225327: Bit[3] = 1
# [DEBUG] @6658225000: Read bit done, data=1
# [DEBUG] @6658242000: State changed from 7 to 6
# [DEBUG] @6658259000: State changed from 6 to 7
# [SLAVE] @6658292000: Slot start detected, bit_idx=2
# [SLAVE] @6664275000: Read slot - driving bit 2 = 0
# [MASTER SAMPLE] @6673258059: Sampled bit = 0 (bus=0)
# [HANDLER] @6728272525: Bit[4] = 0
# [DEBUG] @6728273000: Read bit done, data=0
# [DEBUG] @6728289000: State changed from 7 to 6
# [DEBUG] @6728306000: State changed from 6 to 7
# [MASTER SAMPLE] @6743305257: Sampled bit = 1 (bus=1)
# [HANDLER] @6798319723: Bit[5] = 1
# [DEBUG] @6798320000: Read bit done, data=1
# [DEBUG] @6798336000: State changed from 7 to 6
# [DEBUG] @6798353000: State changed from 6 to 7
# [SLAVE] @6798386000: Slot start detected, bit_idx=3
# [SLAVE] @6804369000: Read slot - driving bit 3 = 0
# [MASTER SAMPLE] @6813352455: Sampled bit = 0 (bus=0)
# [HANDLER] @6868366921: Bit[6] = 0
# [DEBUG] @6868367000: Read bit done, data=0
# [DEBUG] @6868384000: State changed from 7 to 6
# [DEBUG] @6868400000: State changed from 6 to 7
# [MASTER SAMPLE] @6883399653: Sampled bit = 1 (bus=1)
# [HANDLER] @6938414119: Bit[7] = 1
# [DEBUG] @6938414000: Read bit done, data=1
# [HANDLER] @6938430785: Byte complete = 0xaa (10101010)
# [DEBUG] @6938431000: State changed from 7 to 6
# [DEBUG] @6938447000: State changed from 6 to 8
# [UPLOAD] Byte 4: 0xaa (6938 ms)
# [DEBUG] @6938464000: Uploading data: 0xaa
# [DEBUG] @6938481000: State changed from 8 to 0
# [Test 6] PASS: Read 0x00 complete
#   Captured[4] = 0xaa (expected 0x00)
#   ??? Data mismatch!
# 
# ==============================================
#   Closed Loop Test Results
#   Total uploaded bytes: 5
# ==============================================
#   ??? FAIL: Some data mismatches detected
#     Expected: A5 5A 3C FF 00
#     Received: d6 6e fa ff aa
# ==============================================
# ** Note: $finish    : ../../tb/one_wire_handler_tb.v(483)
#    Time: 6940297377 ps  Iteration: 1  Instance: /one_wire_handler_tb
# End time: 00:00:13 on Nov 22,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
