Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/ --output-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/ --report-file=bsf:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.qsys
Progress: Loading JFEG_MPSOC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding instruction_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_0
Progress: Adding data_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding instruction_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_1
Progress: Adding data_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_1
Progress: Adding cpu_1 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_1
Progress: Adding instruction_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_2
Progress: Adding data_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_2
Progress: Adding cpu_2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_2
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_2
Progress: Adding timer_2 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_2
Progress: Adding instruction_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_3
Progress: Adding data_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_3
Progress: Adding cpu_3 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_3
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_3
Progress: Adding timer_3 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_3
Progress: Adding instruction_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_4
Progress: Adding data_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_4
Progress: Adding cpu_4 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_4
Progress: Adding jtag_uart_4 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_4
Progress: Adding timer_4 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_4
Progress: Adding instruction_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_5
Progress: Adding data_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_5
Progress: Adding cpu_5 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_5
Progress: Adding jtag_uart_5 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_5
Progress: Adding timer_5 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_5
Progress: Adding fifo_0_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_0_stage1_to_2
Progress: Adding fifo_1_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_1_stage1_to_2
Progress: Adding fifo_2_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_2_stage1_to_2
Progress: Adding fifo_stage1_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_4
Progress: Adding fifo_stage1_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_5
Progress: Adding fifo_stage1_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_6
Progress: Adding fifo_stage2_to_3 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage2_to_3
Progress: Adding fifo_stage3_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage3_to_4
Progress: Adding fifo_stage4_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage4_to_5
Progress: Adding fifo_stage5_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage5_to_6
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.instruction_mem_0: Memory will be initialized from instruction_mem_0.hex
Info: SoC.data_mem_0: Memory will be initialized from data_mem_0.hex
Info: SoC.instruction_mem_1: Memory will be initialized from instruction_mem_1.hex
Info: SoC.data_mem_1: Memory will be initialized from data_mem_1.hex
Info: SoC.instruction_mem_2: Memory will be initialized from instruction_mem_2.hex
Info: SoC.data_mem_2: Memory will be initialized from data_mem_2.hex
Info: SoC.instruction_mem_3: Memory will be initialized from instruction_mem_3.hex
Info: SoC.data_mem_3: Memory will be initialized from data_mem_3.hex
Info: SoC.instruction_mem_4: Memory will be initialized from instruction_mem_4.hex
Info: SoC.data_mem_4: Memory will be initialized from data_mem_4.hex
Info: SoC.instruction_mem_5: Memory will be initialized from instruction_mem_5.hex
Info: SoC.data_mem_5: Memory will be initialized from data_mem_5.hex
Warning: SoC.fifo_stage1_to_6: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.  If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Warning: SoC.fifo_0_stage1_to_2: Interrupt sender fifo_0_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_1_stage1_to_2: Interrupt sender fifo_1_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_2_stage1_to_2: Interrupt sender fifo_2_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_4: Interrupt sender fifo_stage1_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_5: Interrupt sender fifo_stage1_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_6: Interrupt sender fifo_stage1_to_6.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage2_to_3: Interrupt sender fifo_stage2_to_3.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage3_to_4: Interrupt sender fifo_stage3_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage4_to_5: Interrupt sender fifo_stage4_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage5_to_6: Interrupt sender fifo_stage5_to_6.in_irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/ --output-directory=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.sopcinfo --report-file=html:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.html --report-file=qip:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC/synthesis/SoC.qip --report-file=cmp:D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/CO503AdvancedEmbeddedSystems/Newfolder/JFEG_MPSOC/SoC.qsys
Progress: Loading JFEG_MPSOC/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 12.1]
Progress: Parameterizing module clock
Progress: Adding instruction_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_0
Progress: Adding data_mem_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding instruction_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_1
Progress: Adding data_mem_1 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_1
Progress: Adding cpu_1 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_1
Progress: Adding instruction_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_2
Progress: Adding data_mem_2 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_2
Progress: Adding cpu_2 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_2
Progress: Adding jtag_uart_2 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_2
Progress: Adding timer_2 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_2
Progress: Adding instruction_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_3
Progress: Adding data_mem_3 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_3
Progress: Adding cpu_3 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_3
Progress: Adding jtag_uart_3 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_3
Progress: Adding timer_3 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_3
Progress: Adding instruction_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_4
Progress: Adding data_mem_4 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_4
Progress: Adding cpu_4 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_4
Progress: Adding jtag_uart_4 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_4
Progress: Adding timer_4 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_4
Progress: Adding instruction_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module instruction_mem_5
Progress: Adding data_mem_5 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module data_mem_5
Progress: Adding cpu_5 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_5
Progress: Adding jtag_uart_5 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_5
Progress: Adding timer_5 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_5
Progress: Adding fifo_0_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_0_stage1_to_2
Progress: Adding fifo_1_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_1_stage1_to_2
Progress: Adding fifo_2_stage1_to_2 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_2_stage1_to_2
Progress: Adding fifo_stage1_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_4
Progress: Adding fifo_stage1_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_5
Progress: Adding fifo_stage1_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage1_to_6
Progress: Adding fifo_stage2_to_3 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage2_to_3
Progress: Adding fifo_stage3_to_4 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage3_to_4
Progress: Adding fifo_stage4_to_5 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage4_to_5
Progress: Adding fifo_stage5_to_6 [altera_avalon_fifo 12.1]
Progress: Parameterizing module fifo_stage5_to_6
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.instruction_mem_0: Memory will be initialized from instruction_mem_0.hex
Info: SoC.data_mem_0: Memory will be initialized from data_mem_0.hex
Info: SoC.instruction_mem_1: Memory will be initialized from instruction_mem_1.hex
Info: SoC.data_mem_1: Memory will be initialized from data_mem_1.hex
Info: SoC.instruction_mem_2: Memory will be initialized from instruction_mem_2.hex
Info: SoC.data_mem_2: Memory will be initialized from data_mem_2.hex
Info: SoC.instruction_mem_3: Memory will be initialized from instruction_mem_3.hex
Info: SoC.data_mem_3: Memory will be initialized from data_mem_3.hex
Info: SoC.instruction_mem_4: Memory will be initialized from instruction_mem_4.hex
Info: SoC.data_mem_4: Memory will be initialized from data_mem_4.hex
Info: SoC.instruction_mem_5: Memory will be initialized from instruction_mem_5.hex
Info: SoC.data_mem_5: Memory will be initialized from data_mem_5.hex
Warning: SoC.fifo_stage1_to_6: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.  If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Warning: SoC.fifo_0_stage1_to_2: Interrupt sender fifo_0_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_1_stage1_to_2: Interrupt sender fifo_1_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_2_stage1_to_2: Interrupt sender fifo_2_stage1_to_2.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_4: Interrupt sender fifo_stage1_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_5: Interrupt sender fifo_stage1_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage1_to_6: Interrupt sender fifo_stage1_to_6.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage2_to_3: Interrupt sender fifo_stage2_to_3.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage3_to_4: Interrupt sender fifo_stage3_to_4.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage4_to_5: Interrupt sender fifo_stage4_to_5.in_irq is not connected to an interrupt receiver
Warning: SoC.fifo_stage5_to_6: Interrupt sender fifo_stage5_to_6.in_irq is not connected to an interrupt receiver
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 41 modules, 223 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 113 modules, 522 connections
Info: merlin_domain_transform: After transform: 246 modules, 1487 connections
Info: merlin_router_transform: After transform: 318 modules, 1786 connections
Info: merlin_traffic_limiter_transform: After transform: 324 modules, 1810 connections
Info: merlin_burst_transform: After transform: 326 modules, 1820 connections
Info: reset_adaptation_transform: After transform: 341 modules, 1410 connections
Info: merlin_network_to_switch_transform: After transform: 484 modules, 1730 connections
Info: merlin_width_transform: After transform: 488 modules, 1742 connections
Info: limiter_update_transform: After transform: 488 modules, 1748 connections
Info: merlin_interrupt_mapper_transform: After transform: 494 modules, 1766 connections
Error: Generation stopped, 461 or more modules remaining
Info: SoC: Done SoC" with 83 modules, 1 files, 2532462 bytes
Error: ip-generate failed with exit code 1: 1 Error, 11 Warnings
Info: Stopping: Create HDL design files for synthesis
