Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Oct  9 17:40:26 2024
| Host         : c111-16.EECS.Berkeley.EDU running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.804        0.000                      0                  239        0.169        0.000                      0                  239        3.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_125mhz_fpga  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125mhz_fpga        1.804        0.000                      0                  239        0.169        0.000                      0                  239        3.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_fpga
  To Clock:  clk_125mhz_fpga

Setup :            0  Failing Endpoints,  Worst Slack        1.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 gen/COUNT_MAX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen/sample_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_fpga rise@8.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.714ns (47.918%)  route 2.950ns (52.082%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.866     5.940    gen/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X112Y98        FDRE                                         r  gen/COUNT_MAX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  gen/COUNT_MAX_reg[1]/Q
                         net (fo=12, routed)          0.607     7.065    gen/COUNT_MAX[1]
    SLICE_X108Y98        LUT1 (Prop_lut1_I0_O)        0.124     7.189 r  gen/sample_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.189    gen/sample_counter1_carry_i_4_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.702 r  gen/sample_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.702    gen/sample_counter1_carry_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.819 r  gen/sample_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.819    gen/sample_counter1_carry__0_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.058 r  gen/sample_counter1_carry__1/O[2]
                         net (fo=2, routed)           0.713     8.771    gen/sample_counter1[11]
    SLICE_X107Y99        LUT4 (Prop_lut4_I1_O)        0.301     9.072 r  gen/sample_counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.072    gen/sample_counter0_carry__0_i_3_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  gen/sample_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     9.623    gen/sample_counter0_carry__0_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  gen/sample_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.737    gen/sample_counter0_carry__1_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  gen/sample_counter0_carry__2/CO[3]
                         net (fo=2, routed)           0.614    10.465    dac/CO[0]
    SLICE_X107Y102       LUT5 (Prop_lut5_I3_O)        0.124    10.589 r  dac/sample_counter[0]_i_1/O
                         net (fo=12, routed)          1.015    11.603    gen/sample_counter_reg[0]_0
    SLICE_X106Y98        FDRE                                         r  gen/sample_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.684    13.448    gen/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X106Y98        FDRE                                         r  gen/sample_counter_reg[4]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X106Y98        FDRE (Setup_fdre_C_R)       -0.429    13.407    gen/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  1.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bp/button_debouncer/debounce_logic[3].debounced_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bp/button_edge_detector/signal_in_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_fpga  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_fpga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_fpga rise@0.000ns - clk_125mhz_fpga rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.718     1.805    bp/button_debouncer/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y106       FDRE                                         r  bp/button_debouncer/debounce_logic[3].debounced_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  bp/button_debouncer/debounce_logic[3].debounced_signal_reg[3]/Q
                         net (fo=2, routed)           0.119     2.065    bp/button_edge_detector/D[3]
    SLICE_X111Y105       FDRE                                         r  bp/button_edge_detector/signal_in_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_fpga rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.994     2.336    bp/button_edge_detector/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y105       FDRE                                         r  bp/button_edge_detector/signal_in_d_reg[3]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.075     1.896    bp/button_edge_detector/signal_in_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_fpga
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_125MHZ_FPGA_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   bp/button_debouncer/debounce_logic[0].debounced_signal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   bp/button_debouncer/debounce_logic[0].debounced_signal_reg[0]/C



