Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.10.3.144
Thu Oct 03 09:24:55 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n ROM_16x8192 -lang vhdl -synth lse -bus_exp 7 -bb -arch xo2c00 -type romblk -device LCMXO2-7000HE -addr_width 13 -data_width 16 -num_words 8192 -cascade -1 -memfile e:/dropbox (cini)/group - cybersecurity/control flow integrity/code/hdl/rom_16x8192/secure_edge_table_initializer/secure_edge_table.mem -memformat bin 
    Circuit name     : ROM_16x8192
    Module type      : EBR_ROM
    Module Version   : 5.4
    Ports            : 
	Inputs       : Address[12:0], OutClock, OutClockEn, Reset
	Outputs      : Q[15:0]
    I/O buffer       : not inserted
    Memory file      : e:/dropbox (cini)/group - cybersecurity/control flow integrity/code/hdl/rom_16x8192/secure_edge_table_initializer/secure_edge_table.mem
    EDIF output      : ROM_16x8192.edn
    VHDL output      : ROM_16x8192.vhd
    VHDL template    : ROM_16x8192_tmpl.vhd
    VHDL testbench   : tb_ROM_16x8192_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ROM_16x8192.srp
    Estimated Resource Usage:
            EBR : 16

END   SCUBA Module Synthesis

File: ROM_16x8192.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


