// Seed: 128143652
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    input wor module_0,
    input uwire id_5
);
  assign id_0 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri1 id_2,
    inout wor id_3,
    output uwire id_4,
    inout uwire id_5,
    output wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input wand id_11,
    input tri0 id_12
);
  wire id_14;
  wire id_15;
  wire id_16;
  logic [7:0] id_17, id_18;
  assign id_16 = id_16;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_3,
      id_8,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_18[1!=1'h0] = id_15;
endmodule
