Record=TopLevelDocument|FileName=Spartan.SchDoc
Record=SheetSymbol|SourceDocument=Spartan.SchDoc|Designator=U_FPGA_BANKS|SchDesignator=U_FPGA_BANKS|FileName=FPGA_BANKS.SchDoc|SymbolType=Normal|RawFileName=FPGA_BANKS.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Spartan.SchDoc|Designator=U_FPGA_CONFIG|SchDesignator=U_FPGA_CONFIG|FileName=FPGA_CONFIG.SchDoc|SymbolType=Normal|RawFileName=FPGA_CONFIG.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Spartan.SchDoc|Designator=U_FPGA_POWER|SchDesignator=U_FPGA_POWER|FileName=FPGA_POWER.SchDoc|SymbolType=Normal|RawFileName=FPGA_POWER.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Spartan.SchDoc|Designator=U_GPIO_Connectors|SchDesignator=U_GPIO_Connectors|FileName=GPIO.SchDoc|SymbolType=Normal|RawFileName=GPIO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Spartan.SchDoc|Designator=U_POWER_SUPPLY|SchDesignator=U_POWER_SUPPLY|FileName=POWER_SUPPLY.SchDoc|SymbolType=Normal|RawFileName=POWER_SUPPLY.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Spartan.SchDoc|Designator=U_SDRAM|SchDesignator=U_SDRAM|FileName=SDRAM.SchDoc|SymbolType=Normal|RawFileName=SDRAM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Spartan.SchDoc|Designator=U_USB|SchDesignator=U_USB|FileName=USB.SchDoc|SymbolType=Normal|RawFileName=USB.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
