   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_dma.c"
  18              		.section	.text.dma_periph_and_channel_check,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	dma_periph_and_channel_check:
  25              	.LVL0:
  26              	.LFB83:
   1:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_dma.c ****     \file    gd32f10x_dma.c
   3:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief   DMA driver
   4:../system/src/gd32f10x/gd32f10x_dma.c **** 
   5:../system/src/gd32f10x/gd32f10x_dma.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_dma.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_dma.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_dma.c ****     \version 2019-10-30, V2.1.1, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_dma.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
  10:../system/src/gd32f10x/gd32f10x_dma.c **** */
  11:../system/src/gd32f10x/gd32f10x_dma.c **** 
  12:../system/src/gd32f10x/gd32f10x_dma.c **** /*
  13:../system/src/gd32f10x/gd32f10x_dma.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  14:../system/src/gd32f10x/gd32f10x_dma.c **** 
  15:../system/src/gd32f10x/gd32f10x_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  16:../system/src/gd32f10x/gd32f10x_dma.c **** are permitted provided that the following conditions are met:
  17:../system/src/gd32f10x/gd32f10x_dma.c **** 
  18:../system/src/gd32f10x/gd32f10x_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  19:../system/src/gd32f10x/gd32f10x_dma.c ****        list of conditions and the following disclaimer.
  20:../system/src/gd32f10x/gd32f10x_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  21:../system/src/gd32f10x/gd32f10x_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  22:../system/src/gd32f10x/gd32f10x_dma.c ****        and/or other materials provided with the distribution.
  23:../system/src/gd32f10x/gd32f10x_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  24:../system/src/gd32f10x/gd32f10x_dma.c ****        may be used to endorse or promote products derived from this software without 
  25:../system/src/gd32f10x/gd32f10x_dma.c ****        specific prior written permission.
  26:../system/src/gd32f10x/gd32f10x_dma.c **** 
  27:../system/src/gd32f10x/gd32f10x_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  28:../system/src/gd32f10x/gd32f10x_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  29:../system/src/gd32f10x/gd32f10x_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  30:../system/src/gd32f10x/gd32f10x_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  31:../system/src/gd32f10x/gd32f10x_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  32:../system/src/gd32f10x/gd32f10x_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  33:../system/src/gd32f10x/gd32f10x_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  34:../system/src/gd32f10x/gd32f10x_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  35:../system/src/gd32f10x/gd32f10x_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  36:../system/src/gd32f10x/gd32f10x_dma.c **** OF SUCH DAMAGE.
  37:../system/src/gd32f10x/gd32f10x_dma.c **** */
  38:../system/src/gd32f10x/gd32f10x_dma.c **** 
  39:../system/src/gd32f10x/gd32f10x_dma.c **** #include "gd32f10x_dma.h"
  40:../system/src/gd32f10x/gd32f10x_dma.c **** 
  41:../system/src/gd32f10x/gd32f10x_dma.c **** #define DMA_WRONG_HANDLE        while(1){}
  42:../system/src/gd32f10x/gd32f10x_dma.c **** 
  43:../system/src/gd32f10x/gd32f10x_dma.c ****   /* check whether peripheral matches channels or not */
  44:../system/src/gd32f10x/gd32f10x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx);
  45:../system/src/gd32f10x/gd32f10x_dma.c **** 
  46:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
  47:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      deinitialize DMA a channel registers 
  48:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  49:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
  50:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  51:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
  52:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  53:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
  54:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
  55:../system/src/gd32f10x/gd32f10x_dma.c **** */
  56:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  57:../system/src/gd32f10x/gd32f10x_dma.c **** {
  58:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  59:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
  60:../system/src/gd32f10x/gd32f10x_dma.c ****     }
  61:../system/src/gd32f10x/gd32f10x_dma.c ****     
  62:../system/src/gd32f10x/gd32f10x_dma.c ****     /* disable DMA a channel */
  63:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  64:../system/src/gd32f10x/gd32f10x_dma.c ****     /* reset DMA channel registers */
  65:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  66:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  67:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  68:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  69:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  70:../system/src/gd32f10x/gd32f10x_dma.c **** }
  71:../system/src/gd32f10x/gd32f10x_dma.c **** 
  72:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
  73:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  74:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  75:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
  76:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
  77:../system/src/gd32f10x/gd32f10x_dma.c **** */
  78:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  79:../system/src/gd32f10x/gd32f10x_dma.c **** {
  80:../system/src/gd32f10x/gd32f10x_dma.c ****     /* set the DMA struct with the default values */
  81:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->periph_addr  = 0U;
  82:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->periph_width = 0U; 
  83:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  84:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_addr  = 0U;
  85:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_width = 0U;
  86:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  87:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->number       = 0U;
  88:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  89:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  90:../system/src/gd32f10x/gd32f10x_dma.c **** }
  91:../system/src/gd32f10x/gd32f10x_dma.c **** 
  92:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
  93:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      initialize DMA channel
  94:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  95:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
  96:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
  97:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
  98:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  99:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
 100:../system/src/gd32f10x/gd32f10x_dma.c ****                   periph_addr: peripheral base address
 101:../system/src/gd32f10x/gd32f10x_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
 102:../system/src/gd32f10x/gd32f10x_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE 
 103:../system/src/gd32f10x/gd32f10x_dma.c ****                   memory_addr: memory base address
 104:../system/src/gd32f10x/gd32f10x_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
 105:../system/src/gd32f10x/gd32f10x_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
 106:../system/src/gd32f10x/gd32f10x_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
 107:../system/src/gd32f10x/gd32f10x_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 108:../system/src/gd32f10x/gd32f10x_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
 109:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 110:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 111:../system/src/gd32f10x/gd32f10x_dma.c **** */
 112:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct *init_struct)
 113:../system/src/gd32f10x/gd32f10x_dma.c **** {
 114:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 115:../system/src/gd32f10x/gd32f10x_dma.c ****     
 116:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 117:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 118:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 119:../system/src/gd32f10x/gd32f10x_dma.c ****     
 120:../system/src/gd32f10x/gd32f10x_dma.c ****     /* configure peripheral base address */
 121:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 122:../system/src/gd32f10x/gd32f10x_dma.c ****     
 123:../system/src/gd32f10x/gd32f10x_dma.c ****     /* configure memory base address */
 124:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = init_struct->memory_addr;
 125:../system/src/gd32f10x/gd32f10x_dma.c ****     
 126:../system/src/gd32f10x/gd32f10x_dma.c ****     /* configure the number of remaining data to be transferred */
 127:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 128:../system/src/gd32f10x/gd32f10x_dma.c ****     
 129:../system/src/gd32f10x/gd32f10x_dma.c ****     /* configure peripheral transfer width,memory transfer width, */
 130:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 131:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 133:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 134:../system/src/gd32f10x/gd32f10x_dma.c **** 
 135:../system/src/gd32f10x/gd32f10x_dma.c ****     /* configure peripheral increasing mode */
 136:../system/src/gd32f10x/gd32f10x_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 137:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 138:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 139:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 140:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 141:../system/src/gd32f10x/gd32f10x_dma.c **** 
 142:../system/src/gd32f10x/gd32f10x_dma.c ****     /* configure memory increasing mode */
 143:../system/src/gd32f10x/gd32f10x_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 144:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 145:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 146:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 147:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 148:../system/src/gd32f10x/gd32f10x_dma.c ****     
 149:../system/src/gd32f10x/gd32f10x_dma.c ****     /* configure the direction of  data transfer */
 150:../system/src/gd32f10x/gd32f10x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 151:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 152:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 153:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 154:../system/src/gd32f10x/gd32f10x_dma.c ****     } 
 155:../system/src/gd32f10x/gd32f10x_dma.c **** }
 156:../system/src/gd32f10x/gd32f10x_dma.c **** 
 157:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 158:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      enable DMA circulation mode  
 159:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 160:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 161:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 162:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 163:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 164:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 165:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 166:../system/src/gd32f10x/gd32f10x_dma.c **** */
 167:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 168:../system/src/gd32f10x/gd32f10x_dma.c **** {
 169:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 170:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 171:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 172:../system/src/gd32f10x/gd32f10x_dma.c **** 
 173:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 174:../system/src/gd32f10x/gd32f10x_dma.c **** }
 175:../system/src/gd32f10x/gd32f10x_dma.c **** 
 176:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 177:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      disable DMA circulation mode  
 178:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 179:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 180:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 181:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 182:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 183:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 184:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 185:../system/src/gd32f10x/gd32f10x_dma.c **** */
 186:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 187:../system/src/gd32f10x/gd32f10x_dma.c **** {
 188:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 189:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 190:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 191:../system/src/gd32f10x/gd32f10x_dma.c ****     
 192:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 193:../system/src/gd32f10x/gd32f10x_dma.c **** }
 194:../system/src/gd32f10x/gd32f10x_dma.c **** 
 195:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 196:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      enable memory to memory mode
 197:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 198:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 199:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 200:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 201:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 202:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 203:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 204:../system/src/gd32f10x/gd32f10x_dma.c **** */
 205:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)
 206:../system/src/gd32f10x/gd32f10x_dma.c **** {
 207:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 208:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 209:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 210:../system/src/gd32f10x/gd32f10x_dma.c ****     
 211:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_M2M;
 212:../system/src/gd32f10x/gd32f10x_dma.c **** }
 213:../system/src/gd32f10x/gd32f10x_dma.c **** 
 214:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 215:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      disable memory to memory mode
 216:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 217:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 218:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 219:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 220:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 221:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 222:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 223:../system/src/gd32f10x/gd32f10x_dma.c **** */
 224:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)
 225:../system/src/gd32f10x/gd32f10x_dma.c **** {
 226:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 227:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 228:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 229:../system/src/gd32f10x/gd32f10x_dma.c ****     
 230:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_M2M;
 231:../system/src/gd32f10x/gd32f10x_dma.c **** }
 232:../system/src/gd32f10x/gd32f10x_dma.c **** 
 233:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 234:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      enable DMA channel 
 235:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 236:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 237:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 238:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 239:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 240:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 241:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 242:../system/src/gd32f10x/gd32f10x_dma.c **** */
 243:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 244:../system/src/gd32f10x/gd32f10x_dma.c **** {
 245:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 246:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 247:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 248:../system/src/gd32f10x/gd32f10x_dma.c ****     
 249:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 250:../system/src/gd32f10x/gd32f10x_dma.c **** }
 251:../system/src/gd32f10x/gd32f10x_dma.c **** 
 252:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 253:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      disable DMA channel 
 254:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 255:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 256:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 257:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 258:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 259:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 260:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 261:../system/src/gd32f10x/gd32f10x_dma.c **** */
 262:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 263:../system/src/gd32f10x/gd32f10x_dma.c **** {
 264:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 265:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 266:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 267:../system/src/gd32f10x/gd32f10x_dma.c ****     
 268:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 269:../system/src/gd32f10x/gd32f10x_dma.c **** }
 270:../system/src/gd32f10x/gd32f10x_dma.c **** 
 271:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 272:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      set DMA peripheral base address  
 273:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 274:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 275:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 276:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 277:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 278:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  address: peripheral base address
 279:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 280:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 281:../system/src/gd32f10x/gd32f10x_dma.c **** */
 282:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 283:../system/src/gd32f10x/gd32f10x_dma.c **** {
 284:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 285:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 286:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 287:../system/src/gd32f10x/gd32f10x_dma.c ****     
 288:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 289:../system/src/gd32f10x/gd32f10x_dma.c **** }
 290:../system/src/gd32f10x/gd32f10x_dma.c **** 
 291:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 292:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      set DMA memory base address  
 293:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 294:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 295:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address
 296:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 297:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 298:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  address: memory base address
 299:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 300:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 301:../system/src/gd32f10x/gd32f10x_dma.c **** */
 302:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 303:../system/src/gd32f10x/gd32f10x_dma.c **** {
 304:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 305:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 306:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 307:../system/src/gd32f10x/gd32f10x_dma.c ****     
 308:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = address;
 309:../system/src/gd32f10x/gd32f10x_dma.c **** }
 310:../system/src/gd32f10x/gd32f10x_dma.c **** 
 311:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 312:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA 
 313:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 314:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 315:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 316:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 317:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 318:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 319:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        0x0000-0xFFFF
 320:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 321:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 322:../system/src/gd32f10x/gd32f10x_dma.c **** */
 323:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 324:../system/src/gd32f10x/gd32f10x_dma.c **** {
 325:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 326:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 327:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 328:../system/src/gd32f10x/gd32f10x_dma.c ****     
 329:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK);
 330:../system/src/gd32f10x/gd32f10x_dma.c **** }
 331:../system/src/gd32f10x/gd32f10x_dma.c **** 
 332:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 333:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA  
 334:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 335:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 336:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 337:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 338:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 339:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 340:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA 
 341:../system/src/gd32f10x/gd32f10x_dma.c **** */
 342:../system/src/gd32f10x/gd32f10x_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 343:../system/src/gd32f10x/gd32f10x_dma.c **** {
 344:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 345:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 346:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 347:../system/src/gd32f10x/gd32f10x_dma.c ****     
 348:../system/src/gd32f10x/gd32f10x_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 349:../system/src/gd32f10x/gd32f10x_dma.c **** }
 350:../system/src/gd32f10x/gd32f10x_dma.c **** 
 351:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 352:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      configure priority level of DMA channel 
 353:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 354:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 355:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 356:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 357:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 358:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  priority: priority Level of this channel
 359:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 360:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 361:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 362:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 363:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 364:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 365:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none 
 366:../system/src/gd32f10x/gd32f10x_dma.c **** */
 367:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 368:../system/src/gd32f10x/gd32f10x_dma.c **** {
 369:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 370:../system/src/gd32f10x/gd32f10x_dma.c ****     
 371:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 372:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 373:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 374:../system/src/gd32f10x/gd32f10x_dma.c ****     
 375:../system/src/gd32f10x/gd32f10x_dma.c ****     /* acquire DMA_CHxCTL register */
 376:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 377:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 378:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 379:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= priority;
 380:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 381:../system/src/gd32f10x/gd32f10x_dma.c **** }
 382:../system/src/gd32f10x/gd32f10x_dma.c **** 
 383:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 384:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      configure transfer data size of memory 
 385:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 386:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 387:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 388:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 389:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 390:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  mwidth: transfer data width of memory
 391:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 392:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 393:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 394:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 395:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 396:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 397:../system/src/gd32f10x/gd32f10x_dma.c **** */
 398:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)
 399:../system/src/gd32f10x/gd32f10x_dma.c **** {
 400:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 401:../system/src/gd32f10x/gd32f10x_dma.c ****     
 402:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 403:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 404:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 405:../system/src/gd32f10x/gd32f10x_dma.c ****     
 406:../system/src/gd32f10x/gd32f10x_dma.c ****     /* acquire DMA_CHxCTL register */
 407:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 408:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 409:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 410:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= mwidth;
 411:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 412:../system/src/gd32f10x/gd32f10x_dma.c **** }
 413:../system/src/gd32f10x/gd32f10x_dma.c **** 
 414:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 415:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      configure transfer data size of peripheral 
 416:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 417:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 418:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 419:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 420:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 421:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 422:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 423:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 424:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 425:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 426:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 427:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 428:../system/src/gd32f10x/gd32f10x_dma.c **** */
 429:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)
 430:../system/src/gd32f10x/gd32f10x_dma.c **** {
 431:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 432:../system/src/gd32f10x/gd32f10x_dma.c ****     
 433:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 434:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 435:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 436:../system/src/gd32f10x/gd32f10x_dma.c ****     
 437:../system/src/gd32f10x/gd32f10x_dma.c ****     /* acquire DMA_CHxCTL register */
 438:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 439:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 440:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 441:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= pwidth;
 442:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 443:../system/src/gd32f10x/gd32f10x_dma.c **** }
 444:../system/src/gd32f10x/gd32f10x_dma.c **** 
 445:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 446:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      enable next address increasement algorithm of memory  
 447:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 448:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 449:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 450:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 451:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 452:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 453:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 454:../system/src/gd32f10x/gd32f10x_dma.c **** */
 455:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 456:../system/src/gd32f10x/gd32f10x_dma.c **** {
 457:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 458:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 459:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 460:../system/src/gd32f10x/gd32f10x_dma.c ****     
 461:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 462:../system/src/gd32f10x/gd32f10x_dma.c **** }
 463:../system/src/gd32f10x/gd32f10x_dma.c **** 
 464:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 465:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      disable next address increasement algorithm of memory  
 466:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 467:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 468:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 469:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 470:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 471:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 472:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 473:../system/src/gd32f10x/gd32f10x_dma.c **** */
 474:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 475:../system/src/gd32f10x/gd32f10x_dma.c **** {
 476:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 477:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 478:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 479:../system/src/gd32f10x/gd32f10x_dma.c ****     
 480:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 481:../system/src/gd32f10x/gd32f10x_dma.c **** }
 482:../system/src/gd32f10x/gd32f10x_dma.c **** 
 483:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 484:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 485:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 486:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 487:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 488:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 489:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 490:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 491:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 492:../system/src/gd32f10x/gd32f10x_dma.c **** */
 493:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 494:../system/src/gd32f10x/gd32f10x_dma.c **** {
 495:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 496:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 497:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 498:../system/src/gd32f10x/gd32f10x_dma.c ****     
 499:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 500:../system/src/gd32f10x/gd32f10x_dma.c **** }
 501:../system/src/gd32f10x/gd32f10x_dma.c **** 
 502:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 503:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      disable next address increasement algorithm of peripheral 
 504:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 505:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 506:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 507:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 508:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 509:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 510:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 511:../system/src/gd32f10x/gd32f10x_dma.c **** */
 512:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 513:../system/src/gd32f10x/gd32f10x_dma.c **** {
 514:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 515:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 516:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 517:../system/src/gd32f10x/gd32f10x_dma.c ****     
 518:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 519:../system/src/gd32f10x/gd32f10x_dma.c **** }
 520:../system/src/gd32f10x/gd32f10x_dma.c **** 
 521:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 522:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      configure the direction of data transfer on the channel  
 523:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 524:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 525:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 526:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 527:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 528:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  direction: specify the direction of data transfer
 529:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 530:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 531:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 532:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 533:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 534:../system/src/gd32f10x/gd32f10x_dma.c **** */
 535:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t directio
 536:../system/src/gd32f10x/gd32f10x_dma.c **** {
 537:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 538:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 539:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 540:../system/src/gd32f10x/gd32f10x_dma.c ****     
 541:../system/src/gd32f10x/gd32f10x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 542:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 543:../system/src/gd32f10x/gd32f10x_dma.c ****     } else {
 544:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 545:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 546:../system/src/gd32f10x/gd32f10x_dma.c **** }
 547:../system/src/gd32f10x/gd32f10x_dma.c **** 
 548:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 549:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      check DMA flag is set or not 
 550:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 551:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 552:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 553:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 554:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 555:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  flag: specify get which flag
 556:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 557:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 558:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 559:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 560:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 561:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 562:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     FlagStatus: SET or RESET
 563:../system/src/gd32f10x/gd32f10x_dma.c **** */
 564:../system/src/gd32f10x/gd32f10x_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 565:../system/src/gd32f10x/gd32f10x_dma.c **** {
 566:../system/src/gd32f10x/gd32f10x_dma.c ****     FlagStatus reval;
 567:../system/src/gd32f10x/gd32f10x_dma.c **** 
 568:../system/src/gd32f10x/gd32f10x_dma.c ****     /* check whether the flag is set or not */
 569:../system/src/gd32f10x/gd32f10x_dma.c ****     if(RESET != (DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx))){
 570:../system/src/gd32f10x/gd32f10x_dma.c ****         reval = SET;
 571:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 572:../system/src/gd32f10x/gd32f10x_dma.c ****         reval = RESET;
 573:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 574:../system/src/gd32f10x/gd32f10x_dma.c ****     
 575:../system/src/gd32f10x/gd32f10x_dma.c ****     return reval;
 576:../system/src/gd32f10x/gd32f10x_dma.c **** }
 577:../system/src/gd32f10x/gd32f10x_dma.c **** 
 578:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 579:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      clear the flag of a DMA channel
 580:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 581:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 582:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 583:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 584:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 585:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  flag: specify get which flag
 586:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 587:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 588:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 589:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 590:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 591:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 592:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 593:../system/src/gd32f10x/gd32f10x_dma.c **** */
 594:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 595:../system/src/gd32f10x/gd32f10x_dma.c **** {
 596:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 597:../system/src/gd32f10x/gd32f10x_dma.c **** }
 598:../system/src/gd32f10x/gd32f10x_dma.c **** 
 599:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 600:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not 
 601:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 602:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 603:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 604:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 605:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 606:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  flag: specify get which flag
 607:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 608:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 609:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 610:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 611:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 612:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     FlagStatus: SET or RESET
 613:../system/src/gd32f10x/gd32f10x_dma.c **** */
 614:../system/src/gd32f10x/gd32f10x_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 615:../system/src/gd32f10x/gd32f10x_dma.c **** {
 616:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 617:../system/src/gd32f10x/gd32f10x_dma.c ****     
 618:../system/src/gd32f10x/gd32f10x_dma.c ****     switch(flag){
 619:../system/src/gd32f10x/gd32f10x_dma.c ****         case DMA_INT_FLAG_FTF:
 620:../system/src/gd32f10x/gd32f10x_dma.c ****             /* check whether the full transfer finish interrupt flag is set and enabled */
 621:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 622:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 623:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 624:../system/src/gd32f10x/gd32f10x_dma.c ****         case DMA_INT_FLAG_HTF:
 625:../system/src/gd32f10x/gd32f10x_dma.c ****             /* check whether the half transfer finish interrupt flag is set and enabled */
 626:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 627:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 628:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 629:../system/src/gd32f10x/gd32f10x_dma.c ****         case DMA_INT_FLAG_ERR:
 630:../system/src/gd32f10x/gd32f10x_dma.c ****             /* check whether the error interrupt flag is set and enabled */
 631:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 632:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 633:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 634:../system/src/gd32f10x/gd32f10x_dma.c ****         default:
 635:../system/src/gd32f10x/gd32f10x_dma.c ****             DMA_WRONG_HANDLE
 636:../system/src/gd32f10x/gd32f10x_dma.c ****         }
 637:../system/src/gd32f10x/gd32f10x_dma.c ****     
 638:../system/src/gd32f10x/gd32f10x_dma.c ****     /* when the interrupt flag is set and enabled, return SET */    
 639:../system/src/gd32f10x/gd32f10x_dma.c ****     if(interrupt_flag && interrupt_enable){
 640:../system/src/gd32f10x/gd32f10x_dma.c ****         return SET;
 641:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 642:../system/src/gd32f10x/gd32f10x_dma.c ****         return RESET;
 643:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 644:../system/src/gd32f10x/gd32f10x_dma.c **** }
 645:../system/src/gd32f10x/gd32f10x_dma.c **** 
 646:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 647:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      clear DMA a channel flag
 648:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 649:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 650:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 651:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 652:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 653:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  flag: specify get which flag
 654:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 655:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 656:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 657:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 658:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 659:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 660:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 661:../system/src/gd32f10x/gd32f10x_dma.c **** */
 662:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 663:../system/src/gd32f10x/gd32f10x_dma.c **** {
 664:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 665:../system/src/gd32f10x/gd32f10x_dma.c **** }
 666:../system/src/gd32f10x/gd32f10x_dma.c **** 
 667:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 668:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      enable DMA interrupt
 669:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 670:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 671:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel 
 672:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 673:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 674:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  source: specify which interrupt to enbale
 675:../system/src/gd32f10x/gd32f10x_dma.c ****                 one or more parameters can be selected which are shown as below
 676:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 677:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 678:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 679:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 680:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 681:../system/src/gd32f10x/gd32f10x_dma.c **** */
 682:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 683:../system/src/gd32f10x/gd32f10x_dma.c **** {
 684:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 685:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 686:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 687:../system/src/gd32f10x/gd32f10x_dma.c ****     
 688:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= source;
 689:../system/src/gd32f10x/gd32f10x_dma.c **** }
 690:../system/src/gd32f10x/gd32f10x_dma.c **** 
 691:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 692:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      disable DMA interrupt
 693:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 694:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 695:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 696:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 697:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 698:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  source: specify which interrupt to disbale
 699:../system/src/gd32f10x/gd32f10x_dma.c ****                 one or more parameters can be selected which are shown as below
 700:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 701:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 702:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 703:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 704:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     none
 705:../system/src/gd32f10x/gd32f10x_dma.c **** */
 706:../system/src/gd32f10x/gd32f10x_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 707:../system/src/gd32f10x/gd32f10x_dma.c **** {
 708:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 709:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 710:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 711:../system/src/gd32f10x/gd32f10x_dma.c ****     
 712:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~source;
 713:../system/src/gd32f10x/gd32f10x_dma.c **** }
 714:../system/src/gd32f10x/gd32f10x_dma.c **** 
 715:../system/src/gd32f10x/gd32f10x_dma.c **** /*!
 716:../system/src/gd32f10x/gd32f10x_dma.c ****     \brief      check whether peripheral and channels match
 717:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 718:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMAx(x=0,1)
 719:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[in]  channelx: specify which DMA channel
 720:../system/src/gd32f10x/gd32f10x_dma.c ****                 only one parameter can be selected which is shown as below:
 721:../system/src/gd32f10x/gd32f10x_dma.c ****       \arg        DMA_CHx(x=0..6)
 722:../system/src/gd32f10x/gd32f10x_dma.c ****     \param[out] none
 723:../system/src/gd32f10x/gd32f10x_dma.c ****     \retval     ErrStatus: SUCCESS or ERROR
 724:../system/src/gd32f10x/gd32f10x_dma.c **** */
 725:../system/src/gd32f10x/gd32f10x_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)
 726:../system/src/gd32f10x/gd32f10x_dma.c **** {
  27              		.loc 1 726 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 727:../system/src/gd32f10x/gd32f10x_dma.c ****     ErrStatus val = SUCCESS;
  32              		.loc 1 727 5 view .LVU1
 728:../system/src/gd32f10x/gd32f10x_dma.c ****     
 729:../system/src/gd32f10x/gd32f10x_dma.c ****     if(DMA1 == dma_periph){
  33              		.loc 1 729 5 view .LVU2
  34              		.loc 1 729 7 is_stmt 0 view .LVU3
  35 0000 054B     		ldr	r3, .L6
  36 0002 9842     		cmp	r0, r3
  37 0004 01D0     		beq	.L5
 727:../system/src/gd32f10x/gd32f10x_dma.c ****     ErrStatus val = SUCCESS;
  38              		.loc 1 727 15 view .LVU4
  39 0006 0120     		movs	r0, #1
  40              	.LVL1:
 727:../system/src/gd32f10x/gd32f10x_dma.c ****     ErrStatus val = SUCCESS;
  41              		.loc 1 727 15 view .LVU5
  42 0008 7047     		bx	lr
  43              	.LVL2:
  44              	.L5:
 730:../system/src/gd32f10x/gd32f10x_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 731:../system/src/gd32f10x/gd32f10x_dma.c ****         if(channelx > DMA_CH4){
  45              		.loc 1 731 9 is_stmt 1 view .LVU6
  46              		.loc 1 731 11 is_stmt 0 view .LVU7
  47 000a 0429     		cmp	r1, #4
  48 000c 01D8     		bhi	.L4
 727:../system/src/gd32f10x/gd32f10x_dma.c ****     
  49              		.loc 1 727 15 view .LVU8
  50 000e 0120     		movs	r0, #1
  51              	.LVL3:
 727:../system/src/gd32f10x/gd32f10x_dma.c ****     
  52              		.loc 1 727 15 view .LVU9
  53 0010 7047     		bx	lr
  54              	.LVL4:
  55              	.L4:
 732:../system/src/gd32f10x/gd32f10x_dma.c ****             val = ERROR;
  56              		.loc 1 732 17 view .LVU10
  57 0012 0020     		movs	r0, #0
  58              	.LVL5:
 733:../system/src/gd32f10x/gd32f10x_dma.c ****         }
 734:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 735:../system/src/gd32f10x/gd32f10x_dma.c ****     
 736:../system/src/gd32f10x/gd32f10x_dma.c ****     return val;
  59              		.loc 1 736 5 is_stmt 1 view .LVU11
 737:../system/src/gd32f10x/gd32f10x_dma.c **** }
  60              		.loc 1 737 1 is_stmt 0 view .LVU12
  61 0014 7047     		bx	lr
  62              	.L7:
  63 0016 00BF     		.align	2
  64              	.L6:
  65 0018 00040240 		.word	1073873920
  66              		.cfi_endproc
  67              	.LFE83:
  69              		.section	.text.dma_deinit,"ax",%progbits
  70              		.align	1
  71              		.global	dma_deinit
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  76              	dma_deinit:
  77              	.LVL6:
  78              	.LFB56:
  57:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  79              		.loc 1 57 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  57:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  83              		.loc 1 57 1 is_stmt 0 view .LVU14
  84 0000 38B5     		push	{r3, r4, r5, lr}
  85              		.cfi_def_cfa_offset 16
  86              		.cfi_offset 3, -16
  87              		.cfi_offset 4, -12
  88              		.cfi_offset 5, -8
  89              		.cfi_offset 14, -4
  90 0002 0546     		mov	r5, r0
  91 0004 0C46     		mov	r4, r1
  58:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
  92              		.loc 1 58 5 is_stmt 1 view .LVU15
  58:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
  93              		.loc 1 58 17 is_stmt 0 view .LVU16
  94 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
  95              	.LVL7:
  58:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
  96              		.loc 1 58 7 view .LVU17
  97 000a 00B9     		cbnz	r0, .L9
  98              	.L10:
  59:../system/src/gd32f10x/gd32f10x_dma.c ****     }
  99              		.loc 1 59 9 is_stmt 1 discriminator 1 view .LVU18
  59:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 100              		.loc 1 59 9 discriminator 1 view .LVU19
  59:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 101              		.loc 1 59 9 discriminator 1 view .LVU20
 102 000c FEE7     		b	.L10
 103              	.L9:
  63:../system/src/gd32f10x/gd32f10x_dma.c ****     /* reset DMA channel registers */
 104              		.loc 1 63 5 view .LVU21
 105 000e A100     		lsls	r1, r4, #2
 106 0010 04EB8404 		add	r4, r4, r4, lsl #2
 107 0014 05EB8403 		add	r3, r5, r4, lsl #2
 108 0018 9A68     		ldr	r2, [r3, #8]
  63:../system/src/gd32f10x/gd32f10x_dma.c ****     /* reset DMA channel registers */
 109              		.loc 1 63 37 is_stmt 0 view .LVU22
 110 001a 22F00102 		bic	r2, r2, #1
 111 001e 9A60     		str	r2, [r3, #8]
  65:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
 112              		.loc 1 65 5 is_stmt 1 view .LVU23
  65:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
 113              		.loc 1 65 37 is_stmt 0 view .LVU24
 114 0020 0022     		movs	r2, #0
 115 0022 9A60     		str	r2, [r3, #8]
  66:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
 116              		.loc 1 66 5 is_stmt 1 view .LVU25
  66:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
 117              		.loc 1 66 37 is_stmt 0 view .LVU26
 118 0024 DA60     		str	r2, [r3, #12]
  67:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
 119              		.loc 1 67 5 is_stmt 1 view .LVU27
  67:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
 120              		.loc 1 67 39 is_stmt 0 view .LVU28
 121 0026 1A61     		str	r2, [r3, #16]
  68:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 122              		.loc 1 68 5 is_stmt 1 view .LVU29
  68:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 123              		.loc 1 68 39 is_stmt 0 view .LVU30
 124 0028 5A61     		str	r2, [r3, #20]
  69:../system/src/gd32f10x/gd32f10x_dma.c **** }
 125              		.loc 1 69 5 is_stmt 1 view .LVU31
 126 002a 6B68     		ldr	r3, [r5, #4]
  69:../system/src/gd32f10x/gd32f10x_dma.c **** }
 127              		.loc 1 69 29 is_stmt 0 view .LVU32
 128 002c 0F22     		movs	r2, #15
 129 002e 8A40     		lsls	r2, r2, r1
  69:../system/src/gd32f10x/gd32f10x_dma.c **** }
 130              		.loc 1 69 26 view .LVU33
 131 0030 1343     		orrs	r3, r3, r2
 132 0032 6B60     		str	r3, [r5, #4]
  70:../system/src/gd32f10x/gd32f10x_dma.c **** 
 133              		.loc 1 70 1 view .LVU34
 134 0034 38BD     		pop	{r3, r4, r5, pc}
  70:../system/src/gd32f10x/gd32f10x_dma.c **** 
 135              		.loc 1 70 1 view .LVU35
 136              		.cfi_endproc
 137              	.LFE56:
 139              		.section	.text.dma_struct_para_init,"ax",%progbits
 140              		.align	1
 141              		.global	dma_struct_para_init
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	dma_struct_para_init:
 147              	.LVL8:
 148              	.LFB57:
  79:../system/src/gd32f10x/gd32f10x_dma.c ****     /* set the DMA struct with the default values */
 149              		.loc 1 79 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
  81:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->periph_width = 0U; 
 154              		.loc 1 81 5 view .LVU37
  81:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->periph_width = 0U; 
 155              		.loc 1 81 31 is_stmt 0 view .LVU38
 156 0000 0023     		movs	r3, #0
 157 0002 0360     		str	r3, [r0]
  82:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 158              		.loc 1 82 5 is_stmt 1 view .LVU39
  82:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 159              		.loc 1 82 31 is_stmt 0 view .LVU40
 160 0004 4360     		str	r3, [r0, #4]
  83:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_addr  = 0U;
 161              		.loc 1 83 5 is_stmt 1 view .LVU41
  83:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_addr  = 0U;
 162              		.loc 1 83 31 is_stmt 0 view .LVU42
 163 0006 0376     		strb	r3, [r0, #24]
  84:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_width = 0U;
 164              		.loc 1 84 5 is_stmt 1 view .LVU43
  84:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_width = 0U;
 165              		.loc 1 84 31 is_stmt 0 view .LVU44
 166 0008 8360     		str	r3, [r0, #8]
  85:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 167              		.loc 1 85 5 is_stmt 1 view .LVU45
  85:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 168              		.loc 1 85 31 is_stmt 0 view .LVU46
 169 000a C360     		str	r3, [r0, #12]
  86:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->number       = 0U;
 170              		.loc 1 86 5 is_stmt 1 view .LVU47
  86:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->number       = 0U;
 171              		.loc 1 86 31 is_stmt 0 view .LVU48
 172 000c 4376     		strb	r3, [r0, #25]
  87:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 173              		.loc 1 87 5 is_stmt 1 view .LVU49
  87:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 174              		.loc 1 87 31 is_stmt 0 view .LVU50
 175 000e 0361     		str	r3, [r0, #16]
  88:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 176              		.loc 1 88 5 is_stmt 1 view .LVU51
  88:../system/src/gd32f10x/gd32f10x_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 177              		.loc 1 88 31 is_stmt 0 view .LVU52
 178 0010 8376     		strb	r3, [r0, #26]
  89:../system/src/gd32f10x/gd32f10x_dma.c **** }
 179              		.loc 1 89 5 is_stmt 1 view .LVU53
  89:../system/src/gd32f10x/gd32f10x_dma.c **** }
 180              		.loc 1 89 31 is_stmt 0 view .LVU54
 181 0012 4361     		str	r3, [r0, #20]
  90:../system/src/gd32f10x/gd32f10x_dma.c **** 
 182              		.loc 1 90 1 view .LVU55
 183 0014 7047     		bx	lr
 184              		.cfi_endproc
 185              	.LFE57:
 187              		.section	.text.dma_init,"ax",%progbits
 188              		.align	1
 189              		.global	dma_init
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	dma_init:
 195              	.LVL9:
 196              	.LFB58:
 113:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 197              		.loc 1 113 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 113:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 201              		.loc 1 113 1 is_stmt 0 view .LVU57
 202 0000 70B5     		push	{r4, r5, r6, lr}
 203              		.cfi_def_cfa_offset 16
 204              		.cfi_offset 4, -16
 205              		.cfi_offset 5, -12
 206              		.cfi_offset 6, -8
 207              		.cfi_offset 14, -4
 208 0002 0646     		mov	r6, r0
 209 0004 0C46     		mov	r4, r1
 210 0006 1546     		mov	r5, r2
 114:../system/src/gd32f10x/gd32f10x_dma.c ****     
 211              		.loc 1 114 5 is_stmt 1 view .LVU58
 116:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 212              		.loc 1 116 5 view .LVU59
 116:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 213              		.loc 1 116 17 is_stmt 0 view .LVU60
 214 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 215              	.LVL10:
 116:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 216              		.loc 1 116 7 view .LVU61
 217 000c 00B9     		cbnz	r0, .L14
 218              	.L15:
 117:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 219              		.loc 1 117 9 is_stmt 1 discriminator 1 view .LVU62
 117:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 220              		.loc 1 117 9 discriminator 1 view .LVU63
 117:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 221              		.loc 1 117 9 discriminator 1 view .LVU64
 222 000e FEE7     		b	.L15
 223              	.L14:
 121:../system/src/gd32f10x/gd32f10x_dma.c ****     
 224              		.loc 1 121 5 view .LVU65
 225 0010 04EB8401 		add	r1, r4, r4, lsl #2
 226 0014 06EB8103 		add	r3, r6, r1, lsl #2
 121:../system/src/gd32f10x/gd32f10x_dma.c ****     
 227              		.loc 1 121 52 is_stmt 0 view .LVU66
 228 0018 2A68     		ldr	r2, [r5]
 121:../system/src/gd32f10x/gd32f10x_dma.c ****     
 229              		.loc 1 121 39 view .LVU67
 230 001a 1A61     		str	r2, [r3, #16]
 124:../system/src/gd32f10x/gd32f10x_dma.c ****     
 231              		.loc 1 124 5 is_stmt 1 view .LVU68
 124:../system/src/gd32f10x/gd32f10x_dma.c ****     
 232              		.loc 1 124 52 is_stmt 0 view .LVU69
 233 001c AA68     		ldr	r2, [r5, #8]
 124:../system/src/gd32f10x/gd32f10x_dma.c ****     
 234              		.loc 1 124 39 view .LVU70
 235 001e 5A61     		str	r2, [r3, #20]
 127:../system/src/gd32f10x/gd32f10x_dma.c ****     
 236              		.loc 1 127 5 is_stmt 1 view .LVU71
 127:../system/src/gd32f10x/gd32f10x_dma.c ****     
 237              		.loc 1 127 60 is_stmt 0 view .LVU72
 238 0020 2A8A     		ldrh	r2, [r5, #16]
 127:../system/src/gd32f10x/gd32f10x_dma.c ****     
 239              		.loc 1 127 37 view .LVU73
 240 0022 DA60     		str	r2, [r3, #12]
 130:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 241              		.loc 1 130 5 is_stmt 1 view .LVU74
 130:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 242              		.loc 1 130 9 is_stmt 0 view .LVU75
 243 0024 9A68     		ldr	r2, [r3, #8]
 244              	.LVL11:
 131:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 245              		.loc 1 131 5 is_stmt 1 view .LVU76
 131:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 246              		.loc 1 131 9 is_stmt 0 view .LVU77
 247 0026 22F47C52 		bic	r2, r2, #16128
 248              	.LVL12:
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 249              		.loc 1 132 5 is_stmt 1 view .LVU78
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 250              		.loc 1 132 24 is_stmt 0 view .LVU79
 251 002a 6968     		ldr	r1, [r5, #4]
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 252              		.loc 1 132 52 view .LVU80
 253 002c E868     		ldr	r0, [r5, #12]
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 254              		.loc 1 132 39 view .LVU81
 255 002e 0143     		orrs	r1, r1, r0
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 256              		.loc 1 132 80 view .LVU82
 257 0030 6869     		ldr	r0, [r5, #20]
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 258              		.loc 1 132 67 view .LVU83
 259 0032 0143     		orrs	r1, r1, r0
 132:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 260              		.loc 1 132 9 view .LVU84
 261 0034 1143     		orrs	r1, r1, r2
 262              	.LVL13:
 133:../system/src/gd32f10x/gd32f10x_dma.c **** 
 263              		.loc 1 133 5 is_stmt 1 view .LVU85
 133:../system/src/gd32f10x/gd32f10x_dma.c **** 
 264              		.loc 1 133 37 is_stmt 0 view .LVU86
 265 0036 9960     		str	r1, [r3, #8]
 136:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 266              		.loc 1 136 5 is_stmt 1 view .LVU87
 136:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 267              		.loc 1 136 49 is_stmt 0 view .LVU88
 268 0038 2A7E     		ldrb	r2, [r5, #24]	@ zero_extendqisi2
 136:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 269              		.loc 1 136 7 view .LVU89
 270 003a 012A     		cmp	r2, #1
 271 003c 11D0     		beq	.L23
 139:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 272              		.loc 1 139 9 is_stmt 1 view .LVU90
 273 003e 9A68     		ldr	r2, [r3, #8]
 139:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 274              		.loc 1 139 41 is_stmt 0 view .LVU91
 275 0040 22F04002 		bic	r2, r2, #64
 276 0044 9A60     		str	r2, [r3, #8]
 277              	.L17:
 143:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 278              		.loc 1 143 5 is_stmt 1 view .LVU92
 143:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 279              		.loc 1 143 49 is_stmt 0 view .LVU93
 280 0046 6A7E     		ldrb	r2, [r5, #25]	@ zero_extendqisi2
 143:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 281              		.loc 1 143 7 view .LVU94
 282 0048 012A     		cmp	r2, #1
 283 004a 0FD0     		beq	.L24
 146:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 284              		.loc 1 146 9 is_stmt 1 view .LVU95
 285 004c 9A68     		ldr	r2, [r3, #8]
 146:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 286              		.loc 1 146 41 is_stmt 0 view .LVU96
 287 004e 22F08002 		bic	r2, r2, #128
 288 0052 9A60     		str	r2, [r3, #8]
 289              	.L19:
 150:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 290              		.loc 1 150 5 is_stmt 1 view .LVU97
 150:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 291              		.loc 1 150 47 is_stmt 0 view .LVU98
 292 0054 AA7E     		ldrb	r2, [r5, #26]	@ zero_extendqisi2
 150:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 293              		.loc 1 150 7 view .LVU99
 294 0056 72B9     		cbnz	r2, .L20
 151:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 295              		.loc 1 151 9 is_stmt 1 view .LVU100
 296 0058 9A68     		ldr	r2, [r3, #8]
 151:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 297              		.loc 1 151 41 is_stmt 0 view .LVU101
 298 005a 22F01002 		bic	r2, r2, #16
 299 005e 9A60     		str	r2, [r3, #8]
 300              	.L13:
 155:../system/src/gd32f10x/gd32f10x_dma.c **** 
 301              		.loc 1 155 1 view .LVU102
 302 0060 70BD     		pop	{r4, r5, r6, pc}
 303              	.LVL14:
 304              	.L23:
 137:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 305              		.loc 1 137 9 is_stmt 1 view .LVU103
 306 0062 9A68     		ldr	r2, [r3, #8]
 137:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 307              		.loc 1 137 41 is_stmt 0 view .LVU104
 308 0064 42F04002 		orr	r2, r2, #64
 309 0068 9A60     		str	r2, [r3, #8]
 310 006a ECE7     		b	.L17
 311              	.L24:
 144:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 312              		.loc 1 144 9 is_stmt 1 view .LVU105
 313 006c 9A68     		ldr	r2, [r3, #8]
 144:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 314              		.loc 1 144 41 is_stmt 0 view .LVU106
 315 006e 42F08002 		orr	r2, r2, #128
 316 0072 9A60     		str	r2, [r3, #8]
 317 0074 EEE7     		b	.L19
 318              	.L20:
 153:../system/src/gd32f10x/gd32f10x_dma.c ****     } 
 319              		.loc 1 153 9 is_stmt 1 view .LVU107
 320 0076 9A68     		ldr	r2, [r3, #8]
 153:../system/src/gd32f10x/gd32f10x_dma.c ****     } 
 321              		.loc 1 153 41 is_stmt 0 view .LVU108
 322 0078 42F01002 		orr	r2, r2, #16
 323 007c 9A60     		str	r2, [r3, #8]
 155:../system/src/gd32f10x/gd32f10x_dma.c **** 
 324              		.loc 1 155 1 view .LVU109
 325 007e EFE7     		b	.L13
 326              		.cfi_endproc
 327              	.LFE58:
 329              		.section	.text.dma_circulation_enable,"ax",%progbits
 330              		.align	1
 331              		.global	dma_circulation_enable
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 336              	dma_circulation_enable:
 337              	.LVL15:
 338              	.LFB59:
 168:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 339              		.loc 1 168 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 168:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 343              		.loc 1 168 1 is_stmt 0 view .LVU111
 344 0000 38B5     		push	{r3, r4, r5, lr}
 345              		.cfi_def_cfa_offset 16
 346              		.cfi_offset 3, -16
 347              		.cfi_offset 4, -12
 348              		.cfi_offset 5, -8
 349              		.cfi_offset 14, -4
 350 0002 0446     		mov	r4, r0
 351 0004 0D46     		mov	r5, r1
 169:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 352              		.loc 1 169 5 is_stmt 1 view .LVU112
 169:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 353              		.loc 1 169 17 is_stmt 0 view .LVU113
 354 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 355              	.LVL16:
 169:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 356              		.loc 1 169 7 view .LVU114
 357 000a 00B9     		cbnz	r0, .L26
 358              	.L27:
 170:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 359              		.loc 1 170 9 is_stmt 1 discriminator 1 view .LVU115
 170:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 360              		.loc 1 170 9 discriminator 1 view .LVU116
 170:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 361              		.loc 1 170 9 discriminator 1 view .LVU117
 362 000c FEE7     		b	.L27
 363              	.L26:
 173:../system/src/gd32f10x/gd32f10x_dma.c **** }
 364              		.loc 1 173 5 view .LVU118
 365 000e 05EB8501 		add	r1, r5, r5, lsl #2
 366 0012 04EB8100 		add	r0, r4, r1, lsl #2
 367 0016 8368     		ldr	r3, [r0, #8]
 173:../system/src/gd32f10x/gd32f10x_dma.c **** }
 368              		.loc 1 173 37 is_stmt 0 view .LVU119
 369 0018 43F02003 		orr	r3, r3, #32
 370 001c 8360     		str	r3, [r0, #8]
 174:../system/src/gd32f10x/gd32f10x_dma.c **** 
 371              		.loc 1 174 1 view .LVU120
 372 001e 38BD     		pop	{r3, r4, r5, pc}
 174:../system/src/gd32f10x/gd32f10x_dma.c **** 
 373              		.loc 1 174 1 view .LVU121
 374              		.cfi_endproc
 375              	.LFE59:
 377              		.section	.text.dma_circulation_disable,"ax",%progbits
 378              		.align	1
 379              		.global	dma_circulation_disable
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	dma_circulation_disable:
 385              	.LVL17:
 386              	.LFB60:
 187:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 387              		.loc 1 187 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 187:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 391              		.loc 1 187 1 is_stmt 0 view .LVU123
 392 0000 38B5     		push	{r3, r4, r5, lr}
 393              		.cfi_def_cfa_offset 16
 394              		.cfi_offset 3, -16
 395              		.cfi_offset 4, -12
 396              		.cfi_offset 5, -8
 397              		.cfi_offset 14, -4
 398 0002 0446     		mov	r4, r0
 399 0004 0D46     		mov	r5, r1
 188:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 400              		.loc 1 188 5 is_stmt 1 view .LVU124
 188:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 401              		.loc 1 188 17 is_stmt 0 view .LVU125
 402 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 403              	.LVL18:
 188:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 404              		.loc 1 188 7 view .LVU126
 405 000a 00B9     		cbnz	r0, .L30
 406              	.L31:
 189:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 407              		.loc 1 189 9 is_stmt 1 discriminator 1 view .LVU127
 189:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 408              		.loc 1 189 9 discriminator 1 view .LVU128
 189:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 409              		.loc 1 189 9 discriminator 1 view .LVU129
 410 000c FEE7     		b	.L31
 411              	.L30:
 192:../system/src/gd32f10x/gd32f10x_dma.c **** }
 412              		.loc 1 192 5 view .LVU130
 413 000e 05EB8501 		add	r1, r5, r5, lsl #2
 414 0012 04EB8100 		add	r0, r4, r1, lsl #2
 415 0016 8368     		ldr	r3, [r0, #8]
 192:../system/src/gd32f10x/gd32f10x_dma.c **** }
 416              		.loc 1 192 37 is_stmt 0 view .LVU131
 417 0018 23F02003 		bic	r3, r3, #32
 418 001c 8360     		str	r3, [r0, #8]
 193:../system/src/gd32f10x/gd32f10x_dma.c **** 
 419              		.loc 1 193 1 view .LVU132
 420 001e 38BD     		pop	{r3, r4, r5, pc}
 193:../system/src/gd32f10x/gd32f10x_dma.c **** 
 421              		.loc 1 193 1 view .LVU133
 422              		.cfi_endproc
 423              	.LFE60:
 425              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 426              		.align	1
 427              		.global	dma_memory_to_memory_enable
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	dma_memory_to_memory_enable:
 433              	.LVL19:
 434              	.LFB61:
 206:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 435              		.loc 1 206 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 206:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 439              		.loc 1 206 1 is_stmt 0 view .LVU135
 440 0000 38B5     		push	{r3, r4, r5, lr}
 441              		.cfi_def_cfa_offset 16
 442              		.cfi_offset 3, -16
 443              		.cfi_offset 4, -12
 444              		.cfi_offset 5, -8
 445              		.cfi_offset 14, -4
 446 0002 0446     		mov	r4, r0
 447 0004 0D46     		mov	r5, r1
 207:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 448              		.loc 1 207 5 is_stmt 1 view .LVU136
 207:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 449              		.loc 1 207 17 is_stmt 0 view .LVU137
 450 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 451              	.LVL20:
 207:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 452              		.loc 1 207 7 view .LVU138
 453 000a 00B9     		cbnz	r0, .L34
 454              	.L35:
 208:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 455              		.loc 1 208 9 is_stmt 1 discriminator 1 view .LVU139
 208:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 456              		.loc 1 208 9 discriminator 1 view .LVU140
 208:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 457              		.loc 1 208 9 discriminator 1 view .LVU141
 458 000c FEE7     		b	.L35
 459              	.L34:
 211:../system/src/gd32f10x/gd32f10x_dma.c **** }
 460              		.loc 1 211 5 view .LVU142
 461 000e 05EB8501 		add	r1, r5, r5, lsl #2
 462 0012 04EB8100 		add	r0, r4, r1, lsl #2
 463 0016 8368     		ldr	r3, [r0, #8]
 211:../system/src/gd32f10x/gd32f10x_dma.c **** }
 464              		.loc 1 211 37 is_stmt 0 view .LVU143
 465 0018 43F48043 		orr	r3, r3, #16384
 466 001c 8360     		str	r3, [r0, #8]
 212:../system/src/gd32f10x/gd32f10x_dma.c **** 
 467              		.loc 1 212 1 view .LVU144
 468 001e 38BD     		pop	{r3, r4, r5, pc}
 212:../system/src/gd32f10x/gd32f10x_dma.c **** 
 469              		.loc 1 212 1 view .LVU145
 470              		.cfi_endproc
 471              	.LFE61:
 473              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 474              		.align	1
 475              		.global	dma_memory_to_memory_disable
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	dma_memory_to_memory_disable:
 481              	.LVL21:
 482              	.LFB62:
 225:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 483              		.loc 1 225 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 225:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 487              		.loc 1 225 1 is_stmt 0 view .LVU147
 488 0000 38B5     		push	{r3, r4, r5, lr}
 489              		.cfi_def_cfa_offset 16
 490              		.cfi_offset 3, -16
 491              		.cfi_offset 4, -12
 492              		.cfi_offset 5, -8
 493              		.cfi_offset 14, -4
 494 0002 0446     		mov	r4, r0
 495 0004 0D46     		mov	r5, r1
 226:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 496              		.loc 1 226 5 is_stmt 1 view .LVU148
 226:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 497              		.loc 1 226 17 is_stmt 0 view .LVU149
 498 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 499              	.LVL22:
 226:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 500              		.loc 1 226 7 view .LVU150
 501 000a 00B9     		cbnz	r0, .L38
 502              	.L39:
 227:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 503              		.loc 1 227 9 is_stmt 1 discriminator 1 view .LVU151
 227:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 504              		.loc 1 227 9 discriminator 1 view .LVU152
 227:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 505              		.loc 1 227 9 discriminator 1 view .LVU153
 506 000c FEE7     		b	.L39
 507              	.L38:
 230:../system/src/gd32f10x/gd32f10x_dma.c **** }
 508              		.loc 1 230 5 view .LVU154
 509 000e 05EB8501 		add	r1, r5, r5, lsl #2
 510 0012 04EB8100 		add	r0, r4, r1, lsl #2
 511 0016 8368     		ldr	r3, [r0, #8]
 230:../system/src/gd32f10x/gd32f10x_dma.c **** }
 512              		.loc 1 230 37 is_stmt 0 view .LVU155
 513 0018 23F48043 		bic	r3, r3, #16384
 514 001c 8360     		str	r3, [r0, #8]
 231:../system/src/gd32f10x/gd32f10x_dma.c **** 
 515              		.loc 1 231 1 view .LVU156
 516 001e 38BD     		pop	{r3, r4, r5, pc}
 231:../system/src/gd32f10x/gd32f10x_dma.c **** 
 517              		.loc 1 231 1 view .LVU157
 518              		.cfi_endproc
 519              	.LFE62:
 521              		.section	.text.dma_channel_enable,"ax",%progbits
 522              		.align	1
 523              		.global	dma_channel_enable
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 528              	dma_channel_enable:
 529              	.LVL23:
 530              	.LFB63:
 244:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 531              		.loc 1 244 1 is_stmt 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 244:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 535              		.loc 1 244 1 is_stmt 0 view .LVU159
 536 0000 38B5     		push	{r3, r4, r5, lr}
 537              		.cfi_def_cfa_offset 16
 538              		.cfi_offset 3, -16
 539              		.cfi_offset 4, -12
 540              		.cfi_offset 5, -8
 541              		.cfi_offset 14, -4
 542 0002 0446     		mov	r4, r0
 543 0004 0D46     		mov	r5, r1
 245:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 544              		.loc 1 245 5 is_stmt 1 view .LVU160
 245:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 545              		.loc 1 245 17 is_stmt 0 view .LVU161
 546 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 547              	.LVL24:
 245:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 548              		.loc 1 245 7 view .LVU162
 549 000a 00B9     		cbnz	r0, .L42
 550              	.L43:
 246:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 551              		.loc 1 246 9 is_stmt 1 discriminator 1 view .LVU163
 246:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 552              		.loc 1 246 9 discriminator 1 view .LVU164
 246:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 553              		.loc 1 246 9 discriminator 1 view .LVU165
 554 000c FEE7     		b	.L43
 555              	.L42:
 249:../system/src/gd32f10x/gd32f10x_dma.c **** }
 556              		.loc 1 249 5 view .LVU166
 557 000e 05EB8501 		add	r1, r5, r5, lsl #2
 558 0012 04EB8100 		add	r0, r4, r1, lsl #2
 559 0016 8368     		ldr	r3, [r0, #8]
 249:../system/src/gd32f10x/gd32f10x_dma.c **** }
 560              		.loc 1 249 37 is_stmt 0 view .LVU167
 561 0018 43F00103 		orr	r3, r3, #1
 562 001c 8360     		str	r3, [r0, #8]
 250:../system/src/gd32f10x/gd32f10x_dma.c **** 
 563              		.loc 1 250 1 view .LVU168
 564 001e 38BD     		pop	{r3, r4, r5, pc}
 250:../system/src/gd32f10x/gd32f10x_dma.c **** 
 565              		.loc 1 250 1 view .LVU169
 566              		.cfi_endproc
 567              	.LFE63:
 569              		.section	.text.dma_channel_disable,"ax",%progbits
 570              		.align	1
 571              		.global	dma_channel_disable
 572              		.syntax unified
 573              		.thumb
 574              		.thumb_func
 576              	dma_channel_disable:
 577              	.LVL25:
 578              	.LFB64:
 263:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 579              		.loc 1 263 1 is_stmt 1 view -0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 263:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 583              		.loc 1 263 1 is_stmt 0 view .LVU171
 584 0000 38B5     		push	{r3, r4, r5, lr}
 585              		.cfi_def_cfa_offset 16
 586              		.cfi_offset 3, -16
 587              		.cfi_offset 4, -12
 588              		.cfi_offset 5, -8
 589              		.cfi_offset 14, -4
 590 0002 0446     		mov	r4, r0
 591 0004 0D46     		mov	r5, r1
 264:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 592              		.loc 1 264 5 is_stmt 1 view .LVU172
 264:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 593              		.loc 1 264 17 is_stmt 0 view .LVU173
 594 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 595              	.LVL26:
 264:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 596              		.loc 1 264 7 view .LVU174
 597 000a 00B9     		cbnz	r0, .L46
 598              	.L47:
 265:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 599              		.loc 1 265 9 is_stmt 1 discriminator 1 view .LVU175
 265:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 600              		.loc 1 265 9 discriminator 1 view .LVU176
 265:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 601              		.loc 1 265 9 discriminator 1 view .LVU177
 602 000c FEE7     		b	.L47
 603              	.L46:
 268:../system/src/gd32f10x/gd32f10x_dma.c **** }
 604              		.loc 1 268 5 view .LVU178
 605 000e 05EB8501 		add	r1, r5, r5, lsl #2
 606 0012 04EB8100 		add	r0, r4, r1, lsl #2
 607 0016 8368     		ldr	r3, [r0, #8]
 268:../system/src/gd32f10x/gd32f10x_dma.c **** }
 608              		.loc 1 268 37 is_stmt 0 view .LVU179
 609 0018 23F00103 		bic	r3, r3, #1
 610 001c 8360     		str	r3, [r0, #8]
 269:../system/src/gd32f10x/gd32f10x_dma.c **** 
 611              		.loc 1 269 1 view .LVU180
 612 001e 38BD     		pop	{r3, r4, r5, pc}
 269:../system/src/gd32f10x/gd32f10x_dma.c **** 
 613              		.loc 1 269 1 view .LVU181
 614              		.cfi_endproc
 615              	.LFE64:
 617              		.section	.text.dma_periph_address_config,"ax",%progbits
 618              		.align	1
 619              		.global	dma_periph_address_config
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	dma_periph_address_config:
 625              	.LVL27:
 626              	.LFB65:
 283:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 627              		.loc 1 283 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 283:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 631              		.loc 1 283 1 is_stmt 0 view .LVU183
 632 0000 70B5     		push	{r4, r5, r6, lr}
 633              		.cfi_def_cfa_offset 16
 634              		.cfi_offset 4, -16
 635              		.cfi_offset 5, -12
 636              		.cfi_offset 6, -8
 637              		.cfi_offset 14, -4
 638 0002 0546     		mov	r5, r0
 639 0004 0C46     		mov	r4, r1
 640 0006 1646     		mov	r6, r2
 284:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 641              		.loc 1 284 5 is_stmt 1 view .LVU184
 284:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 642              		.loc 1 284 17 is_stmt 0 view .LVU185
 643 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 644              	.LVL28:
 284:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 645              		.loc 1 284 7 view .LVU186
 646 000c 00B9     		cbnz	r0, .L50
 647              	.L51:
 285:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 648              		.loc 1 285 9 is_stmt 1 discriminator 1 view .LVU187
 285:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 649              		.loc 1 285 9 discriminator 1 view .LVU188
 285:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 650              		.loc 1 285 9 discriminator 1 view .LVU189
 651 000e FEE7     		b	.L51
 652              	.L50:
 288:../system/src/gd32f10x/gd32f10x_dma.c **** }
 653              		.loc 1 288 5 view .LVU190
 654 0010 04EB8401 		add	r1, r4, r4, lsl #2
 655 0014 05EB8100 		add	r0, r5, r1, lsl #2
 288:../system/src/gd32f10x/gd32f10x_dma.c **** }
 656              		.loc 1 288 39 is_stmt 0 view .LVU191
 657 0018 0661     		str	r6, [r0, #16]
 289:../system/src/gd32f10x/gd32f10x_dma.c **** 
 658              		.loc 1 289 1 view .LVU192
 659 001a 70BD     		pop	{r4, r5, r6, pc}
 289:../system/src/gd32f10x/gd32f10x_dma.c **** 
 660              		.loc 1 289 1 view .LVU193
 661              		.cfi_endproc
 662              	.LFE65:
 664              		.section	.text.dma_memory_address_config,"ax",%progbits
 665              		.align	1
 666              		.global	dma_memory_address_config
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 671              	dma_memory_address_config:
 672              	.LVL29:
 673              	.LFB66:
 303:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 674              		.loc 1 303 1 is_stmt 1 view -0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 0
 677              		@ frame_needed = 0, uses_anonymous_args = 0
 303:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 678              		.loc 1 303 1 is_stmt 0 view .LVU195
 679 0000 70B5     		push	{r4, r5, r6, lr}
 680              		.cfi_def_cfa_offset 16
 681              		.cfi_offset 4, -16
 682              		.cfi_offset 5, -12
 683              		.cfi_offset 6, -8
 684              		.cfi_offset 14, -4
 685 0002 0546     		mov	r5, r0
 686 0004 0C46     		mov	r4, r1
 687 0006 1646     		mov	r6, r2
 304:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 688              		.loc 1 304 5 is_stmt 1 view .LVU196
 304:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 689              		.loc 1 304 17 is_stmt 0 view .LVU197
 690 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 691              	.LVL30:
 304:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 692              		.loc 1 304 7 view .LVU198
 693 000c 00B9     		cbnz	r0, .L54
 694              	.L55:
 305:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 695              		.loc 1 305 9 is_stmt 1 discriminator 1 view .LVU199
 305:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 696              		.loc 1 305 9 discriminator 1 view .LVU200
 305:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 697              		.loc 1 305 9 discriminator 1 view .LVU201
 698 000e FEE7     		b	.L55
 699              	.L54:
 308:../system/src/gd32f10x/gd32f10x_dma.c **** }
 700              		.loc 1 308 5 view .LVU202
 701 0010 04EB8401 		add	r1, r4, r4, lsl #2
 702 0014 05EB8100 		add	r0, r5, r1, lsl #2
 308:../system/src/gd32f10x/gd32f10x_dma.c **** }
 703              		.loc 1 308 39 is_stmt 0 view .LVU203
 704 0018 4661     		str	r6, [r0, #20]
 309:../system/src/gd32f10x/gd32f10x_dma.c **** 
 705              		.loc 1 309 1 view .LVU204
 706 001a 70BD     		pop	{r4, r5, r6, pc}
 309:../system/src/gd32f10x/gd32f10x_dma.c **** 
 707              		.loc 1 309 1 view .LVU205
 708              		.cfi_endproc
 709              	.LFE66:
 711              		.section	.text.dma_transfer_number_config,"ax",%progbits
 712              		.align	1
 713              		.global	dma_transfer_number_config
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 718              	dma_transfer_number_config:
 719              	.LVL31:
 720              	.LFB67:
 324:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 721              		.loc 1 324 1 is_stmt 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 0
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 324:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 725              		.loc 1 324 1 is_stmt 0 view .LVU207
 726 0000 70B5     		push	{r4, r5, r6, lr}
 727              		.cfi_def_cfa_offset 16
 728              		.cfi_offset 4, -16
 729              		.cfi_offset 5, -12
 730              		.cfi_offset 6, -8
 731              		.cfi_offset 14, -4
 732 0002 0546     		mov	r5, r0
 733 0004 0C46     		mov	r4, r1
 734 0006 1646     		mov	r6, r2
 325:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 735              		.loc 1 325 5 is_stmt 1 view .LVU208
 325:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 736              		.loc 1 325 17 is_stmt 0 view .LVU209
 737 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 738              	.LVL32:
 325:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 739              		.loc 1 325 7 view .LVU210
 740 000c 00B9     		cbnz	r0, .L58
 741              	.L59:
 326:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 742              		.loc 1 326 9 is_stmt 1 discriminator 1 view .LVU211
 326:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 743              		.loc 1 326 9 discriminator 1 view .LVU212
 326:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 744              		.loc 1 326 9 discriminator 1 view .LVU213
 745 000e FEE7     		b	.L59
 746              	.L58:
 329:../system/src/gd32f10x/gd32f10x_dma.c **** }
 747              		.loc 1 329 5 view .LVU214
 748 0010 04EB8401 		add	r1, r4, r4, lsl #2
 749 0014 05EB8100 		add	r0, r5, r1, lsl #2
 329:../system/src/gd32f10x/gd32f10x_dma.c **** }
 750              		.loc 1 329 47 is_stmt 0 view .LVU215
 751 0018 B6B2     		uxth	r6, r6
 752              	.LVL33:
 329:../system/src/gd32f10x/gd32f10x_dma.c **** }
 753              		.loc 1 329 37 view .LVU216
 754 001a C660     		str	r6, [r0, #12]
 330:../system/src/gd32f10x/gd32f10x_dma.c **** 
 755              		.loc 1 330 1 view .LVU217
 756 001c 70BD     		pop	{r4, r5, r6, pc}
 330:../system/src/gd32f10x/gd32f10x_dma.c **** 
 757              		.loc 1 330 1 view .LVU218
 758              		.cfi_endproc
 759              	.LFE67:
 761              		.section	.text.dma_transfer_number_get,"ax",%progbits
 762              		.align	1
 763              		.global	dma_transfer_number_get
 764              		.syntax unified
 765              		.thumb
 766              		.thumb_func
 768              	dma_transfer_number_get:
 769              	.LVL34:
 770              	.LFB68:
 343:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 771              		.loc 1 343 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 343:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 775              		.loc 1 343 1 is_stmt 0 view .LVU220
 776 0000 38B5     		push	{r3, r4, r5, lr}
 777              		.cfi_def_cfa_offset 16
 778              		.cfi_offset 3, -16
 779              		.cfi_offset 4, -12
 780              		.cfi_offset 5, -8
 781              		.cfi_offset 14, -4
 782 0002 0546     		mov	r5, r0
 783 0004 0C46     		mov	r4, r1
 344:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 784              		.loc 1 344 5 is_stmt 1 view .LVU221
 344:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 785              		.loc 1 344 17 is_stmt 0 view .LVU222
 786 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 787              	.LVL35:
 344:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 788              		.loc 1 344 7 view .LVU223
 789 000a 00B9     		cbnz	r0, .L62
 790              	.L63:
 345:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 791              		.loc 1 345 9 is_stmt 1 discriminator 1 view .LVU224
 345:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 792              		.loc 1 345 9 discriminator 1 view .LVU225
 345:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 793              		.loc 1 345 9 discriminator 1 view .LVU226
 794 000c FEE7     		b	.L63
 795              	.L62:
 348:../system/src/gd32f10x/gd32f10x_dma.c **** }
 796              		.loc 1 348 5 view .LVU227
 348:../system/src/gd32f10x/gd32f10x_dma.c **** }
 797              		.loc 1 348 22 is_stmt 0 view .LVU228
 798 000e 04EB8401 		add	r1, r4, r4, lsl #2
 799 0012 05EB8100 		add	r0, r5, r1, lsl #2
 348:../system/src/gd32f10x/gd32f10x_dma.c **** }
 800              		.loc 1 348 12 view .LVU229
 801 0016 C068     		ldr	r0, [r0, #12]
 349:../system/src/gd32f10x/gd32f10x_dma.c **** 
 802              		.loc 1 349 1 view .LVU230
 803 0018 38BD     		pop	{r3, r4, r5, pc}
 349:../system/src/gd32f10x/gd32f10x_dma.c **** 
 804              		.loc 1 349 1 view .LVU231
 805              		.cfi_endproc
 806              	.LFE68:
 808              		.section	.text.dma_priority_config,"ax",%progbits
 809              		.align	1
 810              		.global	dma_priority_config
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 815              	dma_priority_config:
 816              	.LVL36:
 817              	.LFB69:
 368:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 818              		.loc 1 368 1 is_stmt 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 0
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 368:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 822              		.loc 1 368 1 is_stmt 0 view .LVU233
 823 0000 70B5     		push	{r4, r5, r6, lr}
 824              		.cfi_def_cfa_offset 16
 825              		.cfi_offset 4, -16
 826              		.cfi_offset 5, -12
 827              		.cfi_offset 6, -8
 828              		.cfi_offset 14, -4
 829 0002 0446     		mov	r4, r0
 830 0004 0D46     		mov	r5, r1
 831 0006 1646     		mov	r6, r2
 369:../system/src/gd32f10x/gd32f10x_dma.c ****     
 832              		.loc 1 369 5 is_stmt 1 view .LVU234
 371:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 833              		.loc 1 371 5 view .LVU235
 371:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 834              		.loc 1 371 17 is_stmt 0 view .LVU236
 835 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 836              	.LVL37:
 371:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 837              		.loc 1 371 7 view .LVU237
 838 000c 00B9     		cbnz	r0, .L66
 839              	.L67:
 372:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 840              		.loc 1 372 9 is_stmt 1 discriminator 1 view .LVU238
 372:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 841              		.loc 1 372 9 discriminator 1 view .LVU239
 372:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 842              		.loc 1 372 9 discriminator 1 view .LVU240
 843 000e FEE7     		b	.L67
 844              	.L66:
 376:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 845              		.loc 1 376 5 view .LVU241
 376:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 846              		.loc 1 376 11 is_stmt 0 view .LVU242
 847 0010 05EB8501 		add	r1, r5, r5, lsl #2
 848 0014 04EB8100 		add	r0, r4, r1, lsl #2
 376:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 849              		.loc 1 376 9 view .LVU243
 850 0018 8368     		ldr	r3, [r0, #8]
 851              	.LVL38:
 378:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= priority;
 852              		.loc 1 378 5 is_stmt 1 view .LVU244
 378:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= priority;
 853              		.loc 1 378 9 is_stmt 0 view .LVU245
 854 001a 23F44053 		bic	r3, r3, #12288
 855              	.LVL39:
 379:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 856              		.loc 1 379 5 is_stmt 1 view .LVU246
 379:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 857              		.loc 1 379 9 is_stmt 0 view .LVU247
 858 001e 3343     		orrs	r3, r3, r6
 859              	.LVL40:
 380:../system/src/gd32f10x/gd32f10x_dma.c **** }
 860              		.loc 1 380 5 is_stmt 1 view .LVU248
 380:../system/src/gd32f10x/gd32f10x_dma.c **** }
 861              		.loc 1 380 37 is_stmt 0 view .LVU249
 862 0020 8360     		str	r3, [r0, #8]
 381:../system/src/gd32f10x/gd32f10x_dma.c **** 
 863              		.loc 1 381 1 view .LVU250
 864 0022 70BD     		pop	{r4, r5, r6, pc}
 381:../system/src/gd32f10x/gd32f10x_dma.c **** 
 865              		.loc 1 381 1 view .LVU251
 866              		.cfi_endproc
 867              	.LFE69:
 869              		.section	.text.dma_memory_width_config,"ax",%progbits
 870              		.align	1
 871              		.global	dma_memory_width_config
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 876              	dma_memory_width_config:
 877              	.LVL41:
 878              	.LFB70:
 399:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 879              		.loc 1 399 1 is_stmt 1 view -0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 0
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 399:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 883              		.loc 1 399 1 is_stmt 0 view .LVU253
 884 0000 70B5     		push	{r4, r5, r6, lr}
 885              		.cfi_def_cfa_offset 16
 886              		.cfi_offset 4, -16
 887              		.cfi_offset 5, -12
 888              		.cfi_offset 6, -8
 889              		.cfi_offset 14, -4
 890 0002 0446     		mov	r4, r0
 891 0004 0D46     		mov	r5, r1
 892 0006 1646     		mov	r6, r2
 400:../system/src/gd32f10x/gd32f10x_dma.c ****     
 893              		.loc 1 400 5 is_stmt 1 view .LVU254
 402:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 894              		.loc 1 402 5 view .LVU255
 402:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 895              		.loc 1 402 17 is_stmt 0 view .LVU256
 896 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 897              	.LVL42:
 402:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 898              		.loc 1 402 7 view .LVU257
 899 000c 00B9     		cbnz	r0, .L70
 900              	.L71:
 403:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 901              		.loc 1 403 9 is_stmt 1 discriminator 1 view .LVU258
 403:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 902              		.loc 1 403 9 discriminator 1 view .LVU259
 403:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 903              		.loc 1 403 9 discriminator 1 view .LVU260
 904 000e FEE7     		b	.L71
 905              	.L70:
 407:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 906              		.loc 1 407 5 view .LVU261
 407:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 907              		.loc 1 407 11 is_stmt 0 view .LVU262
 908 0010 05EB8501 		add	r1, r5, r5, lsl #2
 909 0014 04EB8100 		add	r0, r4, r1, lsl #2
 407:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 910              		.loc 1 407 9 view .LVU263
 911 0018 8368     		ldr	r3, [r0, #8]
 912              	.LVL43:
 409:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= mwidth;
 913              		.loc 1 409 5 is_stmt 1 view .LVU264
 409:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= mwidth;
 914              		.loc 1 409 9 is_stmt 0 view .LVU265
 915 001a 23F44063 		bic	r3, r3, #3072
 916              	.LVL44:
 410:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 917              		.loc 1 410 5 is_stmt 1 view .LVU266
 410:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 918              		.loc 1 410 9 is_stmt 0 view .LVU267
 919 001e 3343     		orrs	r3, r3, r6
 920              	.LVL45:
 411:../system/src/gd32f10x/gd32f10x_dma.c **** }
 921              		.loc 1 411 5 is_stmt 1 view .LVU268
 411:../system/src/gd32f10x/gd32f10x_dma.c **** }
 922              		.loc 1 411 37 is_stmt 0 view .LVU269
 923 0020 8360     		str	r3, [r0, #8]
 412:../system/src/gd32f10x/gd32f10x_dma.c **** 
 924              		.loc 1 412 1 view .LVU270
 925 0022 70BD     		pop	{r4, r5, r6, pc}
 412:../system/src/gd32f10x/gd32f10x_dma.c **** 
 926              		.loc 1 412 1 view .LVU271
 927              		.cfi_endproc
 928              	.LFE70:
 930              		.section	.text.dma_periph_width_config,"ax",%progbits
 931              		.align	1
 932              		.global	dma_periph_width_config
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 937              	dma_periph_width_config:
 938              	.LVL46:
 939              	.LFB71:
 430:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 940              		.loc 1 430 1 is_stmt 1 view -0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 430:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t ctl;
 944              		.loc 1 430 1 is_stmt 0 view .LVU273
 945 0000 70B5     		push	{r4, r5, r6, lr}
 946              		.cfi_def_cfa_offset 16
 947              		.cfi_offset 4, -16
 948              		.cfi_offset 5, -12
 949              		.cfi_offset 6, -8
 950              		.cfi_offset 14, -4
 951 0002 0446     		mov	r4, r0
 952 0004 0D46     		mov	r5, r1
 953 0006 1646     		mov	r6, r2
 431:../system/src/gd32f10x/gd32f10x_dma.c ****     
 954              		.loc 1 431 5 is_stmt 1 view .LVU274
 433:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 955              		.loc 1 433 5 view .LVU275
 433:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 956              		.loc 1 433 17 is_stmt 0 view .LVU276
 957 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 958              	.LVL47:
 433:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 959              		.loc 1 433 7 view .LVU277
 960 000c 00B9     		cbnz	r0, .L74
 961              	.L75:
 434:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 962              		.loc 1 434 9 is_stmt 1 discriminator 1 view .LVU278
 434:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 963              		.loc 1 434 9 discriminator 1 view .LVU279
 434:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 964              		.loc 1 434 9 discriminator 1 view .LVU280
 965 000e FEE7     		b	.L75
 966              	.L74:
 438:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 967              		.loc 1 438 5 view .LVU281
 438:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 968              		.loc 1 438 11 is_stmt 0 view .LVU282
 969 0010 05EB8501 		add	r1, r5, r5, lsl #2
 970 0014 04EB8100 		add	r0, r4, r1, lsl #2
 438:../system/src/gd32f10x/gd32f10x_dma.c ****     /* assign regiser */
 971              		.loc 1 438 9 view .LVU283
 972 0018 8368     		ldr	r3, [r0, #8]
 973              	.LVL48:
 440:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= pwidth;
 974              		.loc 1 440 5 is_stmt 1 view .LVU284
 440:../system/src/gd32f10x/gd32f10x_dma.c ****     ctl |= pwidth;
 975              		.loc 1 440 9 is_stmt 0 view .LVU285
 976 001a 23F44073 		bic	r3, r3, #768
 977              	.LVL49:
 441:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 978              		.loc 1 441 5 is_stmt 1 view .LVU286
 441:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 979              		.loc 1 441 9 is_stmt 0 view .LVU287
 980 001e 3343     		orrs	r3, r3, r6
 981              	.LVL50:
 442:../system/src/gd32f10x/gd32f10x_dma.c **** }
 982              		.loc 1 442 5 is_stmt 1 view .LVU288
 442:../system/src/gd32f10x/gd32f10x_dma.c **** }
 983              		.loc 1 442 37 is_stmt 0 view .LVU289
 984 0020 8360     		str	r3, [r0, #8]
 443:../system/src/gd32f10x/gd32f10x_dma.c **** 
 985              		.loc 1 443 1 view .LVU290
 986 0022 70BD     		pop	{r4, r5, r6, pc}
 443:../system/src/gd32f10x/gd32f10x_dma.c **** 
 987              		.loc 1 443 1 view .LVU291
 988              		.cfi_endproc
 989              	.LFE71:
 991              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 992              		.align	1
 993              		.global	dma_memory_increase_enable
 994              		.syntax unified
 995              		.thumb
 996              		.thumb_func
 998              	dma_memory_increase_enable:
 999              	.LVL51:
 1000              	.LFB72:
 456:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1001              		.loc 1 456 1 is_stmt 1 view -0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 0
 1004              		@ frame_needed = 0, uses_anonymous_args = 0
 456:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1005              		.loc 1 456 1 is_stmt 0 view .LVU293
 1006 0000 38B5     		push	{r3, r4, r5, lr}
 1007              		.cfi_def_cfa_offset 16
 1008              		.cfi_offset 3, -16
 1009              		.cfi_offset 4, -12
 1010              		.cfi_offset 5, -8
 1011              		.cfi_offset 14, -4
 1012 0002 0446     		mov	r4, r0
 1013 0004 0D46     		mov	r5, r1
 457:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1014              		.loc 1 457 5 is_stmt 1 view .LVU294
 457:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1015              		.loc 1 457 17 is_stmt 0 view .LVU295
 1016 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1017              	.LVL52:
 457:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1018              		.loc 1 457 7 view .LVU296
 1019 000a 00B9     		cbnz	r0, .L78
 1020              	.L79:
 458:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1021              		.loc 1 458 9 is_stmt 1 discriminator 1 view .LVU297
 458:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1022              		.loc 1 458 9 discriminator 1 view .LVU298
 458:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1023              		.loc 1 458 9 discriminator 1 view .LVU299
 1024 000c FEE7     		b	.L79
 1025              	.L78:
 461:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1026              		.loc 1 461 5 view .LVU300
 1027 000e 05EB8501 		add	r1, r5, r5, lsl #2
 1028 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1029 0016 8368     		ldr	r3, [r0, #8]
 461:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1030              		.loc 1 461 37 is_stmt 0 view .LVU301
 1031 0018 43F08003 		orr	r3, r3, #128
 1032 001c 8360     		str	r3, [r0, #8]
 462:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1033              		.loc 1 462 1 view .LVU302
 1034 001e 38BD     		pop	{r3, r4, r5, pc}
 462:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1035              		.loc 1 462 1 view .LVU303
 1036              		.cfi_endproc
 1037              	.LFE72:
 1039              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 1040              		.align	1
 1041              		.global	dma_memory_increase_disable
 1042              		.syntax unified
 1043              		.thumb
 1044              		.thumb_func
 1046              	dma_memory_increase_disable:
 1047              	.LVL53:
 1048              	.LFB73:
 475:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1049              		.loc 1 475 1 is_stmt 1 view -0
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 475:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1053              		.loc 1 475 1 is_stmt 0 view .LVU305
 1054 0000 38B5     		push	{r3, r4, r5, lr}
 1055              		.cfi_def_cfa_offset 16
 1056              		.cfi_offset 3, -16
 1057              		.cfi_offset 4, -12
 1058              		.cfi_offset 5, -8
 1059              		.cfi_offset 14, -4
 1060 0002 0446     		mov	r4, r0
 1061 0004 0D46     		mov	r5, r1
 476:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1062              		.loc 1 476 5 is_stmt 1 view .LVU306
 476:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1063              		.loc 1 476 17 is_stmt 0 view .LVU307
 1064 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1065              	.LVL54:
 476:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1066              		.loc 1 476 7 view .LVU308
 1067 000a 00B9     		cbnz	r0, .L82
 1068              	.L83:
 477:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1069              		.loc 1 477 9 is_stmt 1 discriminator 1 view .LVU309
 477:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1070              		.loc 1 477 9 discriminator 1 view .LVU310
 477:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1071              		.loc 1 477 9 discriminator 1 view .LVU311
 1072 000c FEE7     		b	.L83
 1073              	.L82:
 480:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1074              		.loc 1 480 5 view .LVU312
 1075 000e 05EB8501 		add	r1, r5, r5, lsl #2
 1076 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1077 0016 8368     		ldr	r3, [r0, #8]
 480:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1078              		.loc 1 480 37 is_stmt 0 view .LVU313
 1079 0018 23F08003 		bic	r3, r3, #128
 1080 001c 8360     		str	r3, [r0, #8]
 481:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1081              		.loc 1 481 1 view .LVU314
 1082 001e 38BD     		pop	{r3, r4, r5, pc}
 481:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1083              		.loc 1 481 1 view .LVU315
 1084              		.cfi_endproc
 1085              	.LFE73:
 1087              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 1088              		.align	1
 1089              		.global	dma_periph_increase_enable
 1090              		.syntax unified
 1091              		.thumb
 1092              		.thumb_func
 1094              	dma_periph_increase_enable:
 1095              	.LVL55:
 1096              	.LFB74:
 494:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1097              		.loc 1 494 1 is_stmt 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 494:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1101              		.loc 1 494 1 is_stmt 0 view .LVU317
 1102 0000 38B5     		push	{r3, r4, r5, lr}
 1103              		.cfi_def_cfa_offset 16
 1104              		.cfi_offset 3, -16
 1105              		.cfi_offset 4, -12
 1106              		.cfi_offset 5, -8
 1107              		.cfi_offset 14, -4
 1108 0002 0446     		mov	r4, r0
 1109 0004 0D46     		mov	r5, r1
 495:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1110              		.loc 1 495 5 is_stmt 1 view .LVU318
 495:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1111              		.loc 1 495 17 is_stmt 0 view .LVU319
 1112 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1113              	.LVL56:
 495:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1114              		.loc 1 495 7 view .LVU320
 1115 000a 00B9     		cbnz	r0, .L86
 1116              	.L87:
 496:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1117              		.loc 1 496 9 is_stmt 1 discriminator 1 view .LVU321
 496:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1118              		.loc 1 496 9 discriminator 1 view .LVU322
 496:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1119              		.loc 1 496 9 discriminator 1 view .LVU323
 1120 000c FEE7     		b	.L87
 1121              	.L86:
 499:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1122              		.loc 1 499 5 view .LVU324
 1123 000e 05EB8501 		add	r1, r5, r5, lsl #2
 1124 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1125 0016 8368     		ldr	r3, [r0, #8]
 499:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1126              		.loc 1 499 37 is_stmt 0 view .LVU325
 1127 0018 43F04003 		orr	r3, r3, #64
 1128 001c 8360     		str	r3, [r0, #8]
 500:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1129              		.loc 1 500 1 view .LVU326
 1130 001e 38BD     		pop	{r3, r4, r5, pc}
 500:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1131              		.loc 1 500 1 view .LVU327
 1132              		.cfi_endproc
 1133              	.LFE74:
 1135              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 1136              		.align	1
 1137              		.global	dma_periph_increase_disable
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1142              	dma_periph_increase_disable:
 1143              	.LVL57:
 1144              	.LFB75:
 513:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1145              		.loc 1 513 1 is_stmt 1 view -0
 1146              		.cfi_startproc
 1147              		@ args = 0, pretend = 0, frame = 0
 1148              		@ frame_needed = 0, uses_anonymous_args = 0
 513:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1149              		.loc 1 513 1 is_stmt 0 view .LVU329
 1150 0000 38B5     		push	{r3, r4, r5, lr}
 1151              		.cfi_def_cfa_offset 16
 1152              		.cfi_offset 3, -16
 1153              		.cfi_offset 4, -12
 1154              		.cfi_offset 5, -8
 1155              		.cfi_offset 14, -4
 1156 0002 0446     		mov	r4, r0
 1157 0004 0D46     		mov	r5, r1
 514:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1158              		.loc 1 514 5 is_stmt 1 view .LVU330
 514:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1159              		.loc 1 514 17 is_stmt 0 view .LVU331
 1160 0006 FFF7FEFF 		bl	dma_periph_and_channel_check
 1161              	.LVL58:
 514:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1162              		.loc 1 514 7 view .LVU332
 1163 000a 00B9     		cbnz	r0, .L90
 1164              	.L91:
 515:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1165              		.loc 1 515 9 is_stmt 1 discriminator 1 view .LVU333
 515:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1166              		.loc 1 515 9 discriminator 1 view .LVU334
 515:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1167              		.loc 1 515 9 discriminator 1 view .LVU335
 1168 000c FEE7     		b	.L91
 1169              	.L90:
 518:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1170              		.loc 1 518 5 view .LVU336
 1171 000e 05EB8501 		add	r1, r5, r5, lsl #2
 1172 0012 04EB8100 		add	r0, r4, r1, lsl #2
 1173 0016 8368     		ldr	r3, [r0, #8]
 518:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1174              		.loc 1 518 37 is_stmt 0 view .LVU337
 1175 0018 23F04003 		bic	r3, r3, #64
 1176 001c 8360     		str	r3, [r0, #8]
 519:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1177              		.loc 1 519 1 view .LVU338
 1178 001e 38BD     		pop	{r3, r4, r5, pc}
 519:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1179              		.loc 1 519 1 view .LVU339
 1180              		.cfi_endproc
 1181              	.LFE75:
 1183              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1184              		.align	1
 1185              		.global	dma_transfer_direction_config
 1186              		.syntax unified
 1187              		.thumb
 1188              		.thumb_func
 1190              	dma_transfer_direction_config:
 1191              	.LVL59:
 1192              	.LFB76:
 536:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1193              		.loc 1 536 1 is_stmt 1 view -0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 0
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 536:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1197              		.loc 1 536 1 is_stmt 0 view .LVU341
 1198 0000 70B5     		push	{r4, r5, r6, lr}
 1199              		.cfi_def_cfa_offset 16
 1200              		.cfi_offset 4, -16
 1201              		.cfi_offset 5, -12
 1202              		.cfi_offset 6, -8
 1203              		.cfi_offset 14, -4
 1204 0002 0446     		mov	r4, r0
 1205 0004 0D46     		mov	r5, r1
 1206 0006 1646     		mov	r6, r2
 537:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1207              		.loc 1 537 5 is_stmt 1 view .LVU342
 537:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1208              		.loc 1 537 17 is_stmt 0 view .LVU343
 1209 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1210              	.LVL60:
 537:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1211              		.loc 1 537 7 view .LVU344
 1212 000c 00B9     		cbnz	r0, .L94
 1213              	.L95:
 538:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1214              		.loc 1 538 9 is_stmt 1 discriminator 1 view .LVU345
 538:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1215              		.loc 1 538 9 discriminator 1 view .LVU346
 538:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1216              		.loc 1 538 9 discriminator 1 view .LVU347
 1217 000e FEE7     		b	.L95
 1218              	.L94:
 541:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1219              		.loc 1 541 5 view .LVU348
 541:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1220              		.loc 1 541 7 is_stmt 0 view .LVU349
 1221 0010 46B9     		cbnz	r6, .L96
 542:../system/src/gd32f10x/gd32f10x_dma.c ****     } else {
 1222              		.loc 1 542 9 is_stmt 1 view .LVU350
 1223 0012 05EB8505 		add	r5, r5, r5, lsl #2
 1224 0016 04EB8500 		add	r0, r4, r5, lsl #2
 1225 001a 8368     		ldr	r3, [r0, #8]
 542:../system/src/gd32f10x/gd32f10x_dma.c ****     } else {
 1226              		.loc 1 542 41 is_stmt 0 view .LVU351
 1227 001c 23F01003 		bic	r3, r3, #16
 1228 0020 8360     		str	r3, [r0, #8]
 1229              	.L93:
 546:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1230              		.loc 1 546 1 view .LVU352
 1231 0022 70BD     		pop	{r4, r5, r6, pc}
 1232              	.LVL61:
 1233              	.L96:
 544:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1234              		.loc 1 544 9 is_stmt 1 view .LVU353
 1235 0024 05EB8505 		add	r5, r5, r5, lsl #2
 1236 0028 04EB8500 		add	r0, r4, r5, lsl #2
 1237 002c 8368     		ldr	r3, [r0, #8]
 544:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1238              		.loc 1 544 41 is_stmt 0 view .LVU354
 1239 002e 43F01003 		orr	r3, r3, #16
 1240 0032 8360     		str	r3, [r0, #8]
 546:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1241              		.loc 1 546 1 view .LVU355
 1242 0034 F5E7     		b	.L93
 1243              		.cfi_endproc
 1244              	.LFE76:
 1246              		.section	.text.dma_flag_get,"ax",%progbits
 1247              		.align	1
 1248              		.global	dma_flag_get
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1253              	dma_flag_get:
 1254              	.LVL62:
 1255              	.LFB77:
 565:../system/src/gd32f10x/gd32f10x_dma.c ****     FlagStatus reval;
 1256              		.loc 1 565 1 is_stmt 1 view -0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 1260              		@ link register save eliminated.
 566:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1261              		.loc 1 566 5 view .LVU357
 569:../system/src/gd32f10x/gd32f10x_dma.c ****         reval = SET;
 1262              		.loc 1 569 5 view .LVU358
 569:../system/src/gd32f10x/gd32f10x_dma.c ****         reval = SET;
 1263              		.loc 1 569 18 is_stmt 0 view .LVU359
 1264 0000 0368     		ldr	r3, [r0]
 569:../system/src/gd32f10x/gd32f10x_dma.c ****         reval = SET;
 1265              		.loc 1 569 41 view .LVU360
 1266 0002 8900     		lsls	r1, r1, #2
 1267              	.LVL63:
 569:../system/src/gd32f10x/gd32f10x_dma.c ****         reval = SET;
 1268              		.loc 1 569 41 view .LVU361
 1269 0004 8A40     		lsls	r2, r2, r1
 1270              	.LVL64:
 569:../system/src/gd32f10x/gd32f10x_dma.c ****         reval = SET;
 1271              		.loc 1 569 7 view .LVU362
 1272 0006 1342     		tst	r3, r2
 1273 0008 01D0     		beq	.L101
 570:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 1274              		.loc 1 570 15 view .LVU363
 1275 000a 0120     		movs	r0, #1
 1276              	.LVL65:
 570:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 1277              		.loc 1 570 15 view .LVU364
 1278 000c 7047     		bx	lr
 1279              	.LVL66:
 1280              	.L101:
 572:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1281              		.loc 1 572 15 view .LVU365
 1282 000e 0020     		movs	r0, #0
 1283              	.LVL67:
 575:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1284              		.loc 1 575 5 is_stmt 1 view .LVU366
 576:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1285              		.loc 1 576 1 is_stmt 0 view .LVU367
 1286 0010 7047     		bx	lr
 1287              		.cfi_endproc
 1288              	.LFE77:
 1290              		.section	.text.dma_flag_clear,"ax",%progbits
 1291              		.align	1
 1292              		.global	dma_flag_clear
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1297              	dma_flag_clear:
 1298              	.LVL68:
 1299              	.LFB78:
 595:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1300              		.loc 1 595 1 is_stmt 1 view -0
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 0
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 1304              		@ link register save eliminated.
 596:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1305              		.loc 1 596 5 view .LVU369
 1306 0000 4368     		ldr	r3, [r0, #4]
 596:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1307              		.loc 1 596 29 is_stmt 0 view .LVU370
 1308 0002 8900     		lsls	r1, r1, #2
 1309              	.LVL69:
 596:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1310              		.loc 1 596 29 view .LVU371
 1311 0004 8A40     		lsls	r2, r2, r1
 1312              	.LVL70:
 596:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1313              		.loc 1 596 26 view .LVU372
 1314 0006 1343     		orrs	r3, r3, r2
 1315 0008 4360     		str	r3, [r0, #4]
 597:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1316              		.loc 1 597 1 view .LVU373
 1317 000a 7047     		bx	lr
 1318              		.cfi_endproc
 1319              	.LFE78:
 1321              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1322              		.align	1
 1323              		.global	dma_interrupt_flag_get
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1328              	dma_interrupt_flag_get:
 1329              	.LVL71:
 1330              	.LFB79:
 615:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1331              		.loc 1 615 1 is_stmt 1 view -0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 0, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 615:../system/src/gd32f10x/gd32f10x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1336              		.loc 1 615 1 is_stmt 0 view .LVU375
 1337 0000 10B4     		push	{r4}
 1338              		.cfi_def_cfa_offset 4
 1339              		.cfi_offset 4, -4
 616:../system/src/gd32f10x/gd32f10x_dma.c ****     
 1340              		.loc 1 616 5 is_stmt 1 view .LVU376
 1341              	.LVL72:
 618:../system/src/gd32f10x/gd32f10x_dma.c ****         case DMA_INT_FLAG_FTF:
 1342              		.loc 1 618 5 view .LVU377
 1343 0002 042A     		cmp	r2, #4
 1344 0004 12D0     		beq	.L104
 1345 0006 082A     		cmp	r2, #8
 1346 0008 1BD0     		beq	.L105
 1347 000a 022A     		cmp	r2, #2
 1348 000c 00D0     		beq	.L112
 1349              	.L106:
 635:../system/src/gd32f10x/gd32f10x_dma.c ****         }
 1350              		.loc 1 635 13 discriminator 1 view .LVU378
 635:../system/src/gd32f10x/gd32f10x_dma.c ****         }
 1351              		.loc 1 635 13 discriminator 1 view .LVU379
 635:../system/src/gd32f10x/gd32f10x_dma.c ****         }
 1352              		.loc 1 635 13 discriminator 1 view .LVU380
 1353 000e FEE7     		b	.L106
 1354              	.L112:
 621:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1355              		.loc 1 621 13 view .LVU381
 621:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1356              		.loc 1 621 30 is_stmt 0 view .LVU382
 1357 0010 0468     		ldr	r4, [r0]
 621:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1358              		.loc 1 621 53 view .LVU383
 1359 0012 8B00     		lsls	r3, r1, #2
 1360 0014 9A40     		lsls	r2, r2, r3
 1361              	.LVL73:
 621:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1362              		.loc 1 621 28 view .LVU384
 1363 0016 2240     		ands	r2, r2, r4
 1364              	.LVL74:
 622:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1365              		.loc 1 622 13 is_stmt 1 view .LVU385
 622:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1366              		.loc 1 622 32 is_stmt 0 view .LVU386
 1367 0018 0B44     		add	r3, r3, r1
 1368 001a 00EB8303 		add	r3, r0, r3, lsl #2
 1369 001e 9B68     		ldr	r3, [r3, #8]
 622:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1370              		.loc 1 622 30 view .LVU387
 1371 0020 03F00203 		and	r3, r3, #2
 1372              	.LVL75:
 623:../system/src/gd32f10x/gd32f10x_dma.c ****         case DMA_INT_FLAG_HTF:
 1373              		.loc 1 623 13 is_stmt 1 view .LVU388
 1374              	.L107:
 639:../system/src/gd32f10x/gd32f10x_dma.c ****         return SET;
 1375              		.loc 1 639 5 view .LVU389
 639:../system/src/gd32f10x/gd32f10x_dma.c ****         return SET;
 1376              		.loc 1 639 7 is_stmt 0 view .LVU390
 1377 0024 C2B1     		cbz	r2, .L109
 639:../system/src/gd32f10x/gd32f10x_dma.c ****         return SET;
 1378              		.loc 1 639 23 discriminator 1 view .LVU391
 1379 0026 D3B9     		cbnz	r3, .L110
 642:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1380              		.loc 1 642 16 view .LVU392
 1381 0028 0020     		movs	r0, #0
 1382 002a 16E0     		b	.L108
 1383              	.LVL76:
 1384              	.L104:
 626:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1385              		.loc 1 626 13 is_stmt 1 view .LVU393
 626:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1386              		.loc 1 626 30 is_stmt 0 view .LVU394
 1387 002c 0468     		ldr	r4, [r0]
 626:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1388              		.loc 1 626 53 view .LVU395
 1389 002e 8B00     		lsls	r3, r1, #2
 1390 0030 9A40     		lsls	r2, r2, r3
 1391              	.LVL77:
 626:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1392              		.loc 1 626 28 view .LVU396
 1393 0032 2240     		ands	r2, r2, r4
 1394              	.LVL78:
 627:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1395              		.loc 1 627 13 is_stmt 1 view .LVU397
 627:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1396              		.loc 1 627 32 is_stmt 0 view .LVU398
 1397 0034 0B44     		add	r3, r3, r1
 1398 0036 00EB8303 		add	r3, r0, r3, lsl #2
 1399 003a 9B68     		ldr	r3, [r3, #8]
 627:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1400              		.loc 1 627 30 view .LVU399
 1401 003c 03F00403 		and	r3, r3, #4
 1402              	.LVL79:
 628:../system/src/gd32f10x/gd32f10x_dma.c ****         case DMA_INT_FLAG_ERR:
 1403              		.loc 1 628 13 is_stmt 1 view .LVU400
 1404 0040 F0E7     		b	.L107
 1405              	.LVL80:
 1406              	.L105:
 631:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1407              		.loc 1 631 13 view .LVU401
 631:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1408              		.loc 1 631 30 is_stmt 0 view .LVU402
 1409 0042 0468     		ldr	r4, [r0]
 631:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1410              		.loc 1 631 53 view .LVU403
 1411 0044 8B00     		lsls	r3, r1, #2
 1412 0046 9A40     		lsls	r2, r2, r3
 1413              	.LVL81:
 631:../system/src/gd32f10x/gd32f10x_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1414              		.loc 1 631 28 view .LVU404
 1415 0048 2240     		ands	r2, r2, r4
 1416              	.LVL82:
 632:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1417              		.loc 1 632 13 is_stmt 1 view .LVU405
 632:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1418              		.loc 1 632 32 is_stmt 0 view .LVU406
 1419 004a 0B44     		add	r3, r3, r1
 1420 004c 00EB8300 		add	r0, r0, r3, lsl #2
 1421              	.LVL83:
 632:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1422              		.loc 1 632 32 view .LVU407
 1423 0050 8368     		ldr	r3, [r0, #8]
 632:../system/src/gd32f10x/gd32f10x_dma.c ****             break;
 1424              		.loc 1 632 30 view .LVU408
 1425 0052 03F00803 		and	r3, r3, #8
 1426              	.LVL84:
 633:../system/src/gd32f10x/gd32f10x_dma.c ****         default:
 1427              		.loc 1 633 13 is_stmt 1 view .LVU409
 1428 0056 E5E7     		b	.L107
 1429              	.L109:
 642:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1430              		.loc 1 642 16 is_stmt 0 view .LVU410
 1431 0058 0020     		movs	r0, #0
 1432              	.L108:
 644:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1433              		.loc 1 644 1 view .LVU411
 1434 005a 10BC     		pop	{r4}
 1435              		.cfi_remember_state
 1436              		.cfi_restore 4
 1437              		.cfi_def_cfa_offset 0
 1438 005c 7047     		bx	lr
 1439              	.L110:
 1440              		.cfi_restore_state
 640:../system/src/gd32f10x/gd32f10x_dma.c ****     }else{
 1441              		.loc 1 640 16 view .LVU412
 1442 005e 0120     		movs	r0, #1
 1443 0060 FBE7     		b	.L108
 1444              		.cfi_endproc
 1445              	.LFE79:
 1447              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1448              		.align	1
 1449              		.global	dma_interrupt_flag_clear
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	dma_interrupt_flag_clear:
 1455              	.LVL85:
 1456              	.LFB80:
 663:../system/src/gd32f10x/gd32f10x_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1457              		.loc 1 663 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 0
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
 1461              		@ link register save eliminated.
 664:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1462              		.loc 1 664 5 view .LVU414
 1463 0000 4368     		ldr	r3, [r0, #4]
 664:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1464              		.loc 1 664 29 is_stmt 0 view .LVU415
 1465 0002 8900     		lsls	r1, r1, #2
 1466              	.LVL86:
 664:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1467              		.loc 1 664 29 view .LVU416
 1468 0004 8A40     		lsls	r2, r2, r1
 1469              	.LVL87:
 664:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1470              		.loc 1 664 26 view .LVU417
 1471 0006 1343     		orrs	r3, r3, r2
 1472 0008 4360     		str	r3, [r0, #4]
 665:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1473              		.loc 1 665 1 view .LVU418
 1474 000a 7047     		bx	lr
 1475              		.cfi_endproc
 1476              	.LFE80:
 1478              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1479              		.align	1
 1480              		.global	dma_interrupt_enable
 1481              		.syntax unified
 1482              		.thumb
 1483              		.thumb_func
 1485              	dma_interrupt_enable:
 1486              	.LVL88:
 1487              	.LFB81:
 683:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1488              		.loc 1 683 1 is_stmt 1 view -0
 1489              		.cfi_startproc
 1490              		@ args = 0, pretend = 0, frame = 0
 1491              		@ frame_needed = 0, uses_anonymous_args = 0
 683:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1492              		.loc 1 683 1 is_stmt 0 view .LVU420
 1493 0000 70B5     		push	{r4, r5, r6, lr}
 1494              		.cfi_def_cfa_offset 16
 1495              		.cfi_offset 4, -16
 1496              		.cfi_offset 5, -12
 1497              		.cfi_offset 6, -8
 1498              		.cfi_offset 14, -4
 1499 0002 0446     		mov	r4, r0
 1500 0004 0D46     		mov	r5, r1
 1501 0006 1646     		mov	r6, r2
 684:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1502              		.loc 1 684 5 is_stmt 1 view .LVU421
 684:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1503              		.loc 1 684 17 is_stmt 0 view .LVU422
 1504 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1505              	.LVL89:
 684:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1506              		.loc 1 684 7 view .LVU423
 1507 000c 00B9     		cbnz	r0, .L115
 1508              	.L116:
 685:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1509              		.loc 1 685 9 is_stmt 1 discriminator 1 view .LVU424
 685:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1510              		.loc 1 685 9 discriminator 1 view .LVU425
 685:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1511              		.loc 1 685 9 discriminator 1 view .LVU426
 1512 000e FEE7     		b	.L116
 1513              	.L115:
 688:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1514              		.loc 1 688 5 view .LVU427
 1515 0010 05EB8501 		add	r1, r5, r5, lsl #2
 1516 0014 04EB8100 		add	r0, r4, r1, lsl #2
 1517 0018 8368     		ldr	r3, [r0, #8]
 688:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1518              		.loc 1 688 37 is_stmt 0 view .LVU428
 1519 001a 3343     		orrs	r3, r3, r6
 1520 001c 8360     		str	r3, [r0, #8]
 689:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1521              		.loc 1 689 1 view .LVU429
 1522 001e 70BD     		pop	{r4, r5, r6, pc}
 689:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1523              		.loc 1 689 1 view .LVU430
 1524              		.cfi_endproc
 1525              	.LFE81:
 1527              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1528              		.align	1
 1529              		.global	dma_interrupt_disable
 1530              		.syntax unified
 1531              		.thumb
 1532              		.thumb_func
 1534              	dma_interrupt_disable:
 1535              	.LVL90:
 1536              	.LFB82:
 707:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1537              		.loc 1 707 1 is_stmt 1 view -0
 1538              		.cfi_startproc
 1539              		@ args = 0, pretend = 0, frame = 0
 1540              		@ frame_needed = 0, uses_anonymous_args = 0
 707:../system/src/gd32f10x/gd32f10x_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1541              		.loc 1 707 1 is_stmt 0 view .LVU432
 1542 0000 70B5     		push	{r4, r5, r6, lr}
 1543              		.cfi_def_cfa_offset 16
 1544              		.cfi_offset 4, -16
 1545              		.cfi_offset 5, -12
 1546              		.cfi_offset 6, -8
 1547              		.cfi_offset 14, -4
 1548 0002 0446     		mov	r4, r0
 1549 0004 0D46     		mov	r5, r1
 1550 0006 1646     		mov	r6, r2
 708:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1551              		.loc 1 708 5 is_stmt 1 view .LVU433
 708:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1552              		.loc 1 708 17 is_stmt 0 view .LVU434
 1553 0008 FFF7FEFF 		bl	dma_periph_and_channel_check
 1554              	.LVL91:
 708:../system/src/gd32f10x/gd32f10x_dma.c ****         DMA_WRONG_HANDLE
 1555              		.loc 1 708 7 view .LVU435
 1556 000c 00B9     		cbnz	r0, .L119
 1557              	.L120:
 709:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1558              		.loc 1 709 9 is_stmt 1 discriminator 1 view .LVU436
 709:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1559              		.loc 1 709 9 discriminator 1 view .LVU437
 709:../system/src/gd32f10x/gd32f10x_dma.c ****     }
 1560              		.loc 1 709 9 discriminator 1 view .LVU438
 1561 000e FEE7     		b	.L120
 1562              	.L119:
 712:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1563              		.loc 1 712 5 view .LVU439
 1564 0010 05EB8501 		add	r1, r5, r5, lsl #2
 1565 0014 04EB8100 		add	r0, r4, r1, lsl #2
 1566 0018 8368     		ldr	r3, [r0, #8]
 712:../system/src/gd32f10x/gd32f10x_dma.c **** }
 1567              		.loc 1 712 37 is_stmt 0 view .LVU440
 1568 001a 23EA0603 		bic	r3, r3, r6
 1569 001e 8360     		str	r3, [r0, #8]
 713:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1570              		.loc 1 713 1 view .LVU441
 1571 0020 70BD     		pop	{r4, r5, r6, pc}
 713:../system/src/gd32f10x/gd32f10x_dma.c **** 
 1572              		.loc 1 713 1 view .LVU442
 1573              		.cfi_endproc
 1574              	.LFE82:
 1576              		.text
 1577              	.Letext0:
 1578              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 1579              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 1580              		.file 4 "../system/inc/gd32f10x/gd32f10x_dma.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_dma.c
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:19     .text.dma_periph_and_channel_check:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:24     .text.dma_periph_and_channel_check:00000000 dma_periph_and_channel_check
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:65     .text.dma_periph_and_channel_check:00000018 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:70     .text.dma_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:76     .text.dma_deinit:00000000 dma_deinit
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:140    .text.dma_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:146    .text.dma_struct_para_init:00000000 dma_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:188    .text.dma_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:194    .text.dma_init:00000000 dma_init
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:330    .text.dma_circulation_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:336    .text.dma_circulation_enable:00000000 dma_circulation_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:378    .text.dma_circulation_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:384    .text.dma_circulation_disable:00000000 dma_circulation_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:426    .text.dma_memory_to_memory_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:432    .text.dma_memory_to_memory_enable:00000000 dma_memory_to_memory_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:474    .text.dma_memory_to_memory_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:480    .text.dma_memory_to_memory_disable:00000000 dma_memory_to_memory_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:522    .text.dma_channel_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:528    .text.dma_channel_enable:00000000 dma_channel_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:570    .text.dma_channel_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:576    .text.dma_channel_disable:00000000 dma_channel_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:618    .text.dma_periph_address_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:624    .text.dma_periph_address_config:00000000 dma_periph_address_config
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:665    .text.dma_memory_address_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:671    .text.dma_memory_address_config:00000000 dma_memory_address_config
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:712    .text.dma_transfer_number_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:718    .text.dma_transfer_number_config:00000000 dma_transfer_number_config
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:762    .text.dma_transfer_number_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:768    .text.dma_transfer_number_get:00000000 dma_transfer_number_get
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:809    .text.dma_priority_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:815    .text.dma_priority_config:00000000 dma_priority_config
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:870    .text.dma_memory_width_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:876    .text.dma_memory_width_config:00000000 dma_memory_width_config
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:931    .text.dma_periph_width_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:937    .text.dma_periph_width_config:00000000 dma_periph_width_config
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:992    .text.dma_memory_increase_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:998    .text.dma_memory_increase_enable:00000000 dma_memory_increase_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1040   .text.dma_memory_increase_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1046   .text.dma_memory_increase_disable:00000000 dma_memory_increase_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1088   .text.dma_periph_increase_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1094   .text.dma_periph_increase_enable:00000000 dma_periph_increase_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1136   .text.dma_periph_increase_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1142   .text.dma_periph_increase_disable:00000000 dma_periph_increase_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1184   .text.dma_transfer_direction_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1190   .text.dma_transfer_direction_config:00000000 dma_transfer_direction_config
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1247   .text.dma_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1253   .text.dma_flag_get:00000000 dma_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1291   .text.dma_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1297   .text.dma_flag_clear:00000000 dma_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1322   .text.dma_interrupt_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1328   .text.dma_interrupt_flag_get:00000000 dma_interrupt_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1448   .text.dma_interrupt_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1454   .text.dma_interrupt_flag_clear:00000000 dma_interrupt_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1479   .text.dma_interrupt_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1485   .text.dma_interrupt_enable:00000000 dma_interrupt_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1528   .text.dma_interrupt_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccPAEB3v.s:1534   .text.dma_interrupt_disable:00000000 dma_interrupt_disable
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_dma.h.45.294f0154ebe246d7bada08ca23ee4de9

NO UNDEFINED SYMBOLS
