# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../labo2.srcs/sources_1/imports/sources/ADD.vhd" \
"../../../../labo2.srcs/sources_1/imports/sources/FA1B.vhd" \
"../../../../labo2.srcs/sim_1/imports/sources/ADD_tb.vhd" \

# Do not sort compile order
nosort
