
nucleo-446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a660  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  0800a830  0800a830  0000b830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ada8  0800ada8  0000c470  2**0
                  CONTENTS
  4 .ARM          00000008  0800ada8  0800ada8  0000bda8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800adb0  0800adb0  0000c470  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800adb0  0800adb0  0000bdb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800adb4  0800adb4  0000bdb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000470  20000000  0800adb8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001e34c  20000470  0800b228  0000c470  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001e7bc  0800b228  0000c7bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c470  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015637  00000000  00000000  0000c4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003017  00000000  00000000  00021ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  00024af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de6  00000000  00000000  00025ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023eb4  00000000  00000000  00026a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f51  00000000  00000000  0004a93a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6e18  00000000  00000000  0006188b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001386a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c18  00000000  00000000  001386e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0013e300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000470 	.word	0x20000470
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a818 	.word	0x0800a818

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000474 	.word	0x20000474
 800020c:	0800a818 	.word	0x0800a818

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96a 	b.w	8000ef4 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	460c      	mov	r4, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14e      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c44:	4694      	mov	ip, r2
 8000c46:	458c      	cmp	ip, r1
 8000c48:	4686      	mov	lr, r0
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	d962      	bls.n	8000d16 <__udivmoddi4+0xde>
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c52:	f1c2 0320 	rsb	r3, r2, #32
 8000c56:	4091      	lsls	r1, r2
 8000c58:	fa20 f303 	lsr.w	r3, r0, r3
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	4319      	orrs	r1, r3
 8000c62:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6a:	fa1f f68c 	uxth.w	r6, ip
 8000c6e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb04 f106 	mul.w	r1, r4, r6
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c8e:	f080 8112 	bcs.w	8000eb6 <__udivmoddi4+0x27e>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 810f 	bls.w	8000eb6 <__udivmoddi4+0x27e>
 8000c98:	3c02      	subs	r4, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a59      	subs	r1, r3, r1
 8000c9e:	fa1f f38e 	uxth.w	r3, lr
 8000ca2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ca6:	fb07 1110 	mls	r1, r7, r0, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb00 f606 	mul.w	r6, r0, r6
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x94>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbe:	f080 80fc 	bcs.w	8000eba <__udivmoddi4+0x282>
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	f240 80f9 	bls.w	8000eba <__udivmoddi4+0x282>
 8000cc8:	4463      	add	r3, ip
 8000cca:	3802      	subs	r0, #2
 8000ccc:	1b9b      	subs	r3, r3, r6
 8000cce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	b11d      	cbz	r5, 8000cde <__udivmoddi4+0xa6>
 8000cd6:	40d3      	lsrs	r3, r2
 8000cd8:	2200      	movs	r2, #0
 8000cda:	e9c5 3200 	strd	r3, r2, [r5]
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d905      	bls.n	8000cf2 <__udivmoddi4+0xba>
 8000ce6:	b10d      	cbz	r5, 8000cec <__udivmoddi4+0xb4>
 8000ce8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e7f5      	b.n	8000cde <__udivmoddi4+0xa6>
 8000cf2:	fab3 f183 	clz	r1, r3
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d146      	bne.n	8000d88 <__udivmoddi4+0x150>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0xcc>
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	f0c0 80f0 	bcc.w	8000ee4 <__udivmoddi4+0x2ac>
 8000d04:	1a86      	subs	r6, r0, r2
 8000d06:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d0e6      	beq.n	8000cde <__udivmoddi4+0xa6>
 8000d10:	e9c5 6300 	strd	r6, r3, [r5]
 8000d14:	e7e3      	b.n	8000cde <__udivmoddi4+0xa6>
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x204>
 8000d1c:	eba1 040c 	sub.w	r4, r1, ip
 8000d20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d24:	fa1f f78c 	uxth.w	r7, ip
 8000d28:	2101      	movs	r1, #1
 8000d2a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d32:	fb08 4416 	mls	r4, r8, r6, r4
 8000d36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3a:	fb07 f006 	mul.w	r0, r7, r6
 8000d3e:	4298      	cmp	r0, r3
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x11c>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x11a>
 8000d4c:	4298      	cmp	r0, r3
 8000d4e:	f200 80cd 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d52:	4626      	mov	r6, r4
 8000d54:	1a1c      	subs	r4, r3, r0
 8000d56:	fa1f f38e 	uxth.w	r3, lr
 8000d5a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d5e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d66:	fb00 f707 	mul.w	r7, r0, r7
 8000d6a:	429f      	cmp	r7, r3
 8000d6c:	d908      	bls.n	8000d80 <__udivmoddi4+0x148>
 8000d6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d72:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x146>
 8000d78:	429f      	cmp	r7, r3
 8000d7a:	f200 80b0 	bhi.w	8000ede <__udivmoddi4+0x2a6>
 8000d7e:	4620      	mov	r0, r4
 8000d80:	1bdb      	subs	r3, r3, r7
 8000d82:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d86:	e7a5      	b.n	8000cd4 <__udivmoddi4+0x9c>
 8000d88:	f1c1 0620 	rsb	r6, r1, #32
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d92:	431f      	orrs	r7, r3
 8000d94:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d98:	fa04 f301 	lsl.w	r3, r4, r1
 8000d9c:	ea43 030c 	orr.w	r3, r3, ip
 8000da0:	40f4      	lsrs	r4, r6
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	0c38      	lsrs	r0, r7, #16
 8000da8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dac:	fbb4 fef0 	udiv	lr, r4, r0
 8000db0:	fa1f fc87 	uxth.w	ip, r7
 8000db4:	fb00 441e 	mls	r4, r0, lr, r4
 8000db8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dbc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc0:	45a1      	cmp	r9, r4
 8000dc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc6:	d90a      	bls.n	8000dde <__udivmoddi4+0x1a6>
 8000dc8:	193c      	adds	r4, r7, r4
 8000dca:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dce:	f080 8084 	bcs.w	8000eda <__udivmoddi4+0x2a2>
 8000dd2:	45a1      	cmp	r9, r4
 8000dd4:	f240 8081 	bls.w	8000eda <__udivmoddi4+0x2a2>
 8000dd8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ddc:	443c      	add	r4, r7
 8000dde:	eba4 0409 	sub.w	r4, r4, r9
 8000de2:	fa1f f983 	uxth.w	r9, r3
 8000de6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dea:	fb00 4413 	mls	r4, r0, r3, r4
 8000dee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x1d2>
 8000dfa:	193c      	adds	r4, r7, r4
 8000dfc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e00:	d267      	bcs.n	8000ed2 <__udivmoddi4+0x29a>
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d965      	bls.n	8000ed2 <__udivmoddi4+0x29a>
 8000e06:	3b02      	subs	r3, #2
 8000e08:	443c      	add	r4, r7
 8000e0a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e0e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e12:	eba4 040c 	sub.w	r4, r4, ip
 8000e16:	429c      	cmp	r4, r3
 8000e18:	46ce      	mov	lr, r9
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	d351      	bcc.n	8000ec2 <__udivmoddi4+0x28a>
 8000e1e:	d04e      	beq.n	8000ebe <__udivmoddi4+0x286>
 8000e20:	b155      	cbz	r5, 8000e38 <__udivmoddi4+0x200>
 8000e22:	ebb8 030e 	subs.w	r3, r8, lr
 8000e26:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2e:	40cb      	lsrs	r3, r1
 8000e30:	431e      	orrs	r6, r3
 8000e32:	40cc      	lsrs	r4, r1
 8000e34:	e9c5 6400 	strd	r6, r4, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	e750      	b.n	8000cde <__udivmoddi4+0xa6>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f103 	lsr.w	r1, r0, r3
 8000e44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e48:	fa24 f303 	lsr.w	r3, r4, r3
 8000e4c:	4094      	lsls	r4, r2
 8000e4e:	430c      	orrs	r4, r1
 8000e50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e54:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e58:	fa1f f78c 	uxth.w	r7, ip
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3110 	mls	r1, r8, r0, r3
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f107 	mul.w	r1, r0, r7
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x24c>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e7a:	d22c      	bcs.n	8000ed6 <__udivmoddi4+0x29e>
 8000e7c:	4299      	cmp	r1, r3
 8000e7e:	d92a      	bls.n	8000ed6 <__udivmoddi4+0x29e>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4463      	add	r3, ip
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e8c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e94:	fb01 f307 	mul.w	r3, r1, r7
 8000e98:	42a3      	cmp	r3, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x276>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ea4:	d213      	bcs.n	8000ece <__udivmoddi4+0x296>
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	d911      	bls.n	8000ece <__udivmoddi4+0x296>
 8000eaa:	3902      	subs	r1, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	1ae4      	subs	r4, r4, r3
 8000eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb4:	e739      	b.n	8000d2a <__udivmoddi4+0xf2>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	e6f0      	b.n	8000c9c <__udivmoddi4+0x64>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e706      	b.n	8000ccc <__udivmoddi4+0x94>
 8000ebe:	45c8      	cmp	r8, r9
 8000ec0:	d2ae      	bcs.n	8000e20 <__udivmoddi4+0x1e8>
 8000ec2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ec6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eca:	3801      	subs	r0, #1
 8000ecc:	e7a8      	b.n	8000e20 <__udivmoddi4+0x1e8>
 8000ece:	4631      	mov	r1, r6
 8000ed0:	e7ed      	b.n	8000eae <__udivmoddi4+0x276>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	e799      	b.n	8000e0a <__udivmoddi4+0x1d2>
 8000ed6:	4630      	mov	r0, r6
 8000ed8:	e7d4      	b.n	8000e84 <__udivmoddi4+0x24c>
 8000eda:	46d6      	mov	lr, sl
 8000edc:	e77f      	b.n	8000dde <__udivmoddi4+0x1a6>
 8000ede:	4463      	add	r3, ip
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	e74d      	b.n	8000d80 <__udivmoddi4+0x148>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	4623      	mov	r3, r4
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e70f      	b.n	8000d0c <__udivmoddi4+0xd4>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	4463      	add	r3, ip
 8000ef0:	e730      	b.n	8000d54 <__udivmoddi4+0x11c>
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <ad717x_set_channel_status>:
 *			    	and False in case of Disable
 * @return Returns 0 for success or negative error code in case of failure.
*******************************************************************************/
int ad717x_set_channel_status(ad717x_dev *device, uint8_t channel_id,
			      bool channel_status)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	70fb      	strb	r3, [r7, #3]
 8000f04:	4613      	mov	r3, r2
 8000f06:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *chn_register;
	int ret;

	if (!device)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <ad717x_set_channel_status+0x1a>
		return -EINVAL;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <ad717x_set_channel_status+0x88>)
 8000f10:	e031      	b.n	8000f76 <ad717x_set_channel_status+0x7e>

	/* Point to the Channel register */
	chn_register = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 8000f12:	78fb      	ldrb	r3, [r7, #3]
 8000f14:	3310      	adds	r3, #16
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	4619      	mov	r1, r3
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f000 fa40 	bl	80013a0 <AD717X_GetReg>
 8000f20:	60f8      	str	r0, [r7, #12]
	if (!chn_register)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <ad717x_set_channel_status+0x34>
		return -EINVAL;
 8000f28:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <ad717x_set_channel_status+0x88>)
 8000f2a:	e024      	b.n	8000f76 <ad717x_set_channel_status+0x7e>

	if (channel_status)
 8000f2c:	78bb      	ldrb	r3, [r7, #2]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d006      	beq.n	8000f40 <ad717x_set_channel_status+0x48>
		/* Assign the Channel enable bit and write to channel register */
		chn_register->value |= AD717X_CHMAP_REG_CH_EN;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	e005      	b.n	8000f4c <ad717x_set_channel_status+0x54>
	else
		chn_register->value &= ~(AD717X_CHMAP_REG_CH_EN);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	605a      	str	r2, [r3, #4]

	ret = AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id);
 8000f4c:	78fb      	ldrb	r3, [r7, #3]
 8000f4e:	3310      	adds	r3, #16
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	4619      	mov	r1, r3
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f000 fae3 	bl	8001520 <AD717X_WriteRegister>
 8000f5a:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	da01      	bge.n	8000f66 <ad717x_set_channel_status+0x6e>
		return ret;
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	e007      	b.n	8000f76 <ad717x_set_channel_status+0x7e>
	device->chan_map[channel_id].channel_enable = channel_status;
 8000f66:	78fb      	ldrb	r3, [r7, #3]
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	330a      	adds	r3, #10
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	78ba      	ldrb	r2, [r7, #2]
 8000f72:	719a      	strb	r2, [r3, #6]

	return 0;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	ffffd929 	.word	0xffffd929

08000f84 <ad717x_set_adc_mode>:
 * @param device - AD717x Device Descriptor
 * @param adc_mode - ADC Mode to be configured
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_set_adc_mode(ad717x_dev *device, enum ad717x_mode adc_mode)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *adc_mode_reg;

	if (!device)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <ad717x_set_adc_mode+0x16>
		return -EINVAL;
 8000f96:	4b16      	ldr	r3, [pc, #88]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000f98:	e026      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>

	/* Retrieve the ADC Mode reigster */
	adc_mode_reg = AD717X_GetReg(device, AD717X_ADCMODE_REG);
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f000 f9ff 	bl	80013a0 <AD717X_GetReg>
 8000fa2:	60f8      	str	r0, [r7, #12]
	if (!adc_mode_reg)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <ad717x_set_adc_mode+0x2a>
		return -EINVAL;
 8000faa:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000fac:	e01c      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>

	/* Clear the Mode[6:4] bits in the ADC Mode Register */
	adc_mode_reg->value &= ~(AD717X_ADCMODE_REG_MODE_MSK);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	605a      	str	r2, [r3, #4]

	/* Set the required conversion mode, write to register */
	adc_mode_reg->value |= AD717X_ADCMODE_REG_MODE(adc_mode);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	78fb      	ldrb	r3, [r7, #3]
 8000fc0:	011b      	lsls	r3, r3, #4
 8000fc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000fc6:	431a      	orrs	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	605a      	str	r2, [r3, #4]
	device->mode = adc_mode;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	78fa      	ldrb	r2, [r7, #3]
 8000fd0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	if (AD717X_WriteRegister(device, AD717X_ADCMODE_REG) < 0)
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f000 faa2 	bl	8001520 <AD717X_WriteRegister>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	da01      	bge.n	8000fe6 <ad717x_set_adc_mode+0x62>
		return -EINVAL;
 8000fe2:	4b03      	ldr	r3, [pc, #12]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000fe4:	e000      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>



	return 0;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	ffffd929 	.word	0xffffd929

08000ff4 <ad717x_connect_analog_input>:
 * @param analog_input - Analog Inputs to the Channel
 * @return Returns 0 for success or negative error code in case of failure.
*****************************************************************************/
int ad717x_connect_analog_input(ad717x_dev *device, uint8_t channel_id,
				union ad717x_analog_inputs analog_input)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803a      	strh	r2, [r7, #0]
 8001000:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *channel_reg;

	if (!device)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d101      	bne.n	800100c <ad717x_connect_analog_input+0x18>
		return -EINVAL;
 8001008:	4b3f      	ldr	r3, [pc, #252]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 800100a:	e079      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

	/* Retrieve the channel register */
	channel_reg = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	3310      	adds	r3, #16
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4619      	mov	r1, r3
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f000 f9c3 	bl	80013a0 <AD717X_GetReg>
 800101a:	60f8      	str	r0, [r7, #12]
	if (!channel_reg)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <ad717x_connect_analog_input+0x32>
		return -EINVAL;
 8001022:	4b39      	ldr	r3, [pc, #228]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 8001024:	e06c      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

	switch ((uint8_t)device->active_device) {
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7a9b      	ldrb	r3, [r3, #10]
 800102a:	2b04      	cmp	r3, #4
 800102c:	dc02      	bgt.n	8001034 <ad717x_connect_analog_input+0x40>
 800102e:	2b00      	cmp	r3, #0
 8001030:	da04      	bge.n	800103c <ad717x_connect_analog_input+0x48>
 8001032:	e062      	b.n	80010fa <ad717x_connect_analog_input+0x106>
 8001034:	3b05      	subs	r3, #5
 8001036:	2b06      	cmp	r3, #6
 8001038:	d85f      	bhi.n	80010fa <ad717x_connect_analog_input+0x106>
 800103a:	e024      	b.n	8001086 <ad717x_connect_analog_input+0x92>
	case ID_AD4112 :
	case ID_AD4114 :
	case ID_AD4115 :
	case ID_AD4116 :
		/* Clear and Set the required analog input pair to channel */
		channel_reg->value  &= ~AD717x_CHANNEL_INPUT_MASK;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001044:	f023 0303 	bic.w	r3, r3, #3
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	6053      	str	r3, [r2, #4]
		channel_reg->value |= AD4111_CHMAP_REG_INPUT(analog_input.analog_input_pairs);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	883b      	ldrh	r3, [r7, #0]
 8001052:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001056:	431a      	orrs	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	605a      	str	r2, [r3, #4]
		if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 800105c:	78fb      	ldrb	r3, [r7, #3]
 800105e:	3310      	adds	r3, #16
 8001060:	b2db      	uxtb	r3, r3
 8001062:	4619      	mov	r1, r3
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f000 fa5b 	bl	8001520 <AD717X_WriteRegister>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	da01      	bge.n	8001074 <ad717x_connect_analog_input+0x80>
			return -EINVAL;
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 8001072:	e045      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

		device->chan_map[channel_id].analog_inputs.analog_input_pairs =
 8001074:	78fb      	ldrb	r3, [r7, #3]
			analog_input.analog_input_pairs;
 8001076:	8839      	ldrh	r1, [r7, #0]
		device->chan_map[channel_id].analog_inputs.analog_input_pairs =
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	330a      	adds	r3, #10
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	4413      	add	r3, r2
 8001080:	460a      	mov	r2, r1
 8001082:	811a      	strh	r2, [r3, #8]
		break;
 8001084:	e03b      	b.n	80010fe <ad717x_connect_analog_input+0x10a>
	case ID_AD7175_8:
	case ID_AD7176_2:
	case ID_AD7177_2:
	case ID_AD7172_2:
		/* Select the Positive Analog Input */
		channel_reg->value &= ~AD717X_CHMAP_REG_AINPOS_MSK;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	605a      	str	r2, [r3, #4]
		channel_reg->value |=  AD717X_CHMAP_REG_AINPOS(
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	783b      	ldrb	r3, [r7, #0]
 8001098:	015b      	lsls	r3, r3, #5
 800109a:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 800109e:	431a      	orrs	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	605a      	str	r2, [r3, #4]
					       analog_input.ainp.pos_analog_input);

		/* Select the Negative Analog Input */
		channel_reg->value &= ~AD717X_CHMAP_REG_AINNEG_MSK;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f023 021f 	bic.w	r2, r3, #31
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	605a      	str	r2, [r3, #4]
		channel_reg->value |= AD717X_CHMAP_REG_AINNEG(
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	685a      	ldr	r2, [r3, #4]
 80010b4:	787b      	ldrb	r3, [r7, #1]
 80010b6:	f003 031f 	and.w	r3, r3, #31
 80010ba:	431a      	orrs	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	605a      	str	r2, [r3, #4]
					      analog_input.ainp.neg_analog_input);
		if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	3310      	adds	r3, #16
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	4619      	mov	r1, r3
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f000 fa29 	bl	8001520 <AD717X_WriteRegister>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	da01      	bge.n	80010d8 <ad717x_connect_analog_input+0xe4>
			return -EINVAL;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 80010d6:	e013      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

		device->chan_map[channel_id].analog_inputs.ainp.pos_analog_input =
 80010d8:	78fb      	ldrb	r3, [r7, #3]
			analog_input.ainp.pos_analog_input;
 80010da:	7839      	ldrb	r1, [r7, #0]
		device->chan_map[channel_id].analog_inputs.ainp.pos_analog_input =
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	330a      	adds	r3, #10
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	460a      	mov	r2, r1
 80010e6:	721a      	strb	r2, [r3, #8]
		device->chan_map[channel_id].analog_inputs.ainp.neg_analog_input =
 80010e8:	78fb      	ldrb	r3, [r7, #3]
			analog_input.ainp.neg_analog_input;
 80010ea:	7879      	ldrb	r1, [r7, #1]
		device->chan_map[channel_id].analog_inputs.ainp.neg_analog_input =
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	330a      	adds	r3, #10
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	4413      	add	r3, r2
 80010f4:	460a      	mov	r2, r1
 80010f6:	725a      	strb	r2, [r3, #9]
		break;
 80010f8:	e001      	b.n	80010fe <ad717x_connect_analog_input+0x10a>

	default :
		return -EINVAL;
 80010fa:	4b03      	ldr	r3, [pc, #12]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 80010fc:	e000      	b.n	8001100 <ad717x_connect_analog_input+0x10c>
	}

	return 0;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	ffffd929 	.word	0xffffd929

0800110c <ad717x_assign_setup>:
 * @param channel_id - Channel ID (number)
 * @param setup - Setup ID (number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_assign_setup(ad717x_dev *device, uint8_t channel_id, uint8_t setup)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	70fb      	strb	r3, [r7, #3]
 8001118:	4613      	mov	r3, r2
 800111a:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *p_register;

	if (!device)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <ad717x_assign_setup+0x1a>
		return -EINVAL;
 8001122:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <ad717x_assign_setup+0x84>)
 8001124:	e02f      	b.n	8001186 <ad717x_assign_setup+0x7a>

	/* Retrieve the Channel Register */
	p_register = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	3310      	adds	r3, #16
 800112a:	b2db      	uxtb	r3, r3
 800112c:	4619      	mov	r1, r3
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f000 f936 	bl	80013a0 <AD717X_GetReg>
 8001134:	60f8      	str	r0, [r7, #12]
	if (!p_register)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d101      	bne.n	8001140 <ad717x_assign_setup+0x34>
		return -EINVAL;
 800113c:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <ad717x_assign_setup+0x84>)
 800113e:	e022      	b.n	8001186 <ad717x_assign_setup+0x7a>

	/* Assign set up to the chosen channel */
	p_register->value &= ~AD717X_CHMAP_REG_SETUP_SEL_MSK;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	605a      	str	r2, [r3, #4]
	p_register->value |= AD717X_CHMAP_REG_SETUP_SEL(setup);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	78bb      	ldrb	r3, [r7, #2]
 8001152:	031b      	lsls	r3, r3, #12
 8001154:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001158:	431a      	orrs	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	3310      	adds	r3, #16
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4619      	mov	r1, r3
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f9da 	bl	8001520 <AD717X_WriteRegister>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	da01      	bge.n	8001176 <ad717x_assign_setup+0x6a>
		return -EINVAL;
 8001172:	4b07      	ldr	r3, [pc, #28]	@ (8001190 <ad717x_assign_setup+0x84>)
 8001174:	e007      	b.n	8001186 <ad717x_assign_setup+0x7a>
	device->chan_map[channel_id].setup_sel = setup;
 8001176:	78fb      	ldrb	r3, [r7, #3]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	330a      	adds	r3, #10
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	4413      	add	r3, r2
 8001180:	78ba      	ldrb	r2, [r7, #2]
 8001182:	71da      	strb	r2, [r3, #7]

	return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	ffffd929 	.word	0xffffd929

08001194 <ad717x_set_polarity>:
 * @param bipolar - Polarity Select:True in case of Bipolar, False in case of Unipolar
 * @param setup_id - Setup ID (number)
 * @return Returns 0 for success or negative error code in case of failure.
*****************************************************************************/
int ad717x_set_polarity(ad717x_dev* device, bool bipolar, uint8_t setup_id)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
 80011a0:	4613      	mov	r3, r2
 80011a2:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg* setup_reg;

	if (!device)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <ad717x_set_polarity+0x1a>
		return -EINVAL;
 80011aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011ac:	e030      	b.n	8001210 <ad717x_set_polarity+0x7c>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 80011ae:	78bb      	ldrb	r3, [r7, #2]
 80011b0:	3320      	adds	r3, #32
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 f8f2 	bl	80013a0 <AD717X_GetReg>
 80011bc:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <ad717x_set_polarity+0x34>
		return -EINVAL;
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011c6:	e023      	b.n	8001210 <ad717x_set_polarity+0x7c>

	/* Set the BI_UNIPOLAR bit in case of BIPOLAR operation */
	if (bipolar)
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d006      	beq.n	80011dc <ad717x_set_polarity+0x48>
		setup_reg->value |= AD717X_SETUP_CONF_REG_BI_UNIPOLAR;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	e005      	b.n	80011e8 <ad717x_set_polarity+0x54>
	else
		setup_reg->value &= ~(AD717X_SETUP_CONF_REG_BI_UNIPOLAR);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device,
 80011e8:	78bb      	ldrb	r3, [r7, #2]
 80011ea:	3320      	adds	r3, #32
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	4619      	mov	r1, r3
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f000 f995 	bl	8001520 <AD717X_WriteRegister>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	da01      	bge.n	8001200 <ad717x_set_polarity+0x6c>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011fe:	e007      	b.n	8001210 <ad717x_set_polarity+0x7c>
	device->setups[setup_id].bi_unipolar = bipolar;
 8001200:	78bb      	ldrb	r3, [r7, #2]
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	3302      	adds	r3, #2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	78fa      	ldrb	r2, [r7, #3]
 800120c:	715a      	strb	r2, [r3, #5]

	return 0;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	ffffd929 	.word	0xffffd929

0800121c <ad717x_set_reference_source>:
 * @param setup_id - Setup ID (Number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_set_reference_source(ad717x_dev* device,
				enum ad717x_reference_source ref_source, uint8_t setup_id)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	70fb      	strb	r3, [r7, #3]
 8001228:	4613      	mov	r3, r2
 800122a:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg* setup_reg;
	ad717x_st_reg *adc_mode_reg;

	if (!device)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <ad717x_set_reference_source+0x1a>
		return -EINVAL;
 8001232:	4b2a      	ldr	r3, [pc, #168]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 8001234:	e04e      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 8001236:	78bb      	ldrb	r3, [r7, #2]
 8001238:	3320      	adds	r3, #32
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f000 f8ae 	bl	80013a0 <AD717X_GetReg>
 8001244:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <ad717x_set_reference_source+0x34>
		return -EINVAL;
 800124c:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 800124e:	e041      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

	/* Choose the reference source for the selected setup */
	setup_reg->value &= ~AD717X_SETUP_CONF_REG_REF_SEL_MSK;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	605a      	str	r2, [r3, #4]
	setup_reg->value |= (AD717X_SETUP_CONF_REG_REF_SEL(ref_source));
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	78fb      	ldrb	r3, [r7, #3]
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001268:	431a      	orrs	r2, r3
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device,
 800126e:	78bb      	ldrb	r3, [r7, #2]
 8001270:	3320      	adds	r3, #32
 8001272:	b2db      	uxtb	r3, r3
 8001274:	4619      	mov	r1, r3
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 f952 	bl	8001520 <AD717X_WriteRegister>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	da01      	bge.n	8001286 <ad717x_set_reference_source+0x6a>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 8001282:	4b16      	ldr	r3, [pc, #88]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 8001284:	e026      	b.n	80012d4 <ad717x_set_reference_source+0xb8>
	device->setups[setup_id].ref_source = ref_source;
 8001286:	78bb      	ldrb	r3, [r7, #2]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	3302      	adds	r3, #2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	78fa      	ldrb	r2, [r7, #3]
 8001292:	721a      	strb	r2, [r3, #8]

	/* Enable the REF_EN Bit in case of Internal reference */
	if (ref_source == INTERNAL_REF) {
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d11b      	bne.n	80012d2 <ad717x_set_reference_source+0xb6>
		/* Retrieve the ADC Mode reigster */
		adc_mode_reg = AD717X_GetReg(device, AD717X_ADCMODE_REG);
 800129a:	2101      	movs	r1, #1
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 f87f 	bl	80013a0 <AD717X_GetReg>
 80012a2:	60b8      	str	r0, [r7, #8]
		if (!adc_mode_reg)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <ad717x_set_reference_source+0x92>
			return -EINVAL;
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 80012ac:	e012      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

		/* Set the REF_EN Bit */
		adc_mode_reg->value |= AD717X_ADCMODE_REG_REF_EN;
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	605a      	str	r2, [r3, #4]
		if (AD717X_WriteRegister(device, AD717X_ADCMODE_REG) < 0)
 80012ba:	2101      	movs	r1, #1
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f000 f92f 	bl	8001520 <AD717X_WriteRegister>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	da01      	bge.n	80012cc <ad717x_set_reference_source+0xb0>
			return -EINVAL;
 80012c8:	4b04      	ldr	r3, [pc, #16]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 80012ca:	e003      	b.n	80012d4 <ad717x_set_reference_source+0xb8>
		device->ref_en = true;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2201      	movs	r2, #1
 80012d0:	72da      	strb	r2, [r3, #11]
	}

	return 0;
 80012d2:	2300      	movs	r3, #0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	ffffd929 	.word	0xffffd929

080012e0 <ad717x_enable_input_buffer>:
 * @param setup_id - Setup ID (Number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_enable_input_buffer(ad717x_dev* device,
			       bool inbuf_en, bool refbuf_en, uint8_t setup_id)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	4608      	mov	r0, r1
 80012ea:	4611      	mov	r1, r2
 80012ec:	461a      	mov	r2, r3
 80012ee:	4603      	mov	r3, r0
 80012f0:	70fb      	strb	r3, [r7, #3]
 80012f2:	460b      	mov	r3, r1
 80012f4:	70bb      	strb	r3, [r7, #2]
 80012f6:	4613      	mov	r3, r2
 80012f8:	707b      	strb	r3, [r7, #1]
	ad717x_st_reg* setup_reg;

	if (!device)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <ad717x_enable_input_buffer+0x24>
		return -EINVAL;
 8001300:	4b26      	ldr	r3, [pc, #152]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 8001302:	e047      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 8001304:	787b      	ldrb	r3, [r7, #1]
 8001306:	3320      	adds	r3, #32
 8001308:	b2db      	uxtb	r3, r3
 800130a:	4619      	mov	r1, r3
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 f847 	bl	80013a0 <AD717X_GetReg>
 8001312:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <ad717x_enable_input_buffer+0x3e>
		return -EINVAL;
 800131a:	4b20      	ldr	r3, [pc, #128]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 800131c:	e03a      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>

	if (inbuf_en)
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <ad717x_enable_input_buffer+0x52>
		/* Enable input buffer for the chosen set up */
		setup_reg->value |= (AD717X_SETUP_CONF_REG_AINBUF_P |
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	e005      	b.n	800133e <ad717x_enable_input_buffer+0x5e>
				     AD717X_SETUP_CONF_REG_AINBUF_N);
	else
		setup_reg->value &= (~(AD717X_SETUP_CONF_REG_AINBUF_P |
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	605a      	str	r2, [r3, #4]
				       AD717X_SETUP_CONF_REG_AINBUF_N));
	if (refbuf_en)
 800133e:	78bb      	ldrb	r3, [r7, #2]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d006      	beq.n	8001352 <ad717x_enable_input_buffer+0x72>
		/* Enable reference buffer for the chosen set up */
		setup_reg->value |= (AD717X_SETUP_CONF_REG_REFBUF_P |
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f443 6240 	orr.w	r2, r3, #3072	@ 0xc00
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	e005      	b.n	800135e <ad717x_enable_input_buffer+0x7e>
				     AD717X_SETUP_CONF_REG_REFBUF_N);
	else
		setup_reg->value &= (~(AD717X_SETUP_CONF_REG_REFBUF_P |
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	605a      	str	r2, [r3, #4]
				       AD717X_SETUP_CONF_REG_REFBUF_N));

	if (AD717X_WriteRegister(device,
 800135e:	787b      	ldrb	r3, [r7, #1]
 8001360:	3320      	adds	r3, #32
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4619      	mov	r1, r3
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 f8da 	bl	8001520 <AD717X_WriteRegister>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	da01      	bge.n	8001376 <ad717x_enable_input_buffer+0x96>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 8001372:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 8001374:	e00e      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>
	device->setups[setup_id].input_buff = inbuf_en;
 8001376:	787b      	ldrb	r3, [r7, #1]
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	3302      	adds	r3, #2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4413      	add	r3, r2
 8001380:	78fa      	ldrb	r2, [r7, #3]
 8001382:	71da      	strb	r2, [r3, #7]
	device->setups[setup_id].ref_buff = refbuf_en;
 8001384:	787b      	ldrb	r3, [r7, #1]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	3302      	adds	r3, #2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	78ba      	ldrb	r2, [r7, #2]
 8001390:	719a      	strb	r2, [r3, #6]

	return 0;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	ffffd929 	.word	0xffffd929

080013a0 <AD717X_GetReg>:
*
* @return A pointer to the register if found or 0.
*******************************************************************************/
ad717x_st_reg *AD717X_GetReg(ad717x_dev *device,
			     uint8_t reg_address)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	460b      	mov	r3, r1
 80013aa:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	ad717x_st_reg *reg = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]

	if (!device || !device->regs)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <AD717X_GetReg+0x1e>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <AD717X_GetReg+0x22>
		return 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	e021      	b.n	8001406 <AD717X_GetReg+0x66>

	for (i = 0; i < device->num_regs; i++) {
 80013c2:	2300      	movs	r3, #0
 80013c4:	73fb      	strb	r3, [r7, #15]
 80013c6:	e018      	b.n	80013fa <AD717X_GetReg+0x5a>
		if (device->regs[i].addr == reg_address) {
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6859      	ldr	r1, [r3, #4]
 80013cc:	7bfa      	ldrb	r2, [r7, #15]
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	440b      	add	r3, r1
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d109      	bne.n	80013f4 <AD717X_GetReg+0x54>
			reg = &device->regs[i];
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6859      	ldr	r1, [r3, #4]
 80013e4:	7bfa      	ldrb	r2, [r7, #15]
 80013e6:	4613      	mov	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	440b      	add	r3, r1
 80013f0:	60bb      	str	r3, [r7, #8]
			break;
 80013f2:	e007      	b.n	8001404 <AD717X_GetReg+0x64>
	for (i = 0; i < device->num_regs; i++) {
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	3301      	adds	r3, #1
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	7a1b      	ldrb	r3, [r3, #8]
 80013fe:	7bfa      	ldrb	r2, [r7, #15]
 8001400:	429a      	cmp	r2, r3
 8001402:	d3e1      	bcc.n	80013c8 <AD717X_GetReg+0x28>
		}
	}

	return reg;
 8001404:	68bb      	ldr	r3, [r7, #8]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <AD717X_ReadRegister>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_ReadRegister(ad717x_dev *device,
			    uint8_t addr)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08e      	sub	sp, #56	@ 0x38
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	70fb      	strb	r3, [r7, #3]
	int32_t ret       = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	633b      	str	r3, [r7, #48]	@ 0x30
	uint8_t Tx = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t Rx [8] = {0};
 800142a:	2300      	movs	r3, #0
 800142c:	623b      	str	r3, [r7, #32]
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
//	uint8_t i         = 0;
//	uint8_t check8    = 0;
//	uint8_t msgBuf[8] = {0, 0, 0, 0, 0, 0, 0, 0};
	ad717x_st_reg *pReg;

	if(!device)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d102      	bne.n	800143e <AD717X_ReadRegister+0x2a>
		return INVALID_VAL;
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	e063      	b.n	8001506 <AD717X_ReadRegister+0xf2>

	pReg = AD717X_GetReg(device, addr);
 800143e:	78fb      	ldrb	r3, [r7, #3]
 8001440:	4619      	mov	r1, r3
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff ffac 	bl	80013a0 <AD717X_GetReg>
 8001448:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (!pReg)
 800144a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800144c:	2b00      	cmp	r3, #0
 800144e:	d102      	bne.n	8001456 <AD717X_ReadRegister+0x42>
		return INVALID_VAL;
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
 8001454:	e057      	b.n	8001506 <AD717X_ReadRegister+0xf2>

	/* Build the Command word */
	spi_read_reg.Tx = AD717X_COMM_REG_WEN | AD717X_COMM_REG_RD |
		    AD717X_COMM_REG_RA(pReg->addr);
 8001456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	b25b      	sxtb	r3, r3
 800145c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001460:	b25b      	sxtb	r3, r3
	spi_read_reg.Tx = AD717X_COMM_REG_WEN | AD717X_COMM_REG_RD |
 8001462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001466:	b25b      	sxtb	r3, r3
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b29      	ldr	r3, [pc, #164]	@ (8001510 <AD717X_ReadRegister+0xfc>)
 800146c:	701a      	strb	r2, [r3, #0]
	Tx = spi_read_reg.Tx;
 800146e:	4b28      	ldr	r3, [pc, #160]	@ (8001510 <AD717X_ReadRegister+0xfc>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	spi_read_reg.pReg = pReg;
 8001476:	4a26      	ldr	r2, [pc, #152]	@ (8001510 <AD717X_ReadRegister+0xfc>)
 8001478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800147a:	6053      	str	r3, [r2, #4]
//	spi_read_reg.size = pReg->size;

	/* Read data from the device */

	if(device->mode == CONTINUOUS)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8001482:	2b00      	cmp	r3, #0
 8001484:	d103      	bne.n	800148e <AD717X_ReadRegister+0x7a>
		spi_status = READING;
 8001486:	4b23      	ldr	r3, [pc, #140]	@ (8001514 <AD717X_ReadRegister+0x100>)
 8001488:	2202      	movs	r2, #2
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	e03a      	b.n	8001504 <AD717X_ReadRegister+0xf0>
	else
	{
		HAL_SPI_Transmit(SPI, &Tx, 1, 100);
 800148e:	f107 012b 	add.w	r1, r7, #43	@ 0x2b
 8001492:	2364      	movs	r3, #100	@ 0x64
 8001494:	2201      	movs	r2, #1
 8001496:	4820      	ldr	r0, [pc, #128]	@ (8001518 <AD717X_ReadRegister+0x104>)
 8001498:	f003 fd5d 	bl	8004f56 <HAL_SPI_Transmit>
		HAL_SPI_Receive(SPI, Rx, pReg->size, 100);
 800149c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	f107 0120 	add.w	r1, r7, #32
 80014a6:	2364      	movs	r3, #100	@ 0x64
 80014a8:	481b      	ldr	r0, [pc, #108]	@ (8001518 <AD717X_ReadRegister+0x104>)
 80014aa:	f003 fe98 	bl	80051de <HAL_SPI_Receive>
		pReg->value = 0;
 80014ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
		for(int i = 0; i < pReg->size; i++) {
 80014b4:	2300      	movs	r3, #0
 80014b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80014b8:	e011      	b.n	80014de <AD717X_ReadRegister+0xca>
			pReg->value <<= 8;
 80014ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	021a      	lsls	r2, r3, #8
 80014c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c2:	605a      	str	r2, [r3, #4]
			pReg->value += Rx[i];
 80014c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f107 0120 	add.w	r1, r7, #32
 80014cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014ce:	440a      	add	r2, r1
 80014d0:	7812      	ldrb	r2, [r2, #0]
 80014d2:	441a      	add	r2, r3
 80014d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014d6:	605a      	str	r2, [r3, #4]
		for(int i = 0; i < pReg->size; i++) {
 80014d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014da:	3301      	adds	r3, #1
 80014dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80014de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014e4:	429a      	cmp	r2, r3
 80014e6:	dbe8      	blt.n	80014ba <AD717X_ReadRegister+0xa6>
		}
		char hexString[24];  // Buffer to store "0x" + 4 hex digits + null terminator
		sprintf(hexString, "{inf,\r\n0x%04x,end}\r\n", (unsigned int)pReg->value);  // Format as hex string with "0x" prefix
 80014e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	461a      	mov	r2, r3
 80014ee:	f107 0308 	add.w	r3, r7, #8
 80014f2:	490a      	ldr	r1, [pc, #40]	@ (800151c <AD717X_ReadRegister+0x108>)
 80014f4:	4618      	mov	r0, r3
 80014f6:	f007 f8e1 	bl	80086bc <siprintf>
		send_string(hexString);
 80014fa:	f107 0308 	add.w	r3, r7, #8
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 fd68 	bl	8001fd4 <send_string>
	*/
	/* Build the result */

//	}

	return ret;
 8001504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8001506:	4618      	mov	r0, r3
 8001508:	3738      	adds	r7, #56	@ 0x38
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2001e650 	.word	0x2001e650
 8001514:	2001e64c 	.word	0x2001e64c
 8001518:	2000048c 	.word	0x2000048c
 800151c:	0800a830 	.word	0x0800a830

08001520 <AD717X_WriteRegister>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_WriteRegister(ad717x_dev *device,
			     uint8_t addr)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b088      	sub	sp, #32
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	460b      	mov	r3, r1
 800152a:	70fb      	strb	r3, [r7, #3]
	int32_t ret      = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
	int32_t regValue = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
	uint8_t wrBuf[8] = {0, 0, 0, 0, 0, 0, 0, 0};
 8001534:	4a32      	ldr	r2, [pc, #200]	@ (8001600 <AD717X_WriteRegister+0xe0>)
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800153e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t i        = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	76fb      	strb	r3, [r7, #27]
//	uint8_t crc8     = 0;
	ad717x_st_reg *preg;

	if(!device)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <AD717X_WriteRegister+0x32>
		return INVALID_VAL;
 800154c:	f04f 33ff 	mov.w	r3, #4294967295
 8001550:	e051      	b.n	80015f6 <AD717X_WriteRegister+0xd6>

	preg = AD717X_GetReg(device, addr);
 8001552:	78fb      	ldrb	r3, [r7, #3]
 8001554:	4619      	mov	r1, r3
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff ff22 	bl	80013a0 <AD717X_GetReg>
 800155c:	6138      	str	r0, [r7, #16]
	if (!preg)
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <AD717X_WriteRegister+0x4a>
		return INVALID_VAL;
 8001564:	f04f 33ff 	mov.w	r3, #4294967295
 8001568:	e045      	b.n	80015f6 <AD717X_WriteRegister+0xd6>

	/* Build the Command word */
	wrBuf[0] = AD717X_COMM_REG_WEN | AD717X_COMM_REG_WR |
		   AD717X_COMM_REG_RA(preg->addr);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	681b      	ldr	r3, [r3, #0]
	wrBuf[0] = AD717X_COMM_REG_WEN | AD717X_COMM_REG_WR |
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001574:	b2db      	uxtb	r3, r3
 8001576:	723b      	strb	r3, [r7, #8]

	/* Fill the write buffer */
	regValue = preg->value;
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < preg->size; i++) {
 800157e:	2300      	movs	r3, #0
 8001580:	76fb      	strb	r3, [r7, #27]
 8001582:	e00f      	b.n	80015a4 <AD717X_WriteRegister+0x84>
		wrBuf[preg->size - i] = regValue & 0xFF;
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	7efb      	ldrb	r3, [r7, #27]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	69fa      	ldr	r2, [r7, #28]
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	3320      	adds	r3, #32
 8001592:	443b      	add	r3, r7
 8001594:	f803 2c18 	strb.w	r2, [r3, #-24]
		regValue >>= 8;
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	121b      	asrs	r3, r3, #8
 800159c:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < preg->size; i++) {
 800159e:	7efb      	ldrb	r3, [r7, #27]
 80015a0:	3301      	adds	r3, #1
 80015a2:	76fb      	strb	r3, [r7, #27]
 80015a4:	7efa      	ldrb	r2, [r7, #27]
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	dbea      	blt.n	8001584 <AD717X_WriteRegister+0x64>
	/* Write data to the device */
//	ret = no_os_spi_write_and_read(device->spi_desc,
//				       wrBuf,
//				       (device->useCRC != AD717X_DISABLE) ?
//				       preg->size + 2 : preg->size + 1);
	memcpy(spi_write_reg.Tx, wrBuf, 8);
 80015ae:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <AD717X_WriteRegister+0xe4>)
 80015b0:	461a      	mov	r2, r3
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015ba:	e882 0003 	stmia.w	r2, {r0, r1}
	spi_write_reg.pReg = preg;
 80015be:	4a11      	ldr	r2, [pc, #68]	@ (8001604 <AD717X_WriteRegister+0xe4>)
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	60d3      	str	r3, [r2, #12]
//			ret = (int) HAL_SPI_Transmit(SPI, wrBuf, preg->size + 1, 100);
//
//		}
//
//	}
	if(device->mode == CONTINUOUS)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d103      	bne.n	80015d6 <AD717X_WriteRegister+0xb6>
		spi_status = WRITING;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <AD717X_WriteRegister+0xe8>)
 80015d0:	2203      	movs	r2, #3
 80015d2:	701a      	strb	r2, [r3, #0]
 80015d4:	e00c      	b.n	80015f0 <AD717X_WriteRegister+0xd0>
	else
	{
		ret = (int) HAL_SPI_Transmit(SPI, wrBuf, preg->size + 1, 100);
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	b29b      	uxth	r3, r3
 80015dc:	3301      	adds	r3, #1
 80015de:	b29a      	uxth	r2, r3
 80015e0:	f107 0108 	add.w	r1, r7, #8
 80015e4:	2364      	movs	r3, #100	@ 0x64
 80015e6:	4809      	ldr	r0, [pc, #36]	@ (800160c <AD717X_WriteRegister+0xec>)
 80015e8:	f003 fcb5 	bl	8004f56 <HAL_SPI_Transmit>
 80015ec:	4603      	mov	r3, r0
 80015ee:	617b      	str	r3, [r7, #20]
	}
//	ret = (int) HAL_SPI_Transmit(SPI, wrBuf, preg->size + 1, 100);
	ret = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
	return ret;
 80015f4:	697b      	ldr	r3, [r7, #20]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	0800a848 	.word	0x0800a848
 8001604:	2001e658 	.word	0x2001e658
 8001608:	2001e64c 	.word	0x2001e64c
 800160c:	2000048c 	.word	0x2000048c

08001610 <AD717X_Reset>:
* @param device - The handler of the instance of the driver.
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_Reset(ad717x_dev *device)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	int32_t ret = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
	uint8_t wrBuf[8] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
 800161c:	4a0c      	ldr	r2, [pc, #48]	@ (8001650 <AD717X_Reset+0x40>)
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001626:	e883 0003 	stmia.w	r3, {r0, r1}

	if(!device)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <AD717X_Reset+0x26>
		return INVALID_VAL;
 8001630:	f04f 33ff 	mov.w	r3, #4294967295
 8001634:	e007      	b.n	8001646 <AD717X_Reset+0x36>

//	ret = no_os_spi_write_and_read(device->spi_desc,
//				       wrBuf,
//				       8);
	HAL_SPI_Transmit(SPI, wrBuf, 8, 100);
 8001636:	f107 010c 	add.w	r1, r7, #12
 800163a:	2364      	movs	r3, #100	@ 0x64
 800163c:	2208      	movs	r2, #8
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <AD717X_Reset+0x44>)
 8001640:	f003 fc89 	bl	8004f56 <HAL_SPI_Transmit>
	return ret;
 8001644:	697b      	ldr	r3, [r7, #20]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	0800a850 	.word	0x0800a850
 8001654:	2000048c 	.word	0x2000048c

08001658 <AD717X_ComputeDataregSize>:
* @param device - The handler of the instance of the driver.
*
* @return 0in case of success or negative code in case of failure.
*******************************************************************************/
int32_t AD717X_ComputeDataregSize(ad717x_dev *device)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	ad717x_st_reg *reg_ptr;
	ad717x_st_reg *datareg_ptr;
	uint16_t case_var;

	/* Get interface mode register pointer */
	reg_ptr = AD717X_GetReg(device, AD717X_IFMODE_REG);
 8001660:	2102      	movs	r1, #2
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff fe9c 	bl	80013a0 <AD717X_GetReg>
 8001668:	6178      	str	r0, [r7, #20]
	/* Get data register pointer */
	datareg_ptr = AD717X_GetReg(device, AD717X_DATA_REG);
 800166a:	2104      	movs	r1, #4
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff fe97 	bl	80013a0 <AD717X_GetReg>
 8001672:	6138      	str	r0, [r7, #16]
	case_var = reg_ptr->value & (AD717X_IFMODE_REG_DATA_STAT |
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	b29b      	uxth	r3, r3
 800167a:	f003 0341 	and.w	r3, r3, #65	@ 0x41
 800167e:	81fb      	strh	r3, [r7, #14]
				     AD717X_IFMODE_REG_DATA_WL16);

	/* Compute data register size */
	datareg_ptr->size = 3;
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	2203      	movs	r2, #3
 8001684:	609a      	str	r2, [r3, #8]
	if ((case_var & AD717X_IFMODE_REG_DATA_WL16) == AD717X_IFMODE_REG_DATA_WL16)
 8001686:	89fb      	ldrh	r3, [r7, #14]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	2b00      	cmp	r3, #0
 800168e:	d004      	beq.n	800169a <AD717X_ComputeDataregSize+0x42>
		datareg_ptr->size--;
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	1e5a      	subs	r2, r3, #1
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	609a      	str	r2, [r3, #8]
	if ((case_var & AD717X_IFMODE_REG_DATA_STAT) == AD717X_IFMODE_REG_DATA_STAT)
 800169a:	89fb      	ldrh	r3, [r7, #14]
 800169c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d004      	beq.n	80016ae <AD717X_ComputeDataregSize+0x56>
		datareg_ptr->size++;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	1c5a      	adds	r2, r3, #1
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	609a      	str	r2, [r3, #8]

	/* Get ID register pointer */
	reg_ptr = AD717X_GetReg(device, AD717X_ID_REG);
 80016ae:	2107      	movs	r1, #7
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff fe75 	bl	80013a0 <AD717X_GetReg>
 80016b6:	6178      	str	r0, [r7, #20]

	/* If the part is 32/24 bit wide add a byte to the read */
	if((reg_ptr->value & AD717X_ID_REG_MASK) == AD7177_2_ID_REG_VALUE)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80016c0:	4013      	ands	r3, r2
 80016c2:	f644 72d0 	movw	r2, #20432	@ 0x4fd0
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d104      	bne.n	80016d4 <AD717X_ComputeDataregSize+0x7c>
		datareg_ptr->size++;
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	1c5a      	adds	r2, r3, #1
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	609a      	str	r2, [r3, #8]

	return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <ad717x_configure_device_odr>:
 * @return 0 in case of success, negative error code otherwise
 */
int32_t ad717x_configure_device_odr(ad717x_dev *dev,
				    uint8_t filtcon_id,
				    uint8_t odr_sel)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	70fb      	strb	r3, [r7, #3]
 80016ec:	4613      	mov	r3, r2
 80016ee:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *filtcon_reg;
	int32_t ret;

	/* Retrieve the FILTCON register */
	filtcon_reg = AD717X_GetReg(dev,
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	3328      	adds	r3, #40	@ 0x28
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4619      	mov	r1, r3
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff fe51 	bl	80013a0 <AD717X_GetReg>
 80016fe:	60f8      	str	r0, [r7, #12]
				    AD717X_FILTCON0_REG + filtcon_id);
	if (!filtcon_reg) {
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <ad717x_configure_device_odr+0x2a>
		return -EINVAL;
 8001706:	4b11      	ldr	r3, [pc, #68]	@ (800174c <ad717x_configure_device_odr+0x6c>)
 8001708:	e01b      	b.n	8001742 <ad717x_configure_device_odr+0x62>
	}

	/* Clear the ODR bits, configure the requested ODR */
	filtcon_reg->value &= ~(AD717x_ODR_MSK);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f023 021f 	bic.w	r2, r3, #31
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	605a      	str	r2, [r3, #4]
	filtcon_reg->value |= AD717X_FILT_CONF_REG_ODR(odr_sel);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	78bb      	ldrb	r3, [r7, #2]
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	431a      	orrs	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	605a      	str	r2, [r3, #4]

	ret = AD717X_WriteRegister(dev, AD717X_FILTCON0_REG + filtcon_id);
 8001726:	78fb      	ldrb	r3, [r7, #3]
 8001728:	3328      	adds	r3, #40	@ 0x28
 800172a:	b2db      	uxtb	r3, r3
 800172c:	4619      	mov	r1, r3
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff fef6 	bl	8001520 <AD717X_WriteRegister>
 8001734:	60b8      	str	r0, [r7, #8]
	if (ret) {
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <ad717x_configure_device_odr+0x60>
		return ret;
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	e000      	b.n	8001742 <ad717x_configure_device_odr+0x62>
	}

	return 0;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	ffffd929 	.word	0xffffd929

08001750 <AD717X_Init>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_Init(ad717x_dev **device,
		    ad717x_init_param init_param)
{
 8001750:	b084      	sub	sp, #16
 8001752:	b580      	push	{r7, lr}
 8001754:	b086      	sub	sp, #24
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800175e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t ret;
	ad717x_st_reg *preg;
	uint8_t setup_index;
	uint8_t ch_index;

	dev = (ad717x_dev *)malloc(sizeof(*dev));
 8001762:	20bc      	movs	r0, #188	@ 0xbc
 8001764:	f006 f95a 	bl	8007a1c <malloc>
 8001768:	4603      	mov	r3, r0
 800176a:	613b      	str	r3, [r7, #16]
	if (!dev)
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d102      	bne.n	8001778 <AD717X_Init+0x28>
		return -1;
 8001772:	f04f 33ff 	mov.w	r3, #4294967295
 8001776:	e07d      	b.n	8001874 <AD717X_Init+0x124>

	dev->regs = init_param.regs;
 8001778:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	605a      	str	r2, [r3, #4]
	dev->num_regs = init_param.num_regs;
 800177e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	721a      	strb	r2, [r3, #8]
//	ret = no_os_spi_init(&dev->spi_desc, &init_param.spi_init);
//	if (ret < 0)
//		return ret;

	/*  Reset the device interface.*/
	ret = AD717X_Reset(dev);
 8001786:	6938      	ldr	r0, [r7, #16]
 8001788:	f7ff ff42 	bl	8001610 <AD717X_Reset>
 800178c:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	da01      	bge.n	8001798 <AD717X_Init+0x48>
		return ret;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	e06d      	b.n	8001874 <AD717X_Init+0x124>

	/* Initialize ADC mode register. */
//	ret = AD717X_WriteRegister(dev, AD717X_ADCMODE_REG);
	if(ret < 0)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2b00      	cmp	r3, #0
 800179c:	da01      	bge.n	80017a2 <AD717X_Init+0x52>
		return ret;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	e068      	b.n	8001874 <AD717X_Init+0x124>

	/* Initialize Interface mode register. */
//	ret = AD717X_WriteRegister(dev, AD717X_IFMODE_REG);
	if(ret < 0)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	da01      	bge.n	80017ac <AD717X_Init+0x5c>
		return ret;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	e063      	b.n	8001874 <AD717X_Init+0x124>

	/* Get CRC State */
//	ret = AD717X_UpdateCRCSetting(dev);
	if(ret < 0)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	da01      	bge.n	80017b6 <AD717X_Init+0x66>
		return ret;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	e05e      	b.n	8001874 <AD717X_Init+0x124>

	/* Initialize registers AD717X_GPIOCON_REG through AD717X_OFFSET0_REG */
	preg = AD717X_GetReg(dev, AD717X_GPIOCON_REG);
 80017b6:	2106      	movs	r1, #6
 80017b8:	6938      	ldr	r0, [r7, #16]
 80017ba:	f7ff fdf1 	bl	80013a0 <AD717X_GetReg>
 80017be:	60b8      	str	r0, [r7, #8]
	if (!preg)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d102      	bne.n	80017cc <AD717X_Init+0x7c>
		return INVALID_VAL;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	e053      	b.n	8001874 <AD717X_Init+0x124>
//			break;
//		preg ++;
//	}

	/* Read ID register to identify the part */
	ret = AD717X_ReadRegister(dev, AD717X_ID_REG);
 80017cc:	2107      	movs	r1, #7
 80017ce:	6938      	ldr	r0, [r7, #16]
 80017d0:	f7ff fe20 	bl	8001414 <AD717X_ReadRegister>
 80017d4:	60f8      	str	r0, [r7, #12]
	if(ret < 0)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	da01      	bge.n	80017e0 <AD717X_Init+0x90>
		return ret;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	e049      	b.n	8001874 <AD717X_Init+0x124>
	dev->active_device = init_param.active_device;
 80017e0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	729a      	strb	r2, [r3, #10]
	dev->num_channels = init_param.num_channels;
 80017e8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	731a      	strb	r2, [r3, #12]

	for (setup_index = 0; setup_index < init_param.num_setups; setup_index++) {
 80017f0:	2300      	movs	r3, #0
 80017f2:	75fb      	strb	r3, [r7, #23]
 80017f4:	e016      	b.n	8001824 <AD717X_Init+0xd4>
		/* Set Polarity */
//		ret = ad717x_set_polarity(dev, init_param.setups[setup_index].bi_unipolar,
//					  setup_index);
		if (ret < 0)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	da01      	bge.n	8001800 <AD717X_Init+0xb0>
			return ret;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	e039      	b.n	8001874 <AD717X_Init+0x124>

		/* Select the reference source */
//		ret = ad717x_set_reference_source(dev,
//						  init_param.setups[setup_index].ref_source, setup_index);
		if (ret < 0)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	da01      	bge.n	800180a <AD717X_Init+0xba>
			return ret;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	e034      	b.n	8001874 <AD717X_Init+0x124>
		/* Enable reference and input buffers */
//		ret = ad717x_enable_input_buffer(dev,
//						 init_param.setups[setup_index].input_buff,
//						 init_param.setups[setup_index].ref_buff,
//						 setup_index);
		if (ret < 0)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2b00      	cmp	r3, #0
 800180e:	da01      	bge.n	8001814 <AD717X_Init+0xc4>
			return ret;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	e02f      	b.n	8001874 <AD717X_Init+0x124>

//		ret = ad717x_configure_device_odr(dev, setup_index,
//						  init_param.filter_configuration[setup_index].odr);
		if (ret < 0)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	da01      	bge.n	800181e <AD717X_Init+0xce>
			return ret;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	e02a      	b.n	8001874 <AD717X_Init+0x124>
	for (setup_index = 0; setup_index < init_param.num_setups; setup_index++) {
 800181e:	7dfb      	ldrb	r3, [r7, #23]
 8001820:	3301      	adds	r3, #1
 8001822:	75fb      	strb	r3, [r7, #23]
 8001824:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001828:	7dfa      	ldrb	r2, [r7, #23]
 800182a:	429a      	cmp	r2, r3
 800182c:	d3e3      	bcc.n	80017f6 <AD717X_Init+0xa6>
	}

	/* Set Conversion Mode */
//	ret = ad717x_set_adc_mode(dev, init_param.mode);
	if (ret < 0)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2b00      	cmp	r3, #0
 8001832:	da01      	bge.n	8001838 <AD717X_Init+0xe8>
		return ret;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	e01d      	b.n	8001874 <AD717X_Init+0x124>

	/*  Connect Analog Inputs, Assign Setup, Disable all channels */
	for (ch_index = 0; ch_index < init_param.num_channels; ch_index++) {
 8001838:	2300      	movs	r3, #0
 800183a:	75bb      	strb	r3, [r7, #22]
 800183c:	e011      	b.n	8001862 <AD717X_Init+0x112>
//		ret = ad717x_connect_analog_input(dev, ch_index,
//						  init_param.chan_map[ch_index].analog_inputs);
		if (ret < 0)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2b00      	cmp	r3, #0
 8001842:	da01      	bge.n	8001848 <AD717X_Init+0xf8>
			return ret;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	e015      	b.n	8001874 <AD717X_Init+0x124>

//		ret = ad717x_assign_setup(dev, ch_index,
//					  init_param.chan_map[ch_index].setup_sel);
		if (ret < 0)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2b00      	cmp	r3, #0
 800184c:	da01      	bge.n	8001852 <AD717X_Init+0x102>
			return ret;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	e010      	b.n	8001874 <AD717X_Init+0x124>

//		ret = ad717x_set_channel_status(dev,ch_index,
//						init_param.chan_map[ch_index].channel_enable);
		if (ret < 0)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2b00      	cmp	r3, #0
 8001856:	da01      	bge.n	800185c <AD717X_Init+0x10c>
			return ret;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	e00b      	b.n	8001874 <AD717X_Init+0x124>
	for (ch_index = 0; ch_index < init_param.num_channels; ch_index++) {
 800185c:	7dbb      	ldrb	r3, [r7, #22]
 800185e:	3301      	adds	r3, #1
 8001860:	75bb      	strb	r3, [r7, #22]
 8001862:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001866:	7dba      	ldrb	r2, [r7, #22]
 8001868:	429a      	cmp	r2, r3
 800186a:	d3e8      	bcc.n	800183e <AD717X_Init+0xee>
	}
	*device = dev;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	601a      	str	r2, [r3, #0]

	return ret;
 8001872:	68fb      	ldr	r3, [r7, #12]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800187e:	b004      	add	sp, #16
 8001880:	4770      	bx	lr
	...

08001884 <ad717x_set_clock>:

	return ret;
}

void ad717x_set_clock(ad717x_dev *dev, uint32_t clcck_sel)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
	ad717x_st_reg *pReg = AD717X_GetReg(dev, AD717X_ADCMODE_REG);
 800188e:	2101      	movs	r1, #1
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff fd85 	bl	80013a0 <AD717X_GetReg>
 8001896:	60f8      	str	r0, [r7, #12]

	pReg->value |= AD717X_ADCMODE_REG_CLKSEL(clcck_sel);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	461a      	mov	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	f003 030c 	and.w	r3, r3, #12
 80018a6:	4313      	orrs	r3, r2
 80018a8:	461a      	mov	r2, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	605a      	str	r2, [r3, #4]
	spi_write_reg.value = AD717X_ADCMODE_REG_CLKSEL(clcck_sel);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	f003 030c 	and.w	r3, r3, #12
 80018b6:	4a05      	ldr	r2, [pc, #20]	@ (80018cc <ad717x_set_clock+0x48>)
 80018b8:	6093      	str	r3, [r2, #8]
	AD717X_WriteRegister(dev, AD717X_ADCMODE_REG);
 80018ba:	2101      	movs	r1, #1
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff fe2f 	bl	8001520 <AD717X_WriteRegister>
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	2001e658 	.word	0x2001e658

080018d0 <ad717x_set_data_stat>:

void ad717x_set_data_stat(ad717x_dev *dev, bool stat)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	460b      	mov	r3, r1
 80018da:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *reg_ptr;
//	ad717x_st_reg *datareg_ptr;
	/* Get interface mode register pointer */
	reg_ptr = AD717X_GetReg(dev, AD717X_IFMODE_REG);
 80018dc:	2102      	movs	r1, #2
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff fd5e 	bl	80013a0 <AD717X_GetReg>
 80018e4:	60f8      	str	r0, [r7, #12]
	/* Get data register pointer */
//	datareg_ptr = AD717X_GetReg(device, AD717X_DATA_REG);
	if(stat)
 80018e6:	78fb      	ldrb	r3, [r7, #3]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d006      	beq.n	80018fa <ad717x_set_data_stat+0x2a>
		reg_ptr->value |= AD717X_IFMODE_REG_DATA_STAT;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	e005      	b.n	8001906 <ad717x_set_data_stat+0x36>
	else
		reg_ptr->value &= ~(AD717X_IFMODE_REG_DATA_STAT);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	605a      	str	r2, [r3, #4]
	AD717X_WriteRegister(dev, AD717X_IFMODE_REG);
 8001906:	2102      	movs	r1, #2
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff fe09 	bl	8001520 <AD717X_WriteRegister>
	AD717X_ComputeDataregSize(dev);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff fea2 	bl	8001658 <AD717X_ComputeDataregSize>

}
 8001914:	bf00      	nop
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <adc_window>:
#include "ad717x.h"

void send_adc_data();

void adc_window()
{
 800191c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001920:	b08a      	sub	sp, #40	@ 0x28
 8001922:	af00      	add	r7, sp, #0
	uint64_t pos = 0 , tq = 0;
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	f04f 0300 	mov.w	r3, #0
 800192c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001930:	f04f 0200 	mov.w	r2, #0
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int i = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
	for(i = 0; i < window_buff_idx/2; i++)
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
 8001944:	e020      	b.n	8001988 <adc_window+0x6c>
	{
		pos += pos_window[i];
 8001946:	4a47      	ldr	r2, [pc, #284]	@ (8001a64 <adc_window+0x148>)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194e:	2200      	movs	r2, #0
 8001950:	4618      	mov	r0, r3
 8001952:	4611      	mov	r1, r2
 8001954:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001958:	eb12 0800 	adds.w	r8, r2, r0
 800195c:	eb43 0901 	adc.w	r9, r3, r1
 8001960:	e9c7 8908 	strd	r8, r9, [r7, #32]
		tq += tq_window[i];
 8001964:	4a40      	ldr	r2, [pc, #256]	@ (8001a68 <adc_window+0x14c>)
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196c:	2200      	movs	r2, #0
 800196e:	461c      	mov	r4, r3
 8001970:	4615      	mov	r5, r2
 8001972:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001976:	eb12 0a04 	adds.w	sl, r2, r4
 800197a:	eb43 0b05 	adc.w	fp, r3, r5
 800197e:	e9c7 ab06 	strd	sl, fp, [r7, #24]
	for(i = 0; i < window_buff_idx/2; i++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	4b38      	ldr	r3, [pc, #224]	@ (8001a6c <adc_window+0x150>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	b29b      	uxth	r3, r3
 800198e:	085b      	lsrs	r3, r3, #1
 8001990:	b29b      	uxth	r3, r3
 8001992:	461a      	mov	r2, r3
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	4293      	cmp	r3, r2
 8001998:	dbd5      	blt.n	8001946 <adc_window+0x2a>
	// if there is one data mismatch between pos and tq, add the latest data to window, but because in next window, the other one may be once more, I let it go for now ...
//	if(window_buff_idx % 2 == 1)
//	{
//		pos += pos_window[i];
//	}
	pos_time_buff[adc_buff_idx] = TIM.Instance->CNT;
 800199a:	4b35      	ldr	r3, [pc, #212]	@ (8001a70 <adc_window+0x154>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a35      	ldr	r2, [pc, #212]	@ (8001a74 <adc_window+0x158>)
 80019a0:	8812      	ldrh	r2, [r2, #0]
 80019a2:	b292      	uxth	r2, r2
 80019a4:	4611      	mov	r1, r2
 80019a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a8:	4a33      	ldr	r2, [pc, #204]	@ (8001a78 <adc_window+0x15c>)
 80019aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	pos_buff[adc_buff_idx] = pos / i; // copy mean of pos window to pos_buff
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	17da      	asrs	r2, r3, #31
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	60fa      	str	r2, [r7, #12]
 80019b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019ba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80019be:	f7ff f923 	bl	8000c08 <__aeabi_uldivmod>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4610      	mov	r0, r2
 80019c8:	4619      	mov	r1, r3
 80019ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001a74 <adc_window+0x158>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	461a      	mov	r2, r3
 80019d2:	4601      	mov	r1, r0
 80019d4:	4b29      	ldr	r3, [pc, #164]	@ (8001a7c <adc_window+0x160>)
 80019d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	tq_buff[adc_buff_idx] = tq / i; // copy mean of tq window to tq_buff
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	17da      	asrs	r2, r3, #31
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	607a      	str	r2, [r7, #4]
 80019e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019ea:	f7ff f90d 	bl	8000c08 <__aeabi_uldivmod>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <adc_window+0x158>)
 80019f8:	881b      	ldrh	r3, [r3, #0]
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	461a      	mov	r2, r3
 80019fe:	4601      	mov	r1, r0
 8001a00:	4b1f      	ldr	r3, [pc, #124]	@ (8001a80 <adc_window+0x164>)
 8001a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	adc_buff_idx++;
 8001a06:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <adc_window+0x158>)
 8001a08:	881b      	ldrh	r3, [r3, #0]
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <adc_window+0x158>)
 8001a12:	801a      	strh	r2, [r3, #0]
	window_buff_idx = 0;
 8001a14:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <adc_window+0x150>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	801a      	strh	r2, [r3, #0]
	if(adc_buff_idx >= ADC_BUFFER_SIZE)
 8001a1a:	4b16      	ldr	r3, [pc, #88]	@ (8001a74 <adc_window+0x158>)
 8001a1c:	881b      	ldrh	r3, [r3, #0]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	2b31      	cmp	r3, #49	@ 0x31
 8001a22:	d919      	bls.n	8001a58 <adc_window+0x13c>
	{
		send_adc_data();
 8001a24:	f000 f868 	bl	8001af8 <send_adc_data>
		adc_buff_idx = 0;
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <adc_window+0x158>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	801a      	strh	r2, [r3, #0]

		if(DAC_last_bulk)
 8001a2e:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <adc_window+0x168>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00f      	beq.n	8001a58 <adc_window+0x13c>
		{
			DAC_idx = 0;
 8001a38:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <adc_window+0x16c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	801a      	strh	r2, [r3, #0]
			DAC_EN = 0;
 8001a3e:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <adc_window+0x170>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
			DAC_last_bulk = 0;
 8001a44:	4b0f      	ldr	r3, [pc, #60]	@ (8001a84 <adc_window+0x168>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
			delay_us(10000); // wait 10 ms
 8001a4a:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001a4e:	f001 f8eb 	bl	8002c28 <delay_us>
			send_string("{cmd,\r\nend_pattern,end}\r\n");
 8001a52:	480f      	ldr	r0, [pc, #60]	@ (8001a90 <adc_window+0x174>)
 8001a54:	f000 fabe 	bl	8001fd4 <send_string>
		}
//		TIM.Instance->CNT = 0;
	}
}
 8001a58:	bf00      	nop
 8001a5a:	3728      	adds	r7, #40	@ 0x28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a62:	bf00      	nop
 8001a64:	20000f94 	.word	0x20000f94
 8001a68:	20000fbc 	.word	0x20000fbc
 8001a6c:	20001176 	.word	0x20001176
 8001a70:	2000053c 	.word	0x2000053c
 8001a74:	20001174 	.word	0x20001174
 8001a78:	20000e04 	.word	0x20000e04
 8001a7c:	20000ecc 	.word	0x20000ecc
 8001a80:	200010ac 	.word	0x200010ac
 8001a84:	2001e645 	.word	0x2001e645
 8001a88:	2001e642 	.word	0x2001e642
 8001a8c:	2001e644 	.word	0x2001e644
 8001a90:	0800a858 	.word	0x0800a858

08001a94 <adc_to_buf>:

void adc_to_buf(uint32_t new_val)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]

	if(adc_channel_offset == 0)
 8001a9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ae8 <adc_to_buf+0x54>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d10a      	bne.n	8001aba <adc_to_buf+0x26>
	{
//		pos_time_buff[adc_buff_idx / 2] = TIM.Instance->CNT;
//		pos_buff[adc_buff_idx / 2] = new_val;
		pos_window[window_buff_idx / 2] = new_val;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <adc_to_buf+0x58>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	085b      	lsrs	r3, r3, #1
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4a0f      	ldr	r2, [pc, #60]	@ (8001af0 <adc_to_buf+0x5c>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001ab8:	e009      	b.n	8001ace <adc_to_buf+0x3a>
	}
	else
	{
//		tq_time_buff[adc_buff_idx / 2] = TIM.Instance->CNT;
//		tq_buff[adc_buff_idx / 2] = new_val;
		tq_window[window_buff_idx / 2] = new_val;
 8001aba:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <adc_to_buf+0x58>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	085b      	lsrs	r3, r3, #1
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	@ (8001af4 <adc_to_buf+0x60>)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}
	window_buff_idx++;
 8001ace:	4b07      	ldr	r3, [pc, #28]	@ (8001aec <adc_to_buf+0x58>)
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	4b04      	ldr	r3, [pc, #16]	@ (8001aec <adc_to_buf+0x58>)
 8001ada:	801a      	strh	r2, [r3, #0]
//	{
//		send_adc_data();
//		adc_buff_idx = 0;
////		TIM.Instance->CNT = 0;
//	}
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	20001178 	.word	0x20001178
 8001aec:	20001176 	.word	0x20001176
 8001af0:	20000f94 	.word	0x20000f94
 8001af4:	20000fbc 	.word	0x20000fbc

08001af8 <send_adc_data>:

void send_adc_data()
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
	int array_length = sizeof(uint32_t) * ADC_BUFFER_SIZE;
 8001afe:	23c8      	movs	r3, #200	@ 0xc8
 8001b00:	607b      	str	r3, [r7, #4]

	sprintf((char*)tx_buffer, "{fdb,\r\n");
 8001b02:	4920      	ldr	r1, [pc, #128]	@ (8001b84 <send_adc_data+0x8c>)
 8001b04:	4820      	ldr	r0, [pc, #128]	@ (8001b88 <send_adc_data+0x90>)
 8001b06:	f006 fdd9 	bl	80086bc <siprintf>
	memcpy(tx_buffer + 7, (uint8_t*) pos_time_buff, array_length);
 8001b0a:	4820      	ldr	r0, [pc, #128]	@ (8001b8c <send_adc_data+0x94>)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	491f      	ldr	r1, [pc, #124]	@ (8001b90 <send_adc_data+0x98>)
 8001b12:	f006 fefc 	bl	800890e <memcpy>
	memcpy(tx_buffer + 7 + array_length, (uint8_t*) pos_buff, array_length);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3307      	adds	r3, #7
 8001b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001b88 <send_adc_data+0x90>)
 8001b1c:	4413      	add	r3, r2
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	491c      	ldr	r1, [pc, #112]	@ (8001b94 <send_adc_data+0x9c>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f006 fef3 	bl	800890e <memcpy>
	memcpy(tx_buffer + 7 + 2 * array_length, (uint8_t*) tq_time_buff, array_length);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	3307      	adds	r3, #7
 8001b2e:	4a16      	ldr	r2, [pc, #88]	@ (8001b88 <send_adc_data+0x90>)
 8001b30:	4413      	add	r3, r2
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	4918      	ldr	r1, [pc, #96]	@ (8001b98 <send_adc_data+0xa0>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f006 fee9 	bl	800890e <memcpy>
	memcpy(tx_buffer + 7 + 3 * array_length, (uint8_t*) tq_buff, array_length);
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	3307      	adds	r3, #7
 8001b46:	4a10      	ldr	r2, [pc, #64]	@ (8001b88 <send_adc_data+0x90>)
 8001b48:	4413      	add	r3, r2
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	4913      	ldr	r1, [pc, #76]	@ (8001b9c <send_adc_data+0xa4>)
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f006 fedd 	bl	800890e <memcpy>
	sprintf((char*)tx_buffer+ 7 + 4 * array_length, ",end}\r\n");
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	3307      	adds	r3, #7
 8001b5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001b88 <send_adc_data+0x90>)
 8001b5c:	4413      	add	r3, r2
 8001b5e:	4910      	ldr	r1, [pc, #64]	@ (8001ba0 <send_adc_data+0xa8>)
 8001b60:	4618      	mov	r0, r3
 8001b62:	f006 fdab 	bl	80086bc <siprintf>

	HAL_UART_Transmit_DMA(PC_UART, tx_buffer, 4 * array_length + 14);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	330e      	adds	r3, #14
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	461a      	mov	r2, r3
 8001b74:	4904      	ldr	r1, [pc, #16]	@ (8001b88 <send_adc_data+0x90>)
 8001b76:	480b      	ldr	r0, [pc, #44]	@ (8001ba4 <send_adc_data+0xac>)
 8001b78:	f004 fcf0 	bl	800655c <HAL_UART_Transmit_DMA>

}
 8001b7c:	bf00      	nop
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	0800a874 	.word	0x0800a874
 8001b88:	20000ad4 	.word	0x20000ad4
 8001b8c:	20000adb 	.word	0x20000adb
 8001b90:	20000e04 	.word	0x20000e04
 8001b94:	20000ecc 	.word	0x20000ecc
 8001b98:	20000fe4 	.word	0x20000fe4
 8001b9c:	200010ac 	.word	0x200010ac
 8001ba0:	0800a87c 	.word	0x0800a87c
 8001ba4:	200005cc 	.word	0x200005cc

08001ba8 <adc_start>:
	}
	return receivedData;
}

void adc_start(int start)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	if(start)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00d      	beq.n	8001bd2 <adc_start+0x2a>
	{
		adc_buff_idx = 0;
 8001bb6:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <adc_start+0x58>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	801a      	strh	r2, [r3, #0]
		TIM.Instance->CNT = 0;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <adc_start+0x5c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	625a      	str	r2, [r3, #36]	@ 0x24
		spi_status = SENDING;
 8001bc4:	4b10      	ldr	r3, [pc, #64]	@ (8001c08 <adc_start+0x60>)
 8001bc6:	2206      	movs	r2, #6
 8001bc8:	701a      	strb	r2, [r3, #0]
		ADC_EN = 1;
 8001bca:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <adc_start+0x64>)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	701a      	strb	r2, [r3, #0]
		spi_status = IDLE;
		adc_sm = ADC_IDLE;
		ADC_EN = 0;
	}

}
 8001bd0:	e00f      	b.n	8001bf2 <adc_start+0x4a>
		adc_buff_idx = 0;
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c00 <adc_start+0x58>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	801a      	strh	r2, [r3, #0]
		TIM.Instance->CNT = 0;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <adc_start+0x5c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	625a      	str	r2, [r3, #36]	@ 0x24
		spi_status = IDLE;
 8001be0:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <adc_start+0x60>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
		adc_sm = ADC_IDLE;
 8001be6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c10 <adc_start+0x68>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
		ADC_EN = 0;
 8001bec:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <adc_start+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	20001174 	.word	0x20001174
 8001c04:	2000053c 	.word	0x2000053c
 8001c08:	2001e64c 	.word	0x2001e64c
 8001c0c:	2000117c 	.word	0x2000117c
 8001c10:	2001e64d 	.word	0x2001e64d

08001c14 <dac_read>:
#include "global.h"



uint32_t dac_read(uint8_t addr, int print)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b090      	sub	sp, #64	@ 0x40
 8001c18:	af02      	add	r7, sp, #8
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	6039      	str	r1, [r7, #0]
 8001c1e:	71fb      	strb	r3, [r7, #7]
	uint8_t Tx[3] = {addr,0,0};
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001c26:	2300      	movs	r3, #0
 8001c28:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint8_t Rx[3] = {0};
 8001c32:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf0 <dac_read+0xdc>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2102      	movs	r1, #2
 8001c42:	482c      	ldr	r0, [pc, #176]	@ (8001cf4 <dac_read+0xe0>)
 8001c44:	f002 fa94 	bl	8004170 <HAL_GPIO_WritePin>
	delay_us(1);
 8001c48:	2001      	movs	r0, #1
 8001c4a:	f000 ffed 	bl	8002c28 <delay_us>
	HAL_SPI_Transmit(DAC_SPI, Tx, 3, 100);
 8001c4e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001c52:	2364      	movs	r3, #100	@ 0x64
 8001c54:	2203      	movs	r2, #3
 8001c56:	4828      	ldr	r0, [pc, #160]	@ (8001cf8 <dac_read+0xe4>)
 8001c58:	f003 f97d 	bl	8004f56 <HAL_SPI_Transmit>
	delay_us(1);
 8001c5c:	2001      	movs	r0, #1
 8001c5e:	f000 ffe3 	bl	8002c28 <delay_us>
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 8001c62:	2201      	movs	r2, #1
 8001c64:	2102      	movs	r1, #2
 8001c66:	4823      	ldr	r0, [pc, #140]	@ (8001cf4 <dac_read+0xe0>)
 8001c68:	f002 fa82 	bl	8004170 <HAL_GPIO_WritePin>
	delay_us(1);
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	f000 ffdb 	bl	8002c28 <delay_us>
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_RESET);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2102      	movs	r1, #2
 8001c76:	481f      	ldr	r0, [pc, #124]	@ (8001cf4 <dac_read+0xe0>)
 8001c78:	f002 fa7a 	bl	8004170 <HAL_GPIO_WritePin>
	delay_us(1);
 8001c7c:	2001      	movs	r0, #1
 8001c7e:	f000 ffd3 	bl	8002c28 <delay_us>
	HAL_SPI_Receive(&hspi2, Rx, 3, 100);
 8001c82:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001c86:	2364      	movs	r3, #100	@ 0x64
 8001c88:	2203      	movs	r2, #3
 8001c8a:	481b      	ldr	r0, [pc, #108]	@ (8001cf8 <dac_read+0xe4>)
 8001c8c:	f003 faa7 	bl	80051de <HAL_SPI_Receive>
	delay_us(1);
 8001c90:	2001      	movs	r0, #1
 8001c92:	f000 ffc9 	bl	8002c28 <delay_us>
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 8001c96:	2201      	movs	r2, #1
 8001c98:	2102      	movs	r1, #2
 8001c9a:	4816      	ldr	r0, [pc, #88]	@ (8001cf4 <dac_read+0xe0>)
 8001c9c:	f002 fa68 	bl	8004170 <HAL_GPIO_WritePin>
	uint32_t reg_data = (Rx[0] << 16) | (Rx[1] << 8) | Rx[2];
 8001ca0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ca4:	041a      	lsls	r2, r3, #16
 8001ca6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	4313      	orrs	r3, r2
 8001cae:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	637b      	str	r3, [r7, #52]	@ 0x34
	if(print)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d013      	beq.n	8001ce4 <dac_read+0xd0>
	{
		char hexString[35];  // Buffer to store "0x" + 4 hex digits + null terminator
		sprintf(hexString, "{inf,\r\ndac,0x%02x%02x%02x,end}\r\n", Rx[0], Rx[1], Rx[2]);  // Format as hex string with "0x" prefix
 8001cbc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001ccc:	f107 0008 	add.w	r0, r7, #8
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4909      	ldr	r1, [pc, #36]	@ (8001cfc <dac_read+0xe8>)
 8001cd6:	f006 fcf1 	bl	80086bc <siprintf>
		send_string(hexString);
 8001cda:	f107 0308 	add.w	r3, r7, #8
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f000 f978 	bl	8001fd4 <send_string>
	}
	return reg_data;
 8001ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3738      	adds	r7, #56	@ 0x38
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	0800a8a8 	.word	0x0800a8a8
 8001cf4:	40020400 	.word	0x40020400
 8001cf8:	200004e4 	.word	0x200004e4
 8001cfc:	0800a884 	.word	0x0800a884

08001d00 <dac_write>:

void dac_write(uint8_t addr, uint16_t value)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	460a      	mov	r2, r1
 8001d0a:	71fb      	strb	r3, [r7, #7]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	80bb      	strh	r3, [r7, #4]
	uint8_t Tx[3] = {addr,(value & 0xFF00) >> 8, (value & 0x00FF) >> 0};
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	723b      	strb	r3, [r7, #8]
 8001d14:	88bb      	ldrh	r3, [r7, #4]
 8001d16:	0a1b      	lsrs	r3, r3, #8
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	727b      	strb	r3, [r7, #9]
 8001d1e:	88bb      	ldrh	r3, [r7, #4]
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	72bb      	strb	r3, [r7, #10]
	for(int i = 0; i < 1; i++)
 8001d24:	2300      	movs	r3, #0
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	e019      	b.n	8001d5e <dac_write+0x5e>
	{
		HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_RESET);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2102      	movs	r1, #2
 8001d2e:	4810      	ldr	r0, [pc, #64]	@ (8001d70 <dac_write+0x70>)
 8001d30:	f002 fa1e 	bl	8004170 <HAL_GPIO_WritePin>
		delay_us(1);
 8001d34:	2001      	movs	r0, #1
 8001d36:	f000 ff77 	bl	8002c28 <delay_us>
		HAL_SPI_Transmit(DAC_SPI, Tx, 3, 100);
 8001d3a:	f107 0108 	add.w	r1, r7, #8
 8001d3e:	2364      	movs	r3, #100	@ 0x64
 8001d40:	2203      	movs	r2, #3
 8001d42:	480c      	ldr	r0, [pc, #48]	@ (8001d74 <dac_write+0x74>)
 8001d44:	f003 f907 	bl	8004f56 <HAL_SPI_Transmit>
		delay_us(1);
 8001d48:	2001      	movs	r0, #1
 8001d4a:	f000 ff6d 	bl	8002c28 <delay_us>
		HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 8001d4e:	2201      	movs	r2, #1
 8001d50:	2102      	movs	r1, #2
 8001d52:	4807      	ldr	r0, [pc, #28]	@ (8001d70 <dac_write+0x70>)
 8001d54:	f002 fa0c 	bl	8004170 <HAL_GPIO_WritePin>
	for(int i = 0; i < 1; i++)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	dde2      	ble.n	8001d2a <dac_write+0x2a>
	}
}
 8001d64:	bf00      	nop
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40020400 	.word	0x40020400
 8001d74:	200004e4 	.word	0x200004e4

08001d78 <dac_update>:

void dac_update(float v)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t val = (uint16_t) (((v+10) / 20) * (1 << 16));
 8001d82:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d86:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001d8e:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8001d92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d96:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001dbc <dac_update+0x44>
 8001d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001da2:	ee17 3a90 	vmov	r3, s15
 8001da6:	81fb      	strh	r3, [r7, #14]
	dac_write(0x01, val);
 8001da8:	89fb      	ldrh	r3, [r7, #14]
 8001daa:	4619      	mov	r1, r3
 8001dac:	2001      	movs	r0, #1
 8001dae:	f7ff ffa7 	bl	8001d00 <dac_write>
}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	47800000 	.word	0x47800000

08001dc0 <dac_init>:

void dac_init(int num)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	//send full reset
	for(int i = 0; i < 3; i++)
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
 8001dcc:	e006      	b.n	8001ddc <dac_init+0x1c>
		dac_write(0x0f, 0x00);
 8001dce:	2100      	movs	r1, #0
 8001dd0:	200f      	movs	r0, #15
 8001dd2:	f7ff ff95 	bl	8001d00 <dac_write>
	for(int i = 0; i < 3; i++)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	ddf5      	ble.n	8001dce <dac_init+0xe>
	for(int i = 0; i < 3; i++)
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	e006      	b.n	8001df6 <dac_init+0x36>
		dac_write(0x04, 0x08); // Set Control Register to mid scale and -+10V so V_out = 0
 8001de8:	2108      	movs	r1, #8
 8001dea:	2004      	movs	r0, #4
 8001dec:	f7ff ff88 	bl	8001d00 <dac_write>
	for(int i = 0; i < 3; i++)
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	3301      	adds	r3, #1
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	ddf5      	ble.n	8001de8 <dac_init+0x28>
//		}
//
//	}


}
 8001dfc:	bf00      	nop
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <new_pattern>:

void new_pattern(uint16_t length, uint8_t* pattern_ptr)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08a      	sub	sp, #40	@ 0x28
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	6039      	str	r1, [r7, #0]
 8001e12:	80fb      	strh	r3, [r7, #6]
	adc_start(0);
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7ff fec7 	bl	8001ba8 <adc_start>
	DAC_EN = 0;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e84 <new_pattern+0x7c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	701a      	strb	r2, [r3, #0]
	DAC_idx = 0;
 8001e20:	4b19      	ldr	r3, [pc, #100]	@ (8001e88 <new_pattern+0x80>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	801a      	strh	r2, [r3, #0]
	DAC_length = length;
 8001e26:	4a19      	ldr	r2, [pc, #100]	@ (8001e8c <new_pattern+0x84>)
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	8013      	strh	r3, [r2, #0]
	memset(DAC_pattern, 0, DAC_PATTERN_SIZE);
 8001e2c:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001e30:	2100      	movs	r1, #0
 8001e32:	4817      	ldr	r0, [pc, #92]	@ (8001e90 <new_pattern+0x88>)
 8001e34:	f006 fca5 	bl	8008782 <memset>
	length = (length < DAC_BULK_SIZE) ? length : DAC_BULK_SIZE; // if length is more than BULK_SIZE, just copy the BULK
 8001e38:	88fb      	ldrh	r3, [r7, #6]
 8001e3a:	2bfa      	cmp	r3, #250	@ 0xfa
 8001e3c:	bf28      	it	cs
 8001e3e:	23fa      	movcs	r3, #250	@ 0xfa
 8001e40:	80fb      	strh	r3, [r7, #6]
	memcpy(DAC_pattern, pattern_ptr, length * sizeof(float));
 8001e42:	88fb      	ldrh	r3, [r7, #6]
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	461a      	mov	r2, r3
 8001e48:	6839      	ldr	r1, [r7, #0]
 8001e4a:	4811      	ldr	r0, [pc, #68]	@ (8001e90 <new_pattern+0x88>)
 8001e4c:	f006 fd5f 	bl	800890e <memcpy>
	DAC_idx += length;
 8001e50:	4b0d      	ldr	r3, [pc, #52]	@ (8001e88 <new_pattern+0x80>)
 8001e52:	881a      	ldrh	r2, [r3, #0]
 8001e54:	88fb      	ldrh	r3, [r7, #6]
 8001e56:	4413      	add	r3, r2
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e88 <new_pattern+0x80>)
 8001e5c:	801a      	strh	r2, [r3, #0]

//	send_string("{dac,\r\n");
	char message[30];
	sprintf(message, "{dac,\r\n%d,end}\r\n", DAC_idx);
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <new_pattern+0x80>)
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	461a      	mov	r2, r3
 8001e64:	f107 0308 	add.w	r3, r7, #8
 8001e68:	490a      	ldr	r1, [pc, #40]	@ (8001e94 <new_pattern+0x8c>)
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f006 fc26 	bl	80086bc <siprintf>
	send_string(message);
 8001e70:	f107 0308 	add.w	r3, r7, #8
 8001e74:	4618      	mov	r0, r3
 8001e76:	f000 f8ad 	bl	8001fd4 <send_string>
}
 8001e7a:	bf00      	nop
 8001e7c:	3728      	adds	r7, #40	@ 0x28
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	2001e644 	.word	0x2001e644
 8001e88:	2001e642 	.word	0x2001e642
 8001e8c:	2001e640 	.word	0x2001e640
 8001e90:	20001180 	.word	0x20001180
 8001e94:	0800a8ac 	.word	0x0800a8ac

08001e98 <bulk_pattern>:

void bulk_pattern(uint16_t length, uint8_t* pattern_ptr)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	@ 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	80fb      	strh	r3, [r7, #6]
	memcpy(DAC_pattern + DAC_idx, pattern_ptr, length * sizeof(float));
 8001ea4:	4b19      	ldr	r3, [pc, #100]	@ (8001f0c <bulk_pattern+0x74>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4a19      	ldr	r2, [pc, #100]	@ (8001f10 <bulk_pattern+0x78>)
 8001eac:	1898      	adds	r0, r3, r2
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	6839      	ldr	r1, [r7, #0]
 8001eb6:	f006 fd2a 	bl	800890e <memcpy>
	DAC_idx += length;
 8001eba:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <bulk_pattern+0x74>)
 8001ebc:	881a      	ldrh	r2, [r3, #0]
 8001ebe:	88fb      	ldrh	r3, [r7, #6]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <bulk_pattern+0x74>)
 8001ec6:	801a      	strh	r2, [r3, #0]

//	send_string("{dac,end}\r\n");
	char message[30];
	sprintf(message, "{dac,\r\n%d,end}\r\n", DAC_idx);
 8001ec8:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <bulk_pattern+0x74>)
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	f107 0308 	add.w	r3, r7, #8
 8001ed2:	4910      	ldr	r1, [pc, #64]	@ (8001f14 <bulk_pattern+0x7c>)
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f006 fbf1 	bl	80086bc <siprintf>
	send_string(message);
 8001eda:	f107 0308 	add.w	r3, r7, #8
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 f878 	bl	8001fd4 <send_string>
	if(DAC_idx >= DAC_length)
 8001ee4:	4b09      	ldr	r3, [pc, #36]	@ (8001f0c <bulk_pattern+0x74>)
 8001ee6:	881a      	ldrh	r2, [r3, #0]
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <bulk_pattern+0x80>)
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d308      	bcc.n	8001f02 <bulk_pattern+0x6a>
	{
		DAC_idx = 0;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <bulk_pattern+0x74>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	801a      	strh	r2, [r3, #0]
		DAC_EN = 1;
 8001ef6:	4b09      	ldr	r3, [pc, #36]	@ (8001f1c <bulk_pattern+0x84>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	701a      	strb	r2, [r3, #0]
		adc_start(1);
 8001efc:	2001      	movs	r0, #1
 8001efe:	f7ff fe53 	bl	8001ba8 <adc_start>
	}
}
 8001f02:	bf00      	nop
 8001f04:	3728      	adds	r7, #40	@ 0x28
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	2001e642 	.word	0x2001e642
 8001f10:	20001180 	.word	0x20001180
 8001f14:	0800a8ac 	.word	0x0800a8ac
 8001f18:	2001e640 	.word	0x2001e640
 8001f1c:	2001e644 	.word	0x2001e644

08001f20 <check_pattern>:
// Check if pattern loads correctly -> To-Do
void check_pattern()
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <check_command>:
extern struct spi_write spi_write_reg;

extern ad717x_dev *pad717x_dev;
//extern enum SPI_STATUS spi_status;
extern int check_command(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0

	if(strchr((char*)uart_buffer, ',') != NULL)
 8001f36:	212c      	movs	r1, #44	@ 0x2c
 8001f38:	4821      	ldr	r0, [pc, #132]	@ (8001fc0 <check_command+0x90>)
 8001f3a:	f006 fc2a 	bl	8008792 <strchr>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d022      	beq.n	8001f8a <check_command+0x5a>
	{
		char *command;
		char *endptr = strchr((char*)uart_buffer, ',');
 8001f44:	212c      	movs	r1, #44	@ 0x2c
 8001f46:	481e      	ldr	r0, [pc, #120]	@ (8001fc0 <check_command+0x90>)
 8001f48:	f006 fc23 	bl	8008792 <strchr>
 8001f4c:	60f8      	str	r0, [r7, #12]
		int length = endptr - (char*)uart_buffer;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4a1b      	ldr	r2, [pc, #108]	@ (8001fc0 <check_command+0x90>)
 8001f52:	1a9b      	subs	r3, r3, r2
 8001f54:	60bb      	str	r3, [r7, #8]
		command = (char*) malloc(length);
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f005 fd5f 	bl	8007a1c <malloc>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	607b      	str	r3, [r7, #4]
		strncpy(command, (char*) (uart_buffer+1), length);
 8001f62:	4918      	ldr	r1, [pc, #96]	@ (8001fc4 <check_command+0x94>)
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	461a      	mov	r2, r3
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f006 fc1f 	bl	80087ac <strncpy>
		command[length-1] = '\0';
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	3b01      	subs	r3, #1
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	2200      	movs	r2, #0
 8001f78:	701a      	strb	r2, [r3, #0]
		handle_command(command);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f858 	bl	8002030 <handle_command>
		free(command);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f005 fd53 	bl	8007a2c <free>
		return 1;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e015      	b.n	8001fb6 <check_command+0x86>
	}
	else if(strlen((char*) uart_buffer) > 200 || uart_timeout > 200){
 8001f8a:	480d      	ldr	r0, [pc, #52]	@ (8001fc0 <check_command+0x90>)
 8001f8c:	f7fe f9a0 	bl	80002d0 <strlen>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2bc8      	cmp	r3, #200	@ 0xc8
 8001f94:	d803      	bhi.n	8001f9e <check_command+0x6e>
 8001f96:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <check_command+0x98>)
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	2bc8      	cmp	r3, #200	@ 0xc8
 8001f9c:	d90a      	bls.n	8001fb4 <check_command+0x84>
		send_string("inf,\r\n");
 8001f9e:	480b      	ldr	r0, [pc, #44]	@ (8001fcc <check_command+0x9c>)
 8001fa0:	f000 f818 	bl	8001fd4 <send_string>
		send_string(uart_buffer);
 8001fa4:	4806      	ldr	r0, [pc, #24]	@ (8001fc0 <check_command+0x90>)
 8001fa6:	f000 f815 	bl	8001fd4 <send_string>
		send_string(",end}\r\n");
 8001faa:	4809      	ldr	r0, [pc, #36]	@ (8001fd0 <check_command+0xa0>)
 8001fac:	f000 f812 	bl	8001fd4 <send_string>
		reset_uart();
 8001fb0:	f000 f824 	bl	8001ffc <reset_uart>
	}
	return 0;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	200006d4 	.word	0x200006d4
 8001fc4:	200006d5 	.word	0x200006d5
 8001fc8:	20000e02 	.word	0x20000e02
 8001fcc:	0800a8c0 	.word	0x0800a8c0
 8001fd0:	0800a8c8 	.word	0x0800a8c8

08001fd4 <send_string>:

extern void send_string(const char *msg)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(PC_UART, (uint8_t *)msg, strlen(msg), 100);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7fe f977 	bl	80002d0 <strlen>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	b29a      	uxth	r2, r3
 8001fe6:	2364      	movs	r3, #100	@ 0x64
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	4803      	ldr	r0, [pc, #12]	@ (8001ff8 <send_string+0x24>)
 8001fec:	f004 fa2a 	bl	8006444 <HAL_UART_Transmit>
}
 8001ff0:	bf00      	nop
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	200005cc 	.word	0x200005cc

08001ffc <reset_uart>:

extern void reset_uart(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
	strncpy((char*)uart_buffer, "", UART_BUFFER_SIZE);
 8002000:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002004:	4907      	ldr	r1, [pc, #28]	@ (8002024 <reset_uart+0x28>)
 8002006:	4808      	ldr	r0, [pc, #32]	@ (8002028 <reset_uart+0x2c>)
 8002008:	f006 fbd0 	bl	80087ac <strncpy>
	HAL_UART_DMAStop(PC_UART);
 800200c:	4807      	ldr	r0, [pc, #28]	@ (800202c <reset_uart+0x30>)
 800200e:	f004 fb3a 	bl	8006686 <HAL_UART_DMAStop>
	HAL_UART_Receive_DMA(PC_UART, uart_buffer, UART_BUFFER_SIZE);
 8002012:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002016:	4904      	ldr	r1, [pc, #16]	@ (8002028 <reset_uart+0x2c>)
 8002018:	4804      	ldr	r0, [pc, #16]	@ (800202c <reset_uart+0x30>)
 800201a:	f004 fb0f 	bl	800663c <HAL_UART_Receive_DMA>
}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	0800a8d0 	.word	0x0800a8d0
 8002028:	200006d4 	.word	0x200006d4
 800202c:	200005cc 	.word	0x200005cc

08002030 <handle_command>:


extern void handle_command(char* txt_in)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	@ 0x30
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	uint8_t addr = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t value = 0;
 800203e:	2300      	movs	r3, #0
 8002040:	62bb      	str	r3, [r7, #40]	@ 0x28
	char *command = txt_in;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	627b      	str	r3, [r7, #36]	@ 0x24
	char *addr_str = (char*)uart_buffer + strlen(command) + 2;
 8002046:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002048:	f7fe f942 	bl	80002d0 <strlen>
 800204c:	4603      	mov	r3, r0
 800204e:	3302      	adds	r3, #2
 8002050:	4a97      	ldr	r2, [pc, #604]	@ (80022b0 <handle_command+0x280>)
 8002052:	4413      	add	r3, r2
 8002054:	623b      	str	r3, [r7, #32]

	char *endptr = strchr((char*)addr_str, ',');
 8002056:	212c      	movs	r1, #44	@ 0x2c
 8002058:	6a38      	ldr	r0, [r7, #32]
 800205a:	f006 fb9a 	bl	8008792 <strchr>
 800205e:	61f8      	str	r0, [r7, #28]
	int length = endptr - (char*)addr_str;
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	6a3b      	ldr	r3, [r7, #32]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	61bb      	str	r3, [r7, #24]
	char *value_str = (char*)addr_str + length + 1;
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	3301      	adds	r3, #1
 800206c:	6a3a      	ldr	r2, [r7, #32]
 800206e:	4413      	add	r3, r2
 8002070:	617b      	str	r3, [r7, #20]
	if(strchr((char*)uart_buffer, '}') != NULL)
 8002072:	217d      	movs	r1, #125	@ 0x7d
 8002074:	488e      	ldr	r0, [pc, #568]	@ (80022b0 <handle_command+0x280>)
 8002076:	f006 fb8c 	bl	8008792 <strchr>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d015      	beq.n	80020ac <handle_command+0x7c>
	{
		addr = (uint8_t)strtoul(addr_str, NULL, 16);
 8002080:	2210      	movs	r2, #16
 8002082:	2100      	movs	r1, #0
 8002084:	6a38      	ldr	r0, [r7, #32]
 8002086:	f005 fdf5 	bl	8007c74 <strtoul>
 800208a:	4603      	mov	r3, r0
 800208c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		value = (uint32_t)strtoul(value_str, NULL, 16);
 8002090:	2210      	movs	r2, #16
 8002092:	2100      	movs	r1, #0
 8002094:	6978      	ldr	r0, [r7, #20]
 8002096:	f005 fded 	bl	8007c74 <strtoul>
 800209a:	62b8      	str	r0, [r7, #40]	@ 0x28

		reset_uart();
		return;
	}
	else return;
	if(!strcmp(command, "get_id")){
 800209c:	4985      	ldr	r1, [pc, #532]	@ (80022b4 <handle_command+0x284>)
 800209e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020a0:	f7fe f8b6 	bl	8000210 <strcmp>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d14a      	bne.n	8002140 <handle_command+0x110>
 80020aa:	e045      	b.n	8002138 <handle_command+0x108>
	else if(strstr(command, "pattern") != NULL) // if command contains "pattern", it may have '\0' and string search doens't work. so check it separately
 80020ac:	4982      	ldr	r1, [pc, #520]	@ (80022b8 <handle_command+0x288>)
 80020ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020b0:	f006 fb8f 	bl	80087d2 <strstr>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 80f3 	beq.w	80022a2 <handle_command+0x272>
		uint16_t bulk = (uint16_t)strtoul(addr_str, NULL, 10);
 80020bc:	220a      	movs	r2, #10
 80020be:	2100      	movs	r1, #0
 80020c0:	6a38      	ldr	r0, [r7, #32]
 80020c2:	f005 fdd7 	bl	8007c74 <strtoul>
 80020c6:	4603      	mov	r3, r0
 80020c8:	827b      	strh	r3, [r7, #18]
		endptr = (bulk < 250) ? value_str + bulk * sizeof(float) : value_str + DAC_BULK_SIZE * sizeof(float);
 80020ca:	8a7b      	ldrh	r3, [r7, #18]
 80020cc:	2bf9      	cmp	r3, #249	@ 0xf9
 80020ce:	d804      	bhi.n	80020da <handle_command+0xaa>
 80020d0:	8a7b      	ldrh	r3, [r7, #18]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	4413      	add	r3, r2
 80020d8:	e002      	b.n	80020e0 <handle_command+0xb0>
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80020e0:	61fb      	str	r3, [r7, #28]
		if(*(endptr) != '}') return;
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	2b7d      	cmp	r3, #125	@ 0x7d
 80020e8:	f040 80dd 	bne.w	80022a6 <handle_command+0x276>
		if(!strcmp(command, "pattern_init"))
 80020ec:	4973      	ldr	r1, [pc, #460]	@ (80022bc <handle_command+0x28c>)
 80020ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020f0:	f7fe f88e 	bl	8000210 <strcmp>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d105      	bne.n	8002106 <handle_command+0xd6>
			new_pattern(bulk, (uint8_t*)value_str);
 80020fa:	8a7b      	ldrh	r3, [r7, #18]
 80020fc:	6979      	ldr	r1, [r7, #20]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff fe82 	bl	8001e08 <new_pattern>
 8002104:	e015      	b.n	8002132 <handle_command+0x102>
		else if(!strcmp(command, "pattern_bulk"))
 8002106:	496e      	ldr	r1, [pc, #440]	@ (80022c0 <handle_command+0x290>)
 8002108:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800210a:	f7fe f881 	bl	8000210 <strcmp>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d105      	bne.n	8002120 <handle_command+0xf0>
			bulk_pattern(bulk, (uint8_t*)value_str);
 8002114:	8a7b      	ldrh	r3, [r7, #18]
 8002116:	6979      	ldr	r1, [r7, #20]
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff febd 	bl	8001e98 <bulk_pattern>
 800211e:	e008      	b.n	8002132 <handle_command+0x102>
		else if(!strcmp(command, "pattern_end"))
 8002120:	4968      	ldr	r1, [pc, #416]	@ (80022c4 <handle_command+0x294>)
 8002122:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002124:	f7fe f874 	bl	8000210 <strcmp>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <handle_command+0x102>
			check_pattern();
 800212e:	f7ff fef7 	bl	8001f20 <check_pattern>
		reset_uart();
 8002132:	f7ff ff63 	bl	8001ffc <reset_uart>
		return;
 8002136:	e0b7      	b.n	80022a8 <handle_command+0x278>
		spi_status = GETID;
 8002138:	4b63      	ldr	r3, [pc, #396]	@ (80022c8 <handle_command+0x298>)
 800213a:	2204      	movs	r2, #4
 800213c:	701a      	strb	r2, [r3, #0]
 800213e:	e0ad      	b.n	800229c <handle_command+0x26c>
	}
	else if(!strcmp(command, "getreg"))
 8002140:	4962      	ldr	r1, [pc, #392]	@ (80022cc <handle_command+0x29c>)
 8002142:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002144:	f7fe f864 	bl	8000210 <strcmp>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d108      	bne.n	8002160 <handle_command+0x130>
	{
		AD717X_ReadRegister(pad717x_dev, addr);
 800214e:	4b60      	ldr	r3, [pc, #384]	@ (80022d0 <handle_command+0x2a0>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002156:	4611      	mov	r1, r2
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff f95b 	bl	8001414 <AD717X_ReadRegister>
 800215e:	e09d      	b.n	800229c <handle_command+0x26c>
	}
	else if(!strcmp(command, "writereg"))
 8002160:	495c      	ldr	r1, [pc, #368]	@ (80022d4 <handle_command+0x2a4>)
 8002162:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002164:	f7fe f854 	bl	8000210 <strcmp>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d117      	bne.n	800219e <handle_command+0x16e>
	{
		ad717x_st_reg *pReg = AD717X_GetReg(pad717x_dev, addr);
 800216e:	4b58      	ldr	r3, [pc, #352]	@ (80022d0 <handle_command+0x2a0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff f911 	bl	80013a0 <AD717X_GetReg>
 800217e:	60f8      	str	r0, [r7, #12]
		pReg->value = value;
 8002180:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	605a      	str	r2, [r3, #4]
		spi_write_reg.value = value;
 8002186:	4a54      	ldr	r2, [pc, #336]	@ (80022d8 <handle_command+0x2a8>)
 8002188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800218a:	6093      	str	r3, [r2, #8]
		AD717X_WriteRegister(pad717x_dev, addr);
 800218c:	4b50      	ldr	r3, [pc, #320]	@ (80022d0 <handle_command+0x2a0>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002194:	4611      	mov	r1, r2
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff f9c2 	bl	8001520 <AD717X_WriteRegister>
 800219c:	e07e      	b.n	800229c <handle_command+0x26c>
	}
	else if(!strcmp(command, "send"))
 800219e:	494f      	ldr	r1, [pc, #316]	@ (80022dc <handle_command+0x2ac>)
 80021a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80021a2:	f7fe f835 	bl	8000210 <strcmp>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d111      	bne.n	80021d0 <handle_command+0x1a0>
	{
		if(spi_status != SENDING && adc_sm == ADC_IDLE)
 80021ac:	4b46      	ldr	r3, [pc, #280]	@ (80022c8 <handle_command+0x298>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d008      	beq.n	80021c8 <handle_command+0x198>
 80021b6:	4b4a      	ldr	r3, [pc, #296]	@ (80022e0 <handle_command+0x2b0>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d103      	bne.n	80021c8 <handle_command+0x198>
			adc_start(true);
 80021c0:	2001      	movs	r0, #1
 80021c2:	f7ff fcf1 	bl	8001ba8 <adc_start>
 80021c6:	e069      	b.n	800229c <handle_command+0x26c>
		else
			adc_start(false);
 80021c8:	2000      	movs	r0, #0
 80021ca:	f7ff fced 	bl	8001ba8 <adc_start>
 80021ce:	e065      	b.n	800229c <handle_command+0x26c>
	}
	else if(!strcmp(command, "start"))
 80021d0:	4944      	ldr	r1, [pc, #272]	@ (80022e4 <handle_command+0x2b4>)
 80021d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80021d4:	f7fe f81c 	bl	8000210 <strcmp>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10b      	bne.n	80021f6 <handle_command+0x1c6>
		if(addr) adc_start(true); else adc_start(false);
 80021de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <handle_command+0x1be>
 80021e6:	2001      	movs	r0, #1
 80021e8:	f7ff fcde 	bl	8001ba8 <adc_start>
 80021ec:	e056      	b.n	800229c <handle_command+0x26c>
 80021ee:	2000      	movs	r0, #0
 80021f0:	f7ff fcda 	bl	8001ba8 <adc_start>
 80021f4:	e052      	b.n	800229c <handle_command+0x26c>
	else if(!strcmp(command, "adc_mode"))
 80021f6:	493c      	ldr	r1, [pc, #240]	@ (80022e8 <handle_command+0x2b8>)
 80021f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80021fa:	f7fe f809 	bl	8000210 <strcmp>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d108      	bne.n	8002216 <handle_command+0x1e6>
	{
		ad717x_set_adc_mode(pad717x_dev, addr);
 8002204:	4b32      	ldr	r3, [pc, #200]	@ (80022d0 <handle_command+0x2a0>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800220c:	4611      	mov	r1, r2
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe feb8 	bl	8000f84 <ad717x_set_adc_mode>
 8002214:	e042      	b.n	800229c <handle_command+0x26c>
	}
	else if(!strcmp(command, "dac_read"))
 8002216:	4935      	ldr	r1, [pc, #212]	@ (80022ec <handle_command+0x2bc>)
 8002218:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800221a:	f7fd fff9 	bl	8000210 <strcmp>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d106      	bne.n	8002232 <handle_command+0x202>
	{
		dac_read(addr, 1);
 8002224:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002228:	2101      	movs	r1, #1
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff fcf2 	bl	8001c14 <dac_read>
 8002230:	e034      	b.n	800229c <handle_command+0x26c>
	}
	else if(!strcmp(command, "dac_write"))
 8002232:	492f      	ldr	r1, [pc, #188]	@ (80022f0 <handle_command+0x2c0>)
 8002234:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002236:	f7fd ffeb 	bl	8000210 <strcmp>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d108      	bne.n	8002252 <handle_command+0x222>
	{
		dac_write(addr, (uint16_t)value);
 8002240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002242:	b29a      	uxth	r2, r3
 8002244:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff fd58 	bl	8001d00 <dac_write>
 8002250:	e024      	b.n	800229c <handle_command+0x26c>
	}
	else if(!strcmp(command, "dac_update"))
 8002252:	4928      	ldr	r1, [pc, #160]	@ (80022f4 <handle_command+0x2c4>)
 8002254:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002256:	f7fd ffdb 	bl	8000210 <strcmp>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d115      	bne.n	800228c <handle_command+0x25c>
	{
		value = (uint16_t)strtoul(value_str, NULL, 0);
 8002260:	2200      	movs	r2, #0
 8002262:	2100      	movs	r1, #0
 8002264:	6978      	ldr	r0, [r7, #20]
 8002266:	f005 fd05 	bl	8007c74 <strtoul>
 800226a:	4603      	mov	r3, r0
 800226c:	b29b      	uxth	r3, r3
 800226e:	62bb      	str	r3, [r7, #40]	@ 0x28
		dac_update((float)value/1000);
 8002270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002272:	ee07 3a90 	vmov	s15, r3
 8002276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800227a:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80022f8 <handle_command+0x2c8>
 800227e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002282:	eeb0 0a47 	vmov.f32	s0, s14
 8002286:	f7ff fd77 	bl	8001d78 <dac_update>
 800228a:	e007      	b.n	800229c <handle_command+0x26c>
	}

	else{
		send_string("{Unknown msg,end}\r\n");
 800228c:	481b      	ldr	r0, [pc, #108]	@ (80022fc <handle_command+0x2cc>)
 800228e:	f7ff fea1 	bl	8001fd4 <send_string>
		send_string(command);
 8002292:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002294:	f7ff fe9e 	bl	8001fd4 <send_string>
		reset_uart();
 8002298:	f7ff feb0 	bl	8001ffc <reset_uart>
	}
	reset_uart();
 800229c:	f7ff feae 	bl	8001ffc <reset_uart>
 80022a0:	e002      	b.n	80022a8 <handle_command+0x278>
	else return;
 80022a2:	bf00      	nop
 80022a4:	e000      	b.n	80022a8 <handle_command+0x278>
		if(*(endptr) != '}') return;
 80022a6:	bf00      	nop

}
 80022a8:	3730      	adds	r7, #48	@ 0x30
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200006d4 	.word	0x200006d4
 80022b4:	0800a908 	.word	0x0800a908
 80022b8:	0800a8d4 	.word	0x0800a8d4
 80022bc:	0800a8dc 	.word	0x0800a8dc
 80022c0:	0800a8ec 	.word	0x0800a8ec
 80022c4:	0800a8fc 	.word	0x0800a8fc
 80022c8:	2001e64c 	.word	0x2001e64c
 80022cc:	0800a910 	.word	0x0800a910
 80022d0:	2001e648 	.word	0x2001e648
 80022d4:	0800a918 	.word	0x0800a918
 80022d8:	2001e658 	.word	0x2001e658
 80022dc:	0800a924 	.word	0x0800a924
 80022e0:	2001e64d 	.word	0x2001e64d
 80022e4:	0800a92c 	.word	0x0800a92c
 80022e8:	0800a934 	.word	0x0800a934
 80022ec:	0800a940 	.word	0x0800a940
 80022f0:	0800a94c 	.word	0x0800a94c
 80022f4:	0800a958 	.word	0x0800a958
 80022f8:	447a0000 	.word	0x447a0000
 80022fc:	0800a964 	.word	0x0800a964

08002300 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002306:	f000 fffb 	bl	8003300 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800230a:	f000 f8c3 	bl	8002494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800230e:	f000 fa8b 	bl	8002828 <MX_GPIO_Init>
  MX_DMA_Init();
 8002312:	f000 fa61 	bl	80027d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002316:	f000 fa35 	bl	8002784 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800231a:	f000 f92d 	bl	8002578 <MX_SPI1_Init>
  MX_TIM2_Init();
 800231e:	f000 f997 	bl	8002650 <MX_TIM2_Init>
  MX_SPI2_Init();
 8002322:	f000 f95f 	bl	80025e4 <MX_SPI2_Init>
  MX_TIM3_Init();
 8002326:	f000 f9df 	bl	80026e8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ad717x_app_initialize();
 800232a:	f000 fb01 	bl	8002930 <ad717x_app_initialize>


  ad717x_configure_device_odr(pad717x_dev, 0, sps_10417);
 800232e:	4b53      	ldr	r3, [pc, #332]	@ (800247c <main+0x17c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2207      	movs	r2, #7
 8002334:	2100      	movs	r1, #0
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff f9d2 	bl	80016e0 <ad717x_configure_device_odr>
  HAL_Delay(10);
 800233c:	200a      	movs	r0, #10
 800233e:	f001 f84b 	bl	80033d8 <HAL_Delay>
  ad717x_set_adc_mode(pad717x_dev, CONTINUOUS);
 8002342:	4b4e      	ldr	r3, [pc, #312]	@ (800247c <main+0x17c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2100      	movs	r1, #0
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe fe1b 	bl	8000f84 <ad717x_set_adc_mode>

  ad717x_set_clock(pad717x_dev, 3);
 800234e:	4b4b      	ldr	r3, [pc, #300]	@ (800247c <main+0x17c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2103      	movs	r1, #3
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fa95 	bl	8001884 <ad717x_set_clock>
  union ad717x_analog_inputs AIN_0;
  AIN_0.analog_input_pairs = VIN0_VIN1;
 800235a:	2301      	movs	r3, #1
 800235c:	813b      	strh	r3, [r7, #8]
  HAL_Delay(10);
 800235e:	200a      	movs	r0, #10
 8002360:	f001 f83a 	bl	80033d8 <HAL_Delay>
  ad717x_connect_analog_input(pad717x_dev, 0, AIN_0);
 8002364:	4b45      	ldr	r3, [pc, #276]	@ (800247c <main+0x17c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	893a      	ldrh	r2, [r7, #8]
 800236a:	2100      	movs	r1, #0
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe fe41 	bl	8000ff4 <ad717x_connect_analog_input>
  HAL_Delay(10);
 8002372:	200a      	movs	r0, #10
 8002374:	f001 f830 	bl	80033d8 <HAL_Delay>
  ad717x_assign_setup(pad717x_dev, 0, 0);
 8002378:	4b40      	ldr	r3, [pc, #256]	@ (800247c <main+0x17c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2200      	movs	r2, #0
 800237e:	2100      	movs	r1, #0
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe fec3 	bl	800110c <ad717x_assign_setup>
  HAL_Delay(10);
 8002386:	200a      	movs	r0, #10
 8002388:	f001 f826 	bl	80033d8 <HAL_Delay>
  ad717x_set_channel_status(pad717x_dev, 0, 1);
 800238c:	4b3b      	ldr	r3, [pc, #236]	@ (800247c <main+0x17c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2201      	movs	r2, #1
 8002392:	2100      	movs	r1, #0
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe fdaf 	bl	8000ef8 <ad717x_set_channel_status>



  union ad717x_analog_inputs AIN_2;
  AIN_2.analog_input_pairs = VIN2_VIN3;
 800239a:	2343      	movs	r3, #67	@ 0x43
 800239c:	80bb      	strh	r3, [r7, #4]
  HAL_Delay(10);
 800239e:	200a      	movs	r0, #10
 80023a0:	f001 f81a 	bl	80033d8 <HAL_Delay>
  ad717x_connect_analog_input(pad717x_dev, 2, AIN_2);
 80023a4:	4b35      	ldr	r3, [pc, #212]	@ (800247c <main+0x17c>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	88ba      	ldrh	r2, [r7, #4]
 80023aa:	2102      	movs	r1, #2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe fe21 	bl	8000ff4 <ad717x_connect_analog_input>
  HAL_Delay(10);
 80023b2:	200a      	movs	r0, #10
 80023b4:	f001 f810 	bl	80033d8 <HAL_Delay>
  ad717x_set_channel_status(pad717x_dev, 2, 1);
 80023b8:	4b30      	ldr	r3, [pc, #192]	@ (800247c <main+0x17c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2201      	movs	r2, #1
 80023be:	2102      	movs	r1, #2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7fe fd99 	bl	8000ef8 <ad717x_set_channel_status>
  HAL_Delay(10);
 80023c6:	200a      	movs	r0, #10
 80023c8:	f001 f806 	bl	80033d8 <HAL_Delay>
  ad717x_assign_setup(pad717x_dev, 2, 0);
 80023cc:	4b2b      	ldr	r3, [pc, #172]	@ (800247c <main+0x17c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2200      	movs	r2, #0
 80023d2:	2102      	movs	r1, #2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe fe99 	bl	800110c <ad717x_assign_setup>


  HAL_Delay(10);
 80023da:	200a      	movs	r0, #10
 80023dc:	f000 fffc 	bl	80033d8 <HAL_Delay>
  ad717x_set_polarity(pad717x_dev, 1, 0);
 80023e0:	4b26      	ldr	r3, [pc, #152]	@ (800247c <main+0x17c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2200      	movs	r2, #0
 80023e6:	2101      	movs	r1, #1
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe fed3 	bl	8001194 <ad717x_set_polarity>
  HAL_Delay(10);
 80023ee:	200a      	movs	r0, #10
 80023f0:	f000 fff2 	bl	80033d8 <HAL_Delay>
  ad717x_set_reference_source(pad717x_dev, EXTERNAL_REF, 0);
 80023f4:	4b21      	ldr	r3, [pc, #132]	@ (800247c <main+0x17c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2200      	movs	r2, #0
 80023fa:	2100      	movs	r1, #0
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fe ff0d 	bl	800121c <ad717x_set_reference_source>
  HAL_Delay(10);
 8002402:	200a      	movs	r0, #10
 8002404:	f000 ffe8 	bl	80033d8 <HAL_Delay>

  HAL_Delay(10);
 8002408:	200a      	movs	r0, #10
 800240a:	f000 ffe5 	bl	80033d8 <HAL_Delay>
  ad717x_enable_input_buffer(pad717x_dev, 1, 0, 0);
 800240e:	4b1b      	ldr	r3, [pc, #108]	@ (800247c <main+0x17c>)
 8002410:	6818      	ldr	r0, [r3, #0]
 8002412:	2300      	movs	r3, #0
 8002414:	2200      	movs	r2, #0
 8002416:	2101      	movs	r1, #1
 8002418:	f7fe ff62 	bl	80012e0 <ad717x_enable_input_buffer>
  HAL_Delay(10);
 800241c:	200a      	movs	r0, #10
 800241e:	f000 ffdb 	bl	80033d8 <HAL_Delay>

  ad717x_set_data_stat(pad717x_dev, true);
 8002422:	4b16      	ldr	r3, [pc, #88]	@ (800247c <main+0x17c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2101      	movs	r1, #1
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fa51 	bl	80018d0 <ad717x_set_data_stat>



  // Initial Message for PC:
  char *init_msg = "{inf,\r\nWelcome to Pourostad Project,end}\r\n";
 800242e:	4b14      	ldr	r3, [pc, #80]	@ (8002480 <main+0x180>)
 8002430:	60fb      	str	r3, [r7, #12]
  HAL_UART_Transmit(PC_UART, (uint8_t*)init_msg, strlen(init_msg), 10);
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f7fd ff4c 	bl	80002d0 <strlen>
 8002438:	4603      	mov	r3, r0
 800243a:	b29a      	uxth	r2, r3
 800243c:	230a      	movs	r3, #10
 800243e:	68f9      	ldr	r1, [r7, #12]
 8002440:	4810      	ldr	r0, [pc, #64]	@ (8002484 <main+0x184>)
 8002442:	f003 ffff 	bl	8006444 <HAL_UART_Transmit>
  HAL_UART_Receive_DMA(PC_UART, uart_buffer, UART_BUFFER_SIZE);
 8002446:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800244a:	490f      	ldr	r1, [pc, #60]	@ (8002488 <main+0x188>)
 800244c:	480d      	ldr	r0, [pc, #52]	@ (8002484 <main+0x184>)
 800244e:	f004 f8f5 	bl	800663c <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  htim2.Instance->CNT = 0;
 8002452:	4b0e      	ldr	r3, [pc, #56]	@ (800248c <main+0x18c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2200      	movs	r2, #0
 8002458:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 800245a:	480c      	ldr	r0, [pc, #48]	@ (800248c <main+0x18c>)
 800245c:	f003 fb14 	bl	8005a88 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8002460:	480b      	ldr	r0, [pc, #44]	@ (8002490 <main+0x190>)
 8002462:	f003 fb79 	bl	8005b58 <HAL_TIM_Base_Start_IT>
  dac_init(0); // init DAC for the first time
 8002466:	2000      	movs	r0, #0
 8002468:	f7ff fcaa 	bl	8001dc0 <dac_init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(uart_buffer[0]!='\0')
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <main+0x188>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d0fb      	beq.n	800246c <main+0x16c>
	  {
		  check_command();
 8002474:	f7ff fd5c 	bl	8001f30 <check_command>
	  if(uart_buffer[0]!='\0')
 8002478:	e7f8      	b.n	800246c <main+0x16c>
 800247a:	bf00      	nop
 800247c:	2001e648 	.word	0x2001e648
 8002480:	0800a978 	.word	0x0800a978
 8002484:	200005cc 	.word	0x200005cc
 8002488:	200006d4 	.word	0x200006d4
 800248c:	2000053c 	.word	0x2000053c
 8002490:	20000584 	.word	0x20000584

08002494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b094      	sub	sp, #80	@ 0x50
 8002498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	2234      	movs	r2, #52	@ 0x34
 80024a0:	2100      	movs	r1, #0
 80024a2:	4618      	mov	r0, r3
 80024a4:	f006 f96d 	bl	8008782 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024a8:	f107 0308 	add.w	r3, r7, #8
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024b8:	2300      	movs	r3, #0
 80024ba:	607b      	str	r3, [r7, #4]
 80024bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002570 <SystemClock_Config+0xdc>)
 80024be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002570 <SystemClock_Config+0xdc>)
 80024c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c8:	4b29      	ldr	r3, [pc, #164]	@ (8002570 <SystemClock_Config+0xdc>)
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024d4:	2300      	movs	r3, #0
 80024d6:	603b      	str	r3, [r7, #0]
 80024d8:	4b26      	ldr	r3, [pc, #152]	@ (8002574 <SystemClock_Config+0xe0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a25      	ldr	r2, [pc, #148]	@ (8002574 <SystemClock_Config+0xe0>)
 80024de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024e2:	6013      	str	r3, [r2, #0]
 80024e4:	4b23      	ldr	r3, [pc, #140]	@ (8002574 <SystemClock_Config+0xe0>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024ec:	603b      	str	r3, [r7, #0]
 80024ee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024f0:	2301      	movs	r3, #1
 80024f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024fa:	2302      	movs	r3, #2
 80024fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002502:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002504:	2304      	movs	r3, #4
 8002506:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002508:	23b4      	movs	r3, #180	@ 0xb4
 800250a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800250c:	2302      	movs	r3, #2
 800250e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002510:	2306      	movs	r3, #6
 8002512:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002514:	2302      	movs	r3, #2
 8002516:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002518:	f107 031c 	add.w	r3, r7, #28
 800251c:	4618      	mov	r0, r3
 800251e:	f002 f9f3 	bl	8004908 <HAL_RCC_OscConfig>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002528:	f000 fbe2 	bl	8002cf0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800252c:	f001 fe52 	bl	80041d4 <HAL_PWREx_EnableOverDrive>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002536:	f000 fbdb 	bl	8002cf0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800253a:	230f      	movs	r3, #15
 800253c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800253e:	2302      	movs	r3, #2
 8002540:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002542:	2300      	movs	r3, #0
 8002544:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002546:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800254a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800254c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002550:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002552:	f107 0308 	add.w	r3, r7, #8
 8002556:	2105      	movs	r1, #5
 8002558:	4618      	mov	r0, r3
 800255a:	f001 fe8b 	bl	8004274 <HAL_RCC_ClockConfig>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002564:	f000 fbc4 	bl	8002cf0 <Error_Handler>
  }
}
 8002568:	bf00      	nop
 800256a:	3750      	adds	r7, #80	@ 0x50
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40023800 	.word	0x40023800
 8002574:	40007000 	.word	0x40007000

08002578 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800257c:	4b17      	ldr	r3, [pc, #92]	@ (80025dc <MX_SPI1_Init+0x64>)
 800257e:	4a18      	ldr	r2, [pc, #96]	@ (80025e0 <MX_SPI1_Init+0x68>)
 8002580:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002582:	4b16      	ldr	r3, [pc, #88]	@ (80025dc <MX_SPI1_Init+0x64>)
 8002584:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002588:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800258a:	4b14      	ldr	r3, [pc, #80]	@ (80025dc <MX_SPI1_Init+0x64>)
 800258c:	2200      	movs	r2, #0
 800258e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002590:	4b12      	ldr	r3, [pc, #72]	@ (80025dc <MX_SPI1_Init+0x64>)
 8002592:	2200      	movs	r2, #0
 8002594:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002596:	4b11      	ldr	r3, [pc, #68]	@ (80025dc <MX_SPI1_Init+0x64>)
 8002598:	2202      	movs	r2, #2
 800259a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800259c:	4b0f      	ldr	r3, [pc, #60]	@ (80025dc <MX_SPI1_Init+0x64>)
 800259e:	2201      	movs	r2, #1
 80025a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025a2:	4b0e      	ldr	r3, [pc, #56]	@ (80025dc <MX_SPI1_Init+0x64>)
 80025a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80025aa:	4b0c      	ldr	r3, [pc, #48]	@ (80025dc <MX_SPI1_Init+0x64>)
 80025ac:	2210      	movs	r2, #16
 80025ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025b0:	4b0a      	ldr	r3, [pc, #40]	@ (80025dc <MX_SPI1_Init+0x64>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025b6:	4b09      	ldr	r3, [pc, #36]	@ (80025dc <MX_SPI1_Init+0x64>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025bc:	4b07      	ldr	r3, [pc, #28]	@ (80025dc <MX_SPI1_Init+0x64>)
 80025be:	2200      	movs	r2, #0
 80025c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025c2:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <MX_SPI1_Init+0x64>)
 80025c4:	220a      	movs	r2, #10
 80025c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025c8:	4804      	ldr	r0, [pc, #16]	@ (80025dc <MX_SPI1_Init+0x64>)
 80025ca:	f002 fc3b 	bl	8004e44 <HAL_SPI_Init>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025d4:	f000 fb8c 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	2000048c 	.word	0x2000048c
 80025e0:	40013000 	.word	0x40013000

080025e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80025e8:	4b17      	ldr	r3, [pc, #92]	@ (8002648 <MX_SPI2_Init+0x64>)
 80025ea:	4a18      	ldr	r2, [pc, #96]	@ (800264c <MX_SPI2_Init+0x68>)
 80025ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80025ee:	4b16      	ldr	r3, [pc, #88]	@ (8002648 <MX_SPI2_Init+0x64>)
 80025f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80025f6:	4b14      	ldr	r3, [pc, #80]	@ (8002648 <MX_SPI2_Init+0x64>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80025fc:	4b12      	ldr	r3, [pc, #72]	@ (8002648 <MX_SPI2_Init+0x64>)
 80025fe:	2200      	movs	r2, #0
 8002600:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002602:	4b11      	ldr	r3, [pc, #68]	@ (8002648 <MX_SPI2_Init+0x64>)
 8002604:	2200      	movs	r2, #0
 8002606:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002608:	4b0f      	ldr	r3, [pc, #60]	@ (8002648 <MX_SPI2_Init+0x64>)
 800260a:	2201      	movs	r2, #1
 800260c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800260e:	4b0e      	ldr	r3, [pc, #56]	@ (8002648 <MX_SPI2_Init+0x64>)
 8002610:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002614:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002616:	4b0c      	ldr	r3, [pc, #48]	@ (8002648 <MX_SPI2_Init+0x64>)
 8002618:	2218      	movs	r2, #24
 800261a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800261c:	4b0a      	ldr	r3, [pc, #40]	@ (8002648 <MX_SPI2_Init+0x64>)
 800261e:	2200      	movs	r2, #0
 8002620:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002622:	4b09      	ldr	r3, [pc, #36]	@ (8002648 <MX_SPI2_Init+0x64>)
 8002624:	2200      	movs	r2, #0
 8002626:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002628:	4b07      	ldr	r3, [pc, #28]	@ (8002648 <MX_SPI2_Init+0x64>)
 800262a:	2200      	movs	r2, #0
 800262c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800262e:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <MX_SPI2_Init+0x64>)
 8002630:	220a      	movs	r2, #10
 8002632:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002634:	4804      	ldr	r0, [pc, #16]	@ (8002648 <MX_SPI2_Init+0x64>)
 8002636:	f002 fc05 	bl	8004e44 <HAL_SPI_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002640:	f000 fb56 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002644:	bf00      	nop
 8002646:	bd80      	pop	{r7, pc}
 8002648:	200004e4 	.word	0x200004e4
 800264c:	40003800 	.word	0x40003800

08002650 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002656:	f107 0308 	add.w	r3, r7, #8
 800265a:	2200      	movs	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	605a      	str	r2, [r3, #4]
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002664:	463b      	mov	r3, r7
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800266c:	4b1d      	ldr	r3, [pc, #116]	@ (80026e4 <MX_TIM2_Init+0x94>)
 800266e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002672:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8002674:	4b1b      	ldr	r3, [pc, #108]	@ (80026e4 <MX_TIM2_Init+0x94>)
 8002676:	2259      	movs	r2, #89	@ 0x59
 8002678:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800267a:	4b1a      	ldr	r3, [pc, #104]	@ (80026e4 <MX_TIM2_Init+0x94>)
 800267c:	2200      	movs	r2, #0
 800267e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002680:	4b18      	ldr	r3, [pc, #96]	@ (80026e4 <MX_TIM2_Init+0x94>)
 8002682:	f04f 32ff 	mov.w	r2, #4294967295
 8002686:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002688:	4b16      	ldr	r3, [pc, #88]	@ (80026e4 <MX_TIM2_Init+0x94>)
 800268a:	2200      	movs	r2, #0
 800268c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800268e:	4b15      	ldr	r3, [pc, #84]	@ (80026e4 <MX_TIM2_Init+0x94>)
 8002690:	2280      	movs	r2, #128	@ 0x80
 8002692:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002694:	4813      	ldr	r0, [pc, #76]	@ (80026e4 <MX_TIM2_Init+0x94>)
 8002696:	f003 f9a7 	bl	80059e8 <HAL_TIM_Base_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80026a0:	f000 fb26 	bl	8002cf0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026aa:	f107 0308 	add.w	r3, r7, #8
 80026ae:	4619      	mov	r1, r3
 80026b0:	480c      	ldr	r0, [pc, #48]	@ (80026e4 <MX_TIM2_Init+0x94>)
 80026b2:	f003 fbb1 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80026bc:	f000 fb18 	bl	8002cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026c0:	2300      	movs	r3, #0
 80026c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026c4:	2300      	movs	r3, #0
 80026c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026c8:	463b      	mov	r3, r7
 80026ca:	4619      	mov	r1, r3
 80026cc:	4805      	ldr	r0, [pc, #20]	@ (80026e4 <MX_TIM2_Init+0x94>)
 80026ce:	f003 fdd9 	bl	8006284 <HAL_TIMEx_MasterConfigSynchronization>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80026d8:	f000 fb0a 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026dc:	bf00      	nop
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	2000053c 	.word	0x2000053c

080026e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ee:	f107 0308 	add.w	r3, r7, #8
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
 80026f8:	609a      	str	r2, [r3, #8]
 80026fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026fc:	463b      	mov	r3, r7
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002704:	4b1d      	ldr	r3, [pc, #116]	@ (800277c <MX_TIM3_Init+0x94>)
 8002706:	4a1e      	ldr	r2, [pc, #120]	@ (8002780 <MX_TIM3_Init+0x98>)
 8002708:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 800270a:	4b1c      	ldr	r3, [pc, #112]	@ (800277c <MX_TIM3_Init+0x94>)
 800270c:	2259      	movs	r2, #89	@ 0x59
 800270e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002710:	4b1a      	ldr	r3, [pc, #104]	@ (800277c <MX_TIM3_Init+0x94>)
 8002712:	2200      	movs	r2, #0
 8002714:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002716:	4b19      	ldr	r3, [pc, #100]	@ (800277c <MX_TIM3_Init+0x94>)
 8002718:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800271c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800271e:	4b17      	ldr	r3, [pc, #92]	@ (800277c <MX_TIM3_Init+0x94>)
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002724:	4b15      	ldr	r3, [pc, #84]	@ (800277c <MX_TIM3_Init+0x94>)
 8002726:	2280      	movs	r2, #128	@ 0x80
 8002728:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800272a:	4814      	ldr	r0, [pc, #80]	@ (800277c <MX_TIM3_Init+0x94>)
 800272c:	f003 f95c 	bl	80059e8 <HAL_TIM_Base_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002736:	f000 fadb 	bl	8002cf0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800273a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800273e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002740:	f107 0308 	add.w	r3, r7, #8
 8002744:	4619      	mov	r1, r3
 8002746:	480d      	ldr	r0, [pc, #52]	@ (800277c <MX_TIM3_Init+0x94>)
 8002748:	f003 fb66 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002752:	f000 facd 	bl	8002cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002756:	2320      	movs	r3, #32
 8002758:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275a:	2300      	movs	r3, #0
 800275c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800275e:	463b      	mov	r3, r7
 8002760:	4619      	mov	r1, r3
 8002762:	4806      	ldr	r0, [pc, #24]	@ (800277c <MX_TIM3_Init+0x94>)
 8002764:	f003 fd8e 	bl	8006284 <HAL_TIMEx_MasterConfigSynchronization>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800276e:	f000 fabf 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002772:	bf00      	nop
 8002774:	3718      	adds	r7, #24
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000584 	.word	0x20000584
 8002780:	40000400 	.word	0x40000400

08002784 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002788:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 800278a:	4a11      	ldr	r2, [pc, #68]	@ (80027d0 <MX_USART2_UART_Init+0x4c>)
 800278c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1152000;
 800278e:	4b0f      	ldr	r3, [pc, #60]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 8002790:	4a10      	ldr	r2, [pc, #64]	@ (80027d4 <MX_USART2_UART_Init+0x50>)
 8002792:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002794:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800279a:	4b0c      	ldr	r3, [pc, #48]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 800279c:	2200      	movs	r2, #0
 800279e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027a0:	4b0a      	ldr	r3, [pc, #40]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027a6:	4b09      	ldr	r3, [pc, #36]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 80027a8:	220c      	movs	r2, #12
 80027aa:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ac:	4b07      	ldr	r3, [pc, #28]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027b8:	4804      	ldr	r0, [pc, #16]	@ (80027cc <MX_USART2_UART_Init+0x48>)
 80027ba:	f003 fdf3 	bl	80063a4 <HAL_UART_Init>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 80027c4:	f000 fa94 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	200005cc 	.word	0x200005cc
 80027d0:	40004400 	.word	0x40004400
 80027d4:	00119400 	.word	0x00119400

080027d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	607b      	str	r3, [r7, #4]
 80027e2:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <MX_DMA_Init+0x4c>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002824 <MX_DMA_Init+0x4c>)
 80027e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002824 <MX_DMA_Init+0x4c>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 1);
 80027fa:	2201      	movs	r2, #1
 80027fc:	2100      	movs	r1, #0
 80027fe:	2010      	movs	r0, #16
 8002800:	f000 fee9 	bl	80035d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002804:	2010      	movs	r0, #16
 8002806:	f000 ff02 	bl	800360e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 2);
 800280a:	2202      	movs	r2, #2
 800280c:	2100      	movs	r1, #0
 800280e:	2011      	movs	r0, #17
 8002810:	f000 fee1 	bl	80035d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002814:	2011      	movs	r0, #17
 8002816:	f000 fefa 	bl	800360e <HAL_NVIC_EnableIRQ>

}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800

08002828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08a      	sub	sp, #40	@ 0x28
 800282c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	605a      	str	r2, [r3, #4]
 8002838:	609a      	str	r2, [r3, #8]
 800283a:	60da      	str	r2, [r3, #12]
 800283c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	4b38      	ldr	r3, [pc, #224]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	4a37      	ldr	r2, [pc, #220]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002848:	f043 0304 	orr.w	r3, r3, #4
 800284c:	6313      	str	r3, [r2, #48]	@ 0x30
 800284e:	4b35      	ldr	r3, [pc, #212]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	f003 0304 	and.w	r3, r3, #4
 8002856:	613b      	str	r3, [r7, #16]
 8002858:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	4b31      	ldr	r3, [pc, #196]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	4a30      	ldr	r2, [pc, #192]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002868:	6313      	str	r3, [r2, #48]	@ 0x30
 800286a:	4b2e      	ldr	r3, [pc, #184]	@ (8002924 <MX_GPIO_Init+0xfc>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	4b2a      	ldr	r3, [pc, #168]	@ (8002924 <MX_GPIO_Init+0xfc>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	4a29      	ldr	r2, [pc, #164]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6313      	str	r3, [r2, #48]	@ 0x30
 8002886:	4b27      	ldr	r3, [pc, #156]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	60bb      	str	r3, [r7, #8]
 8002890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	4b23      	ldr	r3, [pc, #140]	@ (8002924 <MX_GPIO_Init+0xfc>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	4a22      	ldr	r2, [pc, #136]	@ (8002924 <MX_GPIO_Init+0xfc>)
 800289c:	f043 0302 	orr.w	r3, r3, #2
 80028a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a2:	4b20      	ldr	r3, [pc, #128]	@ (8002924 <MX_GPIO_Init+0xfc>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	607b      	str	r3, [r7, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 80028ae:	2201      	movs	r2, #1
 80028b0:	2102      	movs	r1, #2
 80028b2:	481d      	ldr	r0, [pc, #116]	@ (8002928 <MX_GPIO_Init+0x100>)
 80028b4:	f001 fc5c 	bl	8004170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80028b8:	2200      	movs	r2, #0
 80028ba:	2140      	movs	r1, #64	@ 0x40
 80028bc:	481a      	ldr	r0, [pc, #104]	@ (8002928 <MX_GPIO_Init+0x100>)
 80028be:	f001 fc57 	bl	8004170 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin DRY_Pin */
  GPIO_InitStruct.Pin = B1_Pin|DRY_Pin;
 80028c2:	f44f 5302 	mov.w	r3, #8320	@ 0x2080
 80028c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028c8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80028cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	4814      	ldr	r0, [pc, #80]	@ (800292c <MX_GPIO_Init+0x104>)
 80028da:	f001 fab5 	bl	8003e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : SYNC_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SYNC_Pin|SPI1_CS_Pin;
 80028de:	2342      	movs	r3, #66	@ 0x42
 80028e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e2:	2301      	movs	r3, #1
 80028e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e6:	2300      	movs	r3, #0
 80028e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ea:	2300      	movs	r3, #0
 80028ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ee:	f107 0314 	add.w	r3, r7, #20
 80028f2:	4619      	mov	r1, r3
 80028f4:	480c      	ldr	r0, [pc, #48]	@ (8002928 <MX_GPIO_Init+0x100>)
 80028f6:	f001 faa7 	bl	8003e48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	2017      	movs	r0, #23
 8002900:	f000 fe69 	bl	80035d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002904:	2017      	movs	r0, #23
 8002906:	f000 fe82 	bl	800360e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 2);
 800290a:	2202      	movs	r2, #2
 800290c:	2100      	movs	r1, #0
 800290e:	2028      	movs	r0, #40	@ 0x28
 8002910:	f000 fe61 	bl	80035d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002914:	2028      	movs	r0, #40	@ 0x28
 8002916:	f000 fe7a 	bl	800360e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800291a:	bf00      	nop
 800291c:	3728      	adds	r7, #40	@ 0x28
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40023800 	.word	0x40023800
 8002928:	40020400 	.word	0x40020400
 800292c:	40020800 	.word	0x40020800

08002930 <ad717x_app_initialize>:

/* USER CODE BEGIN 4 */
int32_t ad717x_app_initialize(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b0dc      	sub	sp, #368	@ 0x170
 8002934:	af2c      	add	r7, sp, #176	@ 0xb0
	// Used to create the ad717x device
	ad717x_init_param ad717x_init = {
 8002936:	1d3b      	adds	r3, r7, #4
 8002938:	22bc      	movs	r2, #188	@ 0xbc
 800293a:	2100      	movs	r1, #0
 800293c:	4618      	mov	r0, r3
 800293e:	f005 ff20 	bl	8008782 <memset>
 8002942:	4b0f      	ldr	r3, [pc, #60]	@ (8002980 <ad717x_app_initialize+0x50>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	4b0e      	ldr	r3, [pc, #56]	@ (8002984 <ad717x_app_initialize+0x54>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	733b      	strb	r3, [r7, #12]
 800294e:	2303      	movs	r3, #3
 8002950:	737b      	strb	r3, [r7, #13]
 8002952:	2301      	movs	r3, #1
 8002954:	73bb      	strb	r3, [r7, #14]
 8002956:	2310      	movs	r3, #16
 8002958:	73fb      	strb	r3, [r7, #15]
 800295a:	2308      	movs	r3, #8
 800295c:	743b      	strb	r3, [r7, #16]
		8,						// Setup Number

	};

	// Initialze the device
	return (AD717X_Init(&pad717x_dev, ad717x_init));
 800295e:	4668      	mov	r0, sp
 8002960:	f107 0310 	add.w	r3, r7, #16
 8002964:	22b0      	movs	r2, #176	@ 0xb0
 8002966:	4619      	mov	r1, r3
 8002968:	f005 ffd1 	bl	800890e <memcpy>
 800296c:	1d3b      	adds	r3, r7, #4
 800296e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002970:	4805      	ldr	r0, [pc, #20]	@ (8002988 <ad717x_app_initialize+0x58>)
 8002972:	f7fe feed 	bl	8001750 <AD717X_Init>
 8002976:	4603      	mov	r3, r0
}
 8002978:	4618      	mov	r0, r3
 800297a:	37c0      	adds	r7, #192	@ 0xc0
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20000294 	.word	0x20000294
 8002984:	20000298 	.word	0x20000298
 8002988:	2001e648 	.word	0x2001e648

0800298c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800298c:	b590      	push	{r4, r7, lr}
 800298e:	b0a1      	sub	sp, #132	@ 0x84
 8002990:	af02      	add	r7, sp, #8
 8002992:	4603      	mov	r3, r0
 8002994:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == DRY_Pin) {
 8002996:	88fb      	ldrh	r3, [r7, #6]
 8002998:	2b80      	cmp	r3, #128	@ 0x80
 800299a:	f040 8129 	bne.w	8002bf0 <HAL_GPIO_EXTI_Callback+0x264>
	  adc_channel_offset++;
 800299e:	4b97      	ldr	r3, [pc, #604]	@ (8002bfc <HAL_GPIO_EXTI_Callback+0x270>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	3301      	adds	r3, #1
 80029a4:	4a95      	ldr	r2, [pc, #596]	@ (8002bfc <HAL_GPIO_EXTI_Callback+0x270>)
 80029a6:	6013      	str	r3, [r2, #0]
	  if(spi_status == READING)
 80029a8:	4b95      	ldr	r3, [pc, #596]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	f040 8091 	bne.w	8002ad6 <HAL_GPIO_EXTI_Callback+0x14a>
	  {
//		  uint8_t Tx = 0x40;
		  uint8_t Rx[8] = {0};
 80029b4:	2300      	movs	r3, #0
 80029b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80029b8:	2300      	movs	r3, #0
 80029ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
//		  Rx[0] = 0x40;
//		  HAL_SPI_TransmitReceive(SPI, &Tx, Rx, 2, 10);
//		  HAL_SPI_Receive(SPI, Rx, 1, 100);
//		  adc_channel_offset = Rx[0] & 0x0f;

			ad717x_st_reg *pReg = (ad717x_st_reg*)spi_read_reg.pReg;
 80029bc:	4b91      	ldr	r3, [pc, #580]	@ (8002c04 <HAL_GPIO_EXTI_Callback+0x278>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	667b      	str	r3, [r7, #100]	@ 0x64
//			uint8_t Rx[8] = {0};
			HAL_SPI_Transmit(SPI, &spi_read_reg.Tx, 1, 100);
 80029c2:	2364      	movs	r3, #100	@ 0x64
 80029c4:	2201      	movs	r2, #1
 80029c6:	498f      	ldr	r1, [pc, #572]	@ (8002c04 <HAL_GPIO_EXTI_Callback+0x278>)
 80029c8:	488f      	ldr	r0, [pc, #572]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x27c>)
 80029ca:	f002 fac4 	bl	8004f56 <HAL_SPI_Transmit>

			HAL_SPI_Receive(SPI, Rx, pReg->size, 100);
 80029ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80029d8:	2364      	movs	r3, #100	@ 0x64
 80029da:	488b      	ldr	r0, [pc, #556]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x27c>)
 80029dc:	f002 fbff 	bl	80051de <HAL_SPI_Receive>


			pReg->value = 0;
 80029e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029e2:	2200      	movs	r2, #0
 80029e4:	605a      	str	r2, [r3, #4]
			int data_size = pReg->size;
 80029e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	677b      	str	r3, [r7, #116]	@ 0x74
			if(pReg->addr == 0x04)
 80029ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d101      	bne.n	80029f8 <HAL_GPIO_EXTI_Callback+0x6c>
				data_size = 3;
 80029f4:	2303      	movs	r3, #3
 80029f6:	677b      	str	r3, [r7, #116]	@ 0x74
			for(int i = 0; i < data_size; i++) {
 80029f8:	2300      	movs	r3, #0
 80029fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80029fc:	e011      	b.n	8002a22 <HAL_GPIO_EXTI_Callback+0x96>
				pReg->value <<= 8;
 80029fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	021a      	lsls	r2, r3, #8
 8002a04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a06:	605a      	str	r2, [r3, #4]
				pReg->value += Rx[i];
 8002a08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8002a10:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002a12:	440a      	add	r2, r1
 8002a14:	7812      	ldrb	r2, [r2, #0]
 8002a16:	441a      	add	r2, r3
 8002a18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a1a:	605a      	str	r2, [r3, #4]
			for(int i = 0; i < data_size; i++) {
 8002a1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a1e:	3301      	adds	r3, #1
 8002a20:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a22:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002a24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a26:	429a      	cmp	r2, r3
 8002a28:	dbe9      	blt.n	80029fe <HAL_GPIO_EXTI_Callback+0x72>
			}
		  	spi_status = IDLE;
 8002a2a:	4b75      	ldr	r3, [pc, #468]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	701a      	strb	r2, [r3, #0]
		  	if(pReg->addr == 0x04) //if it is read data
 8002a30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d13f      	bne.n	8002ab8 <HAL_GPIO_EXTI_Callback+0x12c>
		  	{

		  		if(adc_sm == ADC_IDLE)
 8002a38:	4b74      	ldr	r3, [pc, #464]	@ (8002c0c <HAL_GPIO_EXTI_Callback+0x280>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d129      	bne.n	8002a96 <HAL_GPIO_EXTI_Callback+0x10a>
		  		{
		  			float data = (((float) pReg->value / (1<<23))-1) * 25;
 8002a42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	ee07 3a90 	vmov	s15, r3
 8002a4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a4e:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8002c10 <HAL_GPIO_EXTI_Callback+0x284>
 8002a52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a5e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a66:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
					char hexString[24];
					sprintf(hexString, "{inf,\r\n%u %.4f,end}", Rx[3], data);
 8002a6a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8002a6e:	461c      	mov	r4, r3
 8002a70:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002a72:	f7fd fd99 	bl	80005a8 <__aeabi_f2d>
 8002a76:	4602      	mov	r2, r0
 8002a78:	460b      	mov	r3, r1
 8002a7a:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8002a7e:	e9cd 2300 	strd	r2, r3, [sp]
 8002a82:	4622      	mov	r2, r4
 8002a84:	4963      	ldr	r1, [pc, #396]	@ (8002c14 <HAL_GPIO_EXTI_Callback+0x288>)
 8002a86:	f005 fe19 	bl	80086bc <siprintf>
					send_string(hexString);
 8002a8a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff faa0 	bl	8001fd4 <send_string>
		  spi_status = SENDING;
	  }
  } else {
      __NOP();
  }
}
 8002a94:	e0ad      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
		  			adc_channel_offset = Rx[3];
 8002a96:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	4b57      	ldr	r3, [pc, #348]	@ (8002bfc <HAL_GPIO_EXTI_Callback+0x270>)
 8002a9e:	601a      	str	r2, [r3, #0]
		  			adc_to_buf(pReg->value);
 8002aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fe fff5 	bl	8001a94 <adc_to_buf>
		  			adc_sm = ADC_IDLE;
 8002aaa:	4b58      	ldr	r3, [pc, #352]	@ (8002c0c <HAL_GPIO_EXTI_Callback+0x280>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
		  			spi_status = SENDING;
 8002ab0:	4b53      	ldr	r3, [pc, #332]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002ab2:	2206      	movs	r2, #6
 8002ab4:	701a      	strb	r2, [r3, #0]
}
 8002ab6:	e09c      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
				sprintf(hexString, "{inf,\r\n0x%04x,end}\r\n", (unsigned int)pReg->value);  // Format as hex string with "0x" prefix
 8002ab8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	461a      	mov	r2, r3
 8002abe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ac2:	4955      	ldr	r1, [pc, #340]	@ (8002c18 <HAL_GPIO_EXTI_Callback+0x28c>)
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f005 fdf9 	bl	80086bc <siprintf>
				send_string(hexString);
 8002aca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fa80 	bl	8001fd4 <send_string>
}
 8002ad4:	e08d      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == WRITING)
 8002ad6:	4b4a      	ldr	r3, [pc, #296]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d11c      	bne.n	8002b1a <HAL_GPIO_EXTI_Callback+0x18e>
		  ad717x_st_reg *pReg = (ad717x_st_reg*)spi_write_reg.pReg;
 8002ae0:	4b4e      	ldr	r3, [pc, #312]	@ (8002c1c <HAL_GPIO_EXTI_Callback+0x290>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	66bb      	str	r3, [r7, #104]	@ 0x68
		  HAL_SPI_Transmit(SPI, spi_write_reg.Tx, pReg->size + 1, 100);
 8002ae6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	3301      	adds	r3, #1
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	2364      	movs	r3, #100	@ 0x64
 8002af2:	494a      	ldr	r1, [pc, #296]	@ (8002c1c <HAL_GPIO_EXTI_Callback+0x290>)
 8002af4:	4844      	ldr	r0, [pc, #272]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002af6:	f002 fa2e 	bl	8004f56 <HAL_SPI_Transmit>
		  send_string("{inf,\r\nwrite done,end}\r\n");
 8002afa:	4849      	ldr	r0, [pc, #292]	@ (8002c20 <HAL_GPIO_EXTI_Callback+0x294>)
 8002afc:	f7ff fa6a 	bl	8001fd4 <send_string>
		  spi_status = IDLE;
 8002b00:	4b3f      	ldr	r3, [pc, #252]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	701a      	strb	r2, [r3, #0]
		  AD717X_ReadRegister(pad717x_dev, pReg->addr);
 8002b06:	4b47      	ldr	r3, [pc, #284]	@ (8002c24 <HAL_GPIO_EXTI_Callback+0x298>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	4619      	mov	r1, r3
 8002b12:	4610      	mov	r0, r2
 8002b14:	f7fe fc7e 	bl	8001414 <AD717X_ReadRegister>
}
 8002b18:	e06b      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == TRIGGER)
 8002b1a:	4b39      	ldr	r3, [pc, #228]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d103      	bne.n	8002b2c <HAL_GPIO_EXTI_Callback+0x1a0>
		spi_status = READING;
 8002b24:	4b36      	ldr	r3, [pc, #216]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002b26:	2202      	movs	r2, #2
 8002b28:	701a      	strb	r2, [r3, #0]
}
 8002b2a:	e062      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
	  else if (spi_status == GETID)
 8002b2c:	4b34      	ldr	r3, [pc, #208]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d12e      	bne.n	8002b94 <HAL_GPIO_EXTI_Callback+0x208>
		uint8_t Tx = 0x47;
 8002b36:	2347      	movs	r3, #71	@ 0x47
 8002b38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		uint8_t Rx[2] = {0};
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		HAL_SPI_Transmit(SPI, &Tx, 1, 10);
 8002b40:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 8002b44:	230a      	movs	r3, #10
 8002b46:	2201      	movs	r2, #1
 8002b48:	482f      	ldr	r0, [pc, #188]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002b4a:	f002 fa04 	bl	8004f56 <HAL_SPI_Transmit>
		HAL_SPI_Receive(SPI, Rx, 2, 100);
 8002b4e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002b52:	2364      	movs	r3, #100	@ 0x64
 8002b54:	2202      	movs	r2, #2
 8002b56:	482c      	ldr	r0, [pc, #176]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002b58:	f002 fb41 	bl	80051de <HAL_SPI_Receive>
		uint16_t receivedData = (Rx[0] << 8) | Rx[1];
 8002b5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b60:	021b      	lsls	r3, r3, #8
 8002b62:	b21a      	sxth	r2, r3
 8002b64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002b68:	b21b      	sxth	r3, r3
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	b21b      	sxth	r3, r3
 8002b6e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
		sprintf(hexString, "{inf,\r\n0x%04x,end}\r\n", receivedData);  // Format as hex string with "0x" prefix
 8002b72:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8002b76:	f107 030c 	add.w	r3, r7, #12
 8002b7a:	4927      	ldr	r1, [pc, #156]	@ (8002c18 <HAL_GPIO_EXTI_Callback+0x28c>)
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f005 fd9d 	bl	80086bc <siprintf>
		send_string(hexString);
 8002b82:	f107 030c 	add.w	r3, r7, #12
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff fa24 	bl	8001fd4 <send_string>
		spi_status = IDLE;
 8002b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]
}
 8002b92:	e02e      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == SENDING)
 8002b94:	4b1a      	ldr	r3, [pc, #104]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d109      	bne.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x226>
		  adc_sm = ADC_READING;
 8002b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c0c <HAL_GPIO_EXTI_Callback+0x280>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	701a      	strb	r2, [r3, #0]
		  AD717X_ReadRegister(pad717x_dev, 4);
 8002ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c24 <HAL_GPIO_EXTI_Callback+0x298>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2104      	movs	r1, #4
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fc32 	bl	8001414 <AD717X_ReadRegister>
}
 8002bb0:	e01f      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == CHANNEL_OFFSET)
 8002bb2:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b07      	cmp	r3, #7
 8002bba:	d11a      	bne.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
		  uint8_t Tx = 0x40;
 8002bbc:	2340      	movs	r3, #64	@ 0x40
 8002bbe:	72fb      	strb	r3, [r7, #11]
		  uint8_t Rx[2] = {0};
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	813b      	strh	r3, [r7, #8]
		  HAL_SPI_Transmit(SPI, &Tx, 1, 10);
 8002bc4:	f107 010b 	add.w	r1, r7, #11
 8002bc8:	230a      	movs	r3, #10
 8002bca:	2201      	movs	r2, #1
 8002bcc:	480e      	ldr	r0, [pc, #56]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002bce:	f002 f9c2 	bl	8004f56 <HAL_SPI_Transmit>
		  HAL_SPI_Receive(SPI, Rx, 2, 100);
 8002bd2:	f107 0108 	add.w	r1, r7, #8
 8002bd6:	2364      	movs	r3, #100	@ 0x64
 8002bd8:	2202      	movs	r2, #2
 8002bda:	480b      	ldr	r0, [pc, #44]	@ (8002c08 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002bdc:	f002 faff 	bl	80051de <HAL_SPI_Receive>
		  adc_channel_offset = Rx[1];
 8002be0:	7a7b      	ldrb	r3, [r7, #9]
 8002be2:	461a      	mov	r2, r3
 8002be4:	4b05      	ldr	r3, [pc, #20]	@ (8002bfc <HAL_GPIO_EXTI_Callback+0x270>)
 8002be6:	601a      	str	r2, [r3, #0]
		  spi_status = SENDING;
 8002be8:	4b05      	ldr	r3, [pc, #20]	@ (8002c00 <HAL_GPIO_EXTI_Callback+0x274>)
 8002bea:	2206      	movs	r2, #6
 8002bec:	701a      	strb	r2, [r3, #0]
}
 8002bee:	e000      	b.n	8002bf2 <HAL_GPIO_EXTI_Callback+0x266>
      __NOP();
 8002bf0:	bf00      	nop
}
 8002bf2:	bf00      	nop
 8002bf4:	377c      	adds	r7, #124	@ 0x7c
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd90      	pop	{r4, r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20001178 	.word	0x20001178
 8002c00:	2001e64c 	.word	0x2001e64c
 8002c04:	2001e650 	.word	0x2001e650
 8002c08:	2000048c 	.word	0x2000048c
 8002c0c:	2001e64d 	.word	0x2001e64d
 8002c10:	4b000000 	.word	0x4b000000
 8002c14:	0800a9a4 	.word	0x0800a9a4
 8002c18:	0800a9b8 	.word	0x0800a9b8
 8002c1c:	2001e658 	.word	0x2001e658
 8002c20:	0800a9d0 	.word	0x0800a9d0
 8002c24:	2001e648 	.word	0x2001e648

08002c28 <delay_us>:

void delay_us(uint32_t us)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	uint32_t t_start = htim2.Instance->CNT;
 8002c30:	4b09      	ldr	r3, [pc, #36]	@ (8002c58 <delay_us+0x30>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c36:	60fb      	str	r3, [r7, #12]
	while(htim2.Instance->CNT - t_start < us);
 8002c38:	bf00      	nop
 8002c3a:	4b07      	ldr	r3, [pc, #28]	@ (8002c58 <delay_us+0x30>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d8f7      	bhi.n	8002c3a <delay_us+0x12>
}
 8002c4a:	bf00      	nop
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	2000053c 	.word	0x2000053c

08002c5c <HAL_UART_TxCpltCallback>:
//		pReg->value += Rx[i];
//	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]

}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a15      	ldr	r2, [pc, #84]	@ (8002cd4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d124      	bne.n	8002ccc <HAL_TIM_PeriodElapsedCallback+0x5c>
	{
		if(ADC_EN)
 8002c82:	4b15      	ldr	r3, [pc, #84]	@ (8002cd8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_TIM_PeriodElapsedCallback+0x20>
			adc_window();
 8002c8c:	f7fe fe46 	bl	800191c <adc_window>
		if(DAC_EN)
 8002c90:	4b12      	ldr	r3, [pc, #72]	@ (8002cdc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d018      	beq.n	8002ccc <HAL_TIM_PeriodElapsedCallback+0x5c>
		{
			if(DAC_idx >= DAC_length)
 8002c9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002c9c:	881a      	ldrh	r2, [r3, #0]
 8002c9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ce4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d303      	bcc.n	8002cae <HAL_TIM_PeriodElapsedCallback+0x3e>
			{
				DAC_last_bulk = 1; // It should be in state machine and in next data sending, we send end pattern, also;
 8002ca6:	4b10      	ldr	r3, [pc, #64]	@ (8002ce8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]

				return;
 8002cac:	e00e      	b.n	8002ccc <HAL_TIM_PeriodElapsedCallback+0x5c>
			}
			dac_update(DAC_pattern[DAC_idx++]);
 8002cae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	b291      	uxth	r1, r2
 8002cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002cb8:	8011      	strh	r1, [r2, #0]
 8002cba:	4a0c      	ldr	r2, [pc, #48]	@ (8002cec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	4413      	add	r3, r2
 8002cc0:	edd3 7a00 	vldr	s15, [r3]
 8002cc4:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc8:	f7ff f856 	bl	8001d78 <dac_update>
		}
	}
}
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	2000117c 	.word	0x2000117c
 8002cdc:	2001e644 	.word	0x2001e644
 8002ce0:	2001e642 	.word	0x2001e642
 8002ce4:	2001e640 	.word	0x2001e640
 8002ce8:	2001e645 	.word	0x2001e645
 8002cec:	20001180 	.word	0x20001180

08002cf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf4:	b672      	cpsid	i
}
 8002cf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cf8:	bf00      	nop
 8002cfa:	e7fd      	b.n	8002cf8 <Error_Handler+0x8>

08002cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	607b      	str	r3, [r7, #4]
 8002d06:	4b10      	ldr	r3, [pc, #64]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d1a:	607b      	str	r3, [r7, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	603b      	str	r3, [r7, #0]
 8002d22:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d26:	4a08      	ldr	r2, [pc, #32]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d2e:	4b06      	ldr	r3, [pc, #24]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d36:	603b      	str	r3, [r7, #0]
 8002d38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002d3a:	2007      	movs	r0, #7
 8002d3c:	f000 fc40 	bl	80035c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40023800 	.word	0x40023800

08002d4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b08c      	sub	sp, #48	@ 0x30
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d54:	f107 031c 	add.w	r3, r7, #28
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
 8002d62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a32      	ldr	r2, [pc, #200]	@ (8002e34 <HAL_SPI_MspInit+0xe8>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d12c      	bne.n	8002dc8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	4b31      	ldr	r3, [pc, #196]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d76:	4a30      	ldr	r2, [pc, #192]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002d78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d7e:	4b2e      	ldr	r3, [pc, #184]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d86:	61bb      	str	r3, [r7, #24]
 8002d88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d92:	4a29      	ldr	r2, [pc, #164]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d9a:	4b27      	ldr	r3, [pc, #156]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	617b      	str	r3, [r7, #20]
 8002da4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002da6:	23e0      	movs	r3, #224	@ 0xe0
 8002da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002daa:	2302      	movs	r3, #2
 8002dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db2:	2303      	movs	r3, #3
 8002db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002db6:	2305      	movs	r3, #5
 8002db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dba:	f107 031c 	add.w	r3, r7, #28
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	481e      	ldr	r0, [pc, #120]	@ (8002e3c <HAL_SPI_MspInit+0xf0>)
 8002dc2:	f001 f841 	bl	8003e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002dc6:	e031      	b.n	8002e2c <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <HAL_SPI_MspInit+0xf4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d12c      	bne.n	8002e2c <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	4b18      	ldr	r3, [pc, #96]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	4a17      	ldr	r2, [pc, #92]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002ddc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002de2:	4b15      	ldr	r3, [pc, #84]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dea:	613b      	str	r3, [r7, #16]
 8002dec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	4b11      	ldr	r3, [pc, #68]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df6:	4a10      	ldr	r2, [pc, #64]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002df8:	f043 0302 	orr.w	r3, r3, #2
 8002dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8002e38 <HAL_SPI_MspInit+0xec>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002e0a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e10:	2302      	movs	r3, #2
 8002e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e1c:	2305      	movs	r3, #5
 8002e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e20:	f107 031c 	add.w	r3, r7, #28
 8002e24:	4619      	mov	r1, r3
 8002e26:	4807      	ldr	r0, [pc, #28]	@ (8002e44 <HAL_SPI_MspInit+0xf8>)
 8002e28:	f001 f80e 	bl	8003e48 <HAL_GPIO_Init>
}
 8002e2c:	bf00      	nop
 8002e2e:	3730      	adds	r7, #48	@ 0x30
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40013000 	.word	0x40013000
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	40020000 	.word	0x40020000
 8002e40:	40003800 	.word	0x40003800
 8002e44:	40020400 	.word	0x40020400

08002e48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e58:	d10e      	bne.n	8002e78 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	4b16      	ldr	r3, [pc, #88]	@ (8002eb8 <HAL_TIM_Base_MspInit+0x70>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	4a15      	ldr	r2, [pc, #84]	@ (8002eb8 <HAL_TIM_Base_MspInit+0x70>)
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e6a:	4b13      	ldr	r3, [pc, #76]	@ (8002eb8 <HAL_TIM_Base_MspInit+0x70>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	60fb      	str	r3, [r7, #12]
 8002e74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002e76:	e01a      	b.n	8002eae <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a0f      	ldr	r2, [pc, #60]	@ (8002ebc <HAL_TIM_Base_MspInit+0x74>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d115      	bne.n	8002eae <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]
 8002e86:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb8 <HAL_TIM_Base_MspInit+0x70>)
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8002eb8 <HAL_TIM_Base_MspInit+0x70>)
 8002e8c:	f043 0302 	orr.w	r3, r3, #2
 8002e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e92:	4b09      	ldr	r3, [pc, #36]	@ (8002eb8 <HAL_TIM_Base_MspInit+0x70>)
 8002e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	60bb      	str	r3, [r7, #8]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	201d      	movs	r0, #29
 8002ea4:	f000 fb97 	bl	80035d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ea8:	201d      	movs	r0, #29
 8002eaa:	f000 fbb0 	bl	800360e <HAL_NVIC_EnableIRQ>
}
 8002eae:	bf00      	nop
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40000400 	.word	0x40000400

08002ec0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08a      	sub	sp, #40	@ 0x28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	f107 0314 	add.w	r3, r7, #20
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
 8002ed6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a4c      	ldr	r2, [pc, #304]	@ (8003010 <HAL_UART_MspInit+0x150>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	f040 8092 	bne.w	8003008 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	4b4a      	ldr	r3, [pc, #296]	@ (8003014 <HAL_UART_MspInit+0x154>)
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	4a49      	ldr	r2, [pc, #292]	@ (8003014 <HAL_UART_MspInit+0x154>)
 8002eee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ef2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef4:	4b47      	ldr	r3, [pc, #284]	@ (8003014 <HAL_UART_MspInit+0x154>)
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efc:	613b      	str	r3, [r7, #16]
 8002efe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f00:	2300      	movs	r3, #0
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	4b43      	ldr	r3, [pc, #268]	@ (8003014 <HAL_UART_MspInit+0x154>)
 8002f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f08:	4a42      	ldr	r2, [pc, #264]	@ (8003014 <HAL_UART_MspInit+0x154>)
 8002f0a:	f043 0301 	orr.w	r3, r3, #1
 8002f0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f10:	4b40      	ldr	r3, [pc, #256]	@ (8003014 <HAL_UART_MspInit+0x154>)
 8002f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f1c:	230c      	movs	r3, #12
 8002f1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f20:	2302      	movs	r3, #2
 8002f22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f2c:	2307      	movs	r3, #7
 8002f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f30:	f107 0314 	add.w	r3, r7, #20
 8002f34:	4619      	mov	r1, r3
 8002f36:	4838      	ldr	r0, [pc, #224]	@ (8003018 <HAL_UART_MspInit+0x158>)
 8002f38:	f000 ff86 	bl	8003e48 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002f3c:	4b37      	ldr	r3, [pc, #220]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f3e:	4a38      	ldr	r2, [pc, #224]	@ (8003020 <HAL_UART_MspInit+0x160>)
 8002f40:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002f42:	4b36      	ldr	r3, [pc, #216]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f44:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f48:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f4a:	4b34      	ldr	r3, [pc, #208]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f50:	4b32      	ldr	r3, [pc, #200]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f56:	4b31      	ldr	r3, [pc, #196]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f5c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f64:	4b2d      	ldr	r3, [pc, #180]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002f6a:	4b2c      	ldr	r3, [pc, #176]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f70:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002f72:	4b2a      	ldr	r3, [pc, #168]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f74:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f78:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f7a:	4b28      	ldr	r3, [pc, #160]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002f80:	4826      	ldr	r0, [pc, #152]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f82:	f000 fb5f 	bl	8003644 <HAL_DMA_Init>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002f8c:	f7ff feb0 	bl	8002cf0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a22      	ldr	r2, [pc, #136]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f94:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f96:	4a21      	ldr	r2, [pc, #132]	@ (800301c <HAL_UART_MspInit+0x15c>)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002f9c:	4b21      	ldr	r3, [pc, #132]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002f9e:	4a22      	ldr	r2, [pc, #136]	@ (8003028 <HAL_UART_MspInit+0x168>)
 8002fa0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002fa2:	4b20      	ldr	r3, [pc, #128]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fa4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002fa8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002faa:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fac:	2240      	movs	r2, #64	@ 0x40
 8002fae:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fbc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fbe:	4b19      	ldr	r3, [pc, #100]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fc4:	4b17      	ldr	r3, [pc, #92]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002fca:	4b16      	ldr	r3, [pc, #88]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002fd0:	4b14      	ldr	r3, [pc, #80]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fd6:	4b13      	ldr	r3, [pc, #76]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002fdc:	4811      	ldr	r0, [pc, #68]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002fde:	f000 fb31 	bl	8003644 <HAL_DMA_Init>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002fe8:	f7ff fe82 	bl	8002cf0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a0d      	ldr	r2, [pc, #52]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002ff0:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8003024 <HAL_UART_MspInit+0x164>)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 2);
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	2026      	movs	r0, #38	@ 0x26
 8002ffe:	f000 faea 	bl	80035d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003002:	2026      	movs	r0, #38	@ 0x26
 8003004:	f000 fb03 	bl	800360e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003008:	bf00      	nop
 800300a:	3728      	adds	r7, #40	@ 0x28
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40004400 	.word	0x40004400
 8003014:	40023800 	.word	0x40023800
 8003018:	40020000 	.word	0x40020000
 800301c:	20000614 	.word	0x20000614
 8003020:	40026088 	.word	0x40026088
 8003024:	20000674 	.word	0x20000674
 8003028:	400260a0 	.word	0x400260a0

0800302c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003030:	bf00      	nop
 8003032:	e7fd      	b.n	8003030 <NMI_Handler+0x4>

08003034 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003038:	bf00      	nop
 800303a:	e7fd      	b.n	8003038 <HardFault_Handler+0x4>

0800303c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003040:	bf00      	nop
 8003042:	e7fd      	b.n	8003040 <MemManage_Handler+0x4>

08003044 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003048:	bf00      	nop
 800304a:	e7fd      	b.n	8003048 <BusFault_Handler+0x4>

0800304c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003050:	bf00      	nop
 8003052:	e7fd      	b.n	8003050 <UsageFault_Handler+0x4>

08003054 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003062:	b480      	push	{r7}
 8003064:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003066:	bf00      	nop
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003074:	bf00      	nop
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr

0800307e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003082:	f000 f989 	bl	8003398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	bd80      	pop	{r7, pc}
	...

0800308c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003090:	4802      	ldr	r0, [pc, #8]	@ (800309c <DMA1_Stream5_IRQHandler+0x10>)
 8003092:	f000 fc6f 	bl	8003974 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000614 	.word	0x20000614

080030a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80030a4:	4802      	ldr	r0, [pc, #8]	@ (80030b0 <DMA1_Stream6_IRQHandler+0x10>)
 80030a6:	f000 fc65 	bl	8003974 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20000674 	.word	0x20000674

080030b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRY_Pin);
 80030b8:	2080      	movs	r0, #128	@ 0x80
 80030ba:	f001 f873 	bl	80041a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030c8:	4802      	ldr	r0, [pc, #8]	@ (80030d4 <TIM3_IRQHandler+0x10>)
 80030ca:	f002 fdb5 	bl	8005c38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030ce:	bf00      	nop
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	20000584 	.word	0x20000584

080030d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80030dc:	4802      	ldr	r0, [pc, #8]	@ (80030e8 <USART2_IRQHandler+0x10>)
 80030de:	f003 fb51 	bl	8006784 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80030e2:	bf00      	nop
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	200005cc 	.word	0x200005cc

080030ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80030f0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80030f4:	f001 f856 	bl	80041a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80030f8:	bf00      	nop
 80030fa:	bd80      	pop	{r7, pc}

080030fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  return 1;
 8003100:	2301      	movs	r3, #1
}
 8003102:	4618      	mov	r0, r3
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <_kill>:

int _kill(int pid, int sig)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003116:	f005 fbcd 	bl	80088b4 <__errno>
 800311a:	4603      	mov	r3, r0
 800311c:	2216      	movs	r2, #22
 800311e:	601a      	str	r2, [r3, #0]
  return -1;
 8003120:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003124:	4618      	mov	r0, r3
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <_exit>:

void _exit (int status)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003134:	f04f 31ff 	mov.w	r1, #4294967295
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff ffe7 	bl	800310c <_kill>
  while (1) {}    /* Make sure we hang here */
 800313e:	bf00      	nop
 8003140:	e7fd      	b.n	800313e <_exit+0x12>

08003142 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b086      	sub	sp, #24
 8003146:	af00      	add	r7, sp, #0
 8003148:	60f8      	str	r0, [r7, #12]
 800314a:	60b9      	str	r1, [r7, #8]
 800314c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	e00a      	b.n	800316a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003154:	f3af 8000 	nop.w
 8003158:	4601      	mov	r1, r0
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	1c5a      	adds	r2, r3, #1
 800315e:	60ba      	str	r2, [r7, #8]
 8003160:	b2ca      	uxtb	r2, r1
 8003162:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	3301      	adds	r3, #1
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	429a      	cmp	r2, r3
 8003170:	dbf0      	blt.n	8003154 <_read+0x12>
  }

  return len;
 8003172:	687b      	ldr	r3, [r7, #4]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]
 800318c:	e009      	b.n	80031a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	60ba      	str	r2, [r7, #8]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	3301      	adds	r3, #1
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	dbf1      	blt.n	800318e <_write+0x12>
  }
  return len;
 80031aa:	687b      	ldr	r3, [r7, #4]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3718      	adds	r7, #24
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <_close>:

int _close(int file)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031dc:	605a      	str	r2, [r3, #4]
  return 0;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <_isatty>:

int _isatty(int file)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031f4:	2301      	movs	r3, #1
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003202:	b480      	push	{r7}
 8003204:	b085      	sub	sp, #20
 8003206:	af00      	add	r7, sp, #0
 8003208:	60f8      	str	r0, [r7, #12]
 800320a:	60b9      	str	r1, [r7, #8]
 800320c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003224:	4a14      	ldr	r2, [pc, #80]	@ (8003278 <_sbrk+0x5c>)
 8003226:	4b15      	ldr	r3, [pc, #84]	@ (800327c <_sbrk+0x60>)
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003230:	4b13      	ldr	r3, [pc, #76]	@ (8003280 <_sbrk+0x64>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d102      	bne.n	800323e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003238:	4b11      	ldr	r3, [pc, #68]	@ (8003280 <_sbrk+0x64>)
 800323a:	4a12      	ldr	r2, [pc, #72]	@ (8003284 <_sbrk+0x68>)
 800323c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800323e:	4b10      	ldr	r3, [pc, #64]	@ (8003280 <_sbrk+0x64>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4413      	add	r3, r2
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	429a      	cmp	r2, r3
 800324a:	d207      	bcs.n	800325c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800324c:	f005 fb32 	bl	80088b4 <__errno>
 8003250:	4603      	mov	r3, r0
 8003252:	220c      	movs	r2, #12
 8003254:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003256:	f04f 33ff 	mov.w	r3, #4294967295
 800325a:	e009      	b.n	8003270 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800325c:	4b08      	ldr	r3, [pc, #32]	@ (8003280 <_sbrk+0x64>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003262:	4b07      	ldr	r3, [pc, #28]	@ (8003280 <_sbrk+0x64>)
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4413      	add	r3, r2
 800326a:	4a05      	ldr	r2, [pc, #20]	@ (8003280 <_sbrk+0x64>)
 800326c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800326e:	68fb      	ldr	r3, [r7, #12]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	20020000 	.word	0x20020000
 800327c:	00000400 	.word	0x00000400
 8003280:	2001e668 	.word	0x2001e668
 8003284:	2001e7c0 	.word	0x2001e7c0

08003288 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800328c:	4b06      	ldr	r3, [pc, #24]	@ (80032a8 <SystemInit+0x20>)
 800328e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003292:	4a05      	ldr	r2, [pc, #20]	@ (80032a8 <SystemInit+0x20>)
 8003294:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003298:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800329c:	bf00      	nop
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	e000ed00 	.word	0xe000ed00

080032ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80032ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032b0:	480d      	ldr	r0, [pc, #52]	@ (80032e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80032b2:	490e      	ldr	r1, [pc, #56]	@ (80032ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80032b4:	4a0e      	ldr	r2, [pc, #56]	@ (80032f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032b8:	e002      	b.n	80032c0 <LoopCopyDataInit>

080032ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032be:	3304      	adds	r3, #4

080032c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032c4:	d3f9      	bcc.n	80032ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032c6:	4a0b      	ldr	r2, [pc, #44]	@ (80032f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80032c8:	4c0b      	ldr	r4, [pc, #44]	@ (80032f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80032ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032cc:	e001      	b.n	80032d2 <LoopFillZerobss>

080032ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032d0:	3204      	adds	r2, #4

080032d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032d4:	d3fb      	bcc.n	80032ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80032d6:	f7ff ffd7 	bl	8003288 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032da:	f005 faf1 	bl	80088c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032de:	f7ff f80f 	bl	8002300 <main>
  bx  lr    
 80032e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032ec:	20000470 	.word	0x20000470
  ldr r2, =_sidata
 80032f0:	0800adb8 	.word	0x0800adb8
  ldr r2, =_sbss
 80032f4:	20000470 	.word	0x20000470
  ldr r4, =_ebss
 80032f8:	2001e7bc 	.word	0x2001e7bc

080032fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032fc:	e7fe      	b.n	80032fc <ADC_IRQHandler>
	...

08003300 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003304:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <HAL_Init+0x34>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a0a      	ldr	r2, [pc, #40]	@ (8003334 <HAL_Init+0x34>)
 800330a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800330e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003310:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <HAL_Init+0x34>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a07      	ldr	r2, [pc, #28]	@ (8003334 <HAL_Init+0x34>)
 8003316:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800331a:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800331c:	2003      	movs	r0, #3
 800331e:	f000 f94f 	bl	80035c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003322:	2000      	movs	r0, #0
 8003324:	f000 f808 	bl	8003338 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003328:	f7ff fce8 	bl	8002cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	40023c00 	.word	0x40023c00

08003338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <HAL_InitTick+0x54>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	4b12      	ldr	r3, [pc, #72]	@ (8003390 <HAL_InitTick+0x58>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	4619      	mov	r1, r3
 800334a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800334e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003352:	fbb2 f3f3 	udiv	r3, r2, r3
 8003356:	4618      	mov	r0, r3
 8003358:	f000 f967 	bl	800362a <HAL_SYSTICK_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e00e      	b.n	8003384 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b0f      	cmp	r3, #15
 800336a:	d80a      	bhi.n	8003382 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800336c:	2200      	movs	r2, #0
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f000 f92f 	bl	80035d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003378:	4a06      	ldr	r2, [pc, #24]	@ (8003394 <HAL_InitTick+0x5c>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e000      	b.n	8003384 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
}
 8003384:	4618      	mov	r0, r3
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	2000029c 	.word	0x2000029c
 8003390:	200002a4 	.word	0x200002a4
 8003394:	200002a0 	.word	0x200002a0

08003398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800339c:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <HAL_IncTick+0x20>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	461a      	mov	r2, r3
 80033a2:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <HAL_IncTick+0x24>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4413      	add	r3, r2
 80033a8:	4a04      	ldr	r2, [pc, #16]	@ (80033bc <HAL_IncTick+0x24>)
 80033aa:	6013      	str	r3, [r2, #0]
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	200002a4 	.word	0x200002a4
 80033bc:	2001e66c 	.word	0x2001e66c

080033c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return uwTick;
 80033c4:	4b03      	ldr	r3, [pc, #12]	@ (80033d4 <HAL_GetTick+0x14>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	2001e66c 	.word	0x2001e66c

080033d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033e0:	f7ff ffee 	bl	80033c0 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d005      	beq.n	80033fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033f2:	4b0a      	ldr	r3, [pc, #40]	@ (800341c <HAL_Delay+0x44>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4413      	add	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033fe:	bf00      	nop
 8003400:	f7ff ffde 	bl	80033c0 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	429a      	cmp	r2, r3
 800340e:	d8f7      	bhi.n	8003400 <HAL_Delay+0x28>
  {
  }
}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	200002a4 	.word	0x200002a4

08003420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003430:	4b0c      	ldr	r3, [pc, #48]	@ (8003464 <__NVIC_SetPriorityGrouping+0x44>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800343c:	4013      	ands	r3, r2
 800343e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003448:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800344c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003452:	4a04      	ldr	r2, [pc, #16]	@ (8003464 <__NVIC_SetPriorityGrouping+0x44>)
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	60d3      	str	r3, [r2, #12]
}
 8003458:	bf00      	nop
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800346c:	4b04      	ldr	r3, [pc, #16]	@ (8003480 <__NVIC_GetPriorityGrouping+0x18>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	0a1b      	lsrs	r3, r3, #8
 8003472:	f003 0307 	and.w	r3, r3, #7
}
 8003476:	4618      	mov	r0, r3
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800348e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003492:	2b00      	cmp	r3, #0
 8003494:	db0b      	blt.n	80034ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003496:	79fb      	ldrb	r3, [r7, #7]
 8003498:	f003 021f 	and.w	r2, r3, #31
 800349c:	4907      	ldr	r1, [pc, #28]	@ (80034bc <__NVIC_EnableIRQ+0x38>)
 800349e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a2:	095b      	lsrs	r3, r3, #5
 80034a4:	2001      	movs	r0, #1
 80034a6:	fa00 f202 	lsl.w	r2, r0, r2
 80034aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	e000e100 	.word	0xe000e100

080034c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	6039      	str	r1, [r7, #0]
 80034ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	db0a      	blt.n	80034ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	490c      	ldr	r1, [pc, #48]	@ (800350c <__NVIC_SetPriority+0x4c>)
 80034da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034de:	0112      	lsls	r2, r2, #4
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	440b      	add	r3, r1
 80034e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034e8:	e00a      	b.n	8003500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	4908      	ldr	r1, [pc, #32]	@ (8003510 <__NVIC_SetPriority+0x50>)
 80034f0:	79fb      	ldrb	r3, [r7, #7]
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	3b04      	subs	r3, #4
 80034f8:	0112      	lsls	r2, r2, #4
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	440b      	add	r3, r1
 80034fe:	761a      	strb	r2, [r3, #24]
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	e000e100 	.word	0xe000e100
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003514:	b480      	push	{r7}
 8003516:	b089      	sub	sp, #36	@ 0x24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f1c3 0307 	rsb	r3, r3, #7
 800352e:	2b04      	cmp	r3, #4
 8003530:	bf28      	it	cs
 8003532:	2304      	movcs	r3, #4
 8003534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	3304      	adds	r3, #4
 800353a:	2b06      	cmp	r3, #6
 800353c:	d902      	bls.n	8003544 <NVIC_EncodePriority+0x30>
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	3b03      	subs	r3, #3
 8003542:	e000      	b.n	8003546 <NVIC_EncodePriority+0x32>
 8003544:	2300      	movs	r3, #0
 8003546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003548:	f04f 32ff 	mov.w	r2, #4294967295
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	401a      	ands	r2, r3
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800355c:	f04f 31ff 	mov.w	r1, #4294967295
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	fa01 f303 	lsl.w	r3, r1, r3
 8003566:	43d9      	mvns	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800356c:	4313      	orrs	r3, r2
         );
}
 800356e:	4618      	mov	r0, r3
 8003570:	3724      	adds	r7, #36	@ 0x24
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
	...

0800357c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3b01      	subs	r3, #1
 8003588:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800358c:	d301      	bcc.n	8003592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800358e:	2301      	movs	r3, #1
 8003590:	e00f      	b.n	80035b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003592:	4a0a      	ldr	r2, [pc, #40]	@ (80035bc <SysTick_Config+0x40>)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3b01      	subs	r3, #1
 8003598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800359a:	210f      	movs	r1, #15
 800359c:	f04f 30ff 	mov.w	r0, #4294967295
 80035a0:	f7ff ff8e 	bl	80034c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <SysTick_Config+0x40>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035aa:	4b04      	ldr	r3, [pc, #16]	@ (80035bc <SysTick_Config+0x40>)
 80035ac:	2207      	movs	r2, #7
 80035ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	e000e010 	.word	0xe000e010

080035c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7ff ff29 	bl	8003420 <__NVIC_SetPriorityGrouping>
}
 80035ce:	bf00      	nop
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b086      	sub	sp, #24
 80035da:	af00      	add	r7, sp, #0
 80035dc:	4603      	mov	r3, r0
 80035de:	60b9      	str	r1, [r7, #8]
 80035e0:	607a      	str	r2, [r7, #4]
 80035e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035e8:	f7ff ff3e 	bl	8003468 <__NVIC_GetPriorityGrouping>
 80035ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	68b9      	ldr	r1, [r7, #8]
 80035f2:	6978      	ldr	r0, [r7, #20]
 80035f4:	f7ff ff8e 	bl	8003514 <NVIC_EncodePriority>
 80035f8:	4602      	mov	r2, r0
 80035fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035fe:	4611      	mov	r1, r2
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff ff5d 	bl	80034c0 <__NVIC_SetPriority>
}
 8003606:	bf00      	nop
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b082      	sub	sp, #8
 8003612:	af00      	add	r7, sp, #0
 8003614:	4603      	mov	r3, r0
 8003616:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff ff31 	bl	8003484 <__NVIC_EnableIRQ>
}
 8003622:	bf00      	nop
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b082      	sub	sp, #8
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7ff ffa2 	bl	800357c <SysTick_Config>
 8003638:	4603      	mov	r3, r0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3708      	adds	r7, #8
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
	...

08003644 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003650:	f7ff feb6 	bl	80033c0 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e099      	b.n	8003794 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0201 	bic.w	r2, r2, #1
 800367e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003680:	e00f      	b.n	80036a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003682:	f7ff fe9d 	bl	80033c0 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b05      	cmp	r3, #5
 800368e:	d908      	bls.n	80036a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2220      	movs	r2, #32
 8003694:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2203      	movs	r2, #3
 800369a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e078      	b.n	8003794 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1e8      	bne.n	8003682 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	4b38      	ldr	r3, [pc, #224]	@ (800379c <HAL_DMA_Init+0x158>)
 80036bc:	4013      	ands	r3, r2
 80036be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d107      	bne.n	800370c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003704:	4313      	orrs	r3, r2
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4313      	orrs	r3, r2
 800370a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f023 0307 	bic.w	r3, r3, #7
 8003722:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003728:	697a      	ldr	r2, [r7, #20]
 800372a:	4313      	orrs	r3, r2
 800372c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003732:	2b04      	cmp	r3, #4
 8003734:	d117      	bne.n	8003766 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00e      	beq.n	8003766 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 fb01 	bl	8003d50 <DMA_CheckFifoParam>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2240      	movs	r2, #64	@ 0x40
 8003758:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003762:	2301      	movs	r3, #1
 8003764:	e016      	b.n	8003794 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fab8 	bl	8003ce4 <DMA_CalcBaseAndBitshift>
 8003774:	4603      	mov	r3, r0
 8003776:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377c:	223f      	movs	r2, #63	@ 0x3f
 800377e:	409a      	lsls	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3718      	adds	r7, #24
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	f010803f 	.word	0xf010803f

080037a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d101      	bne.n	80037c6 <HAL_DMA_Start_IT+0x26>
 80037c2:	2302      	movs	r3, #2
 80037c4:	e040      	b.n	8003848 <HAL_DMA_Start_IT+0xa8>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d12f      	bne.n	800383a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2202      	movs	r2, #2
 80037de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 fa4a 	bl	8003c88 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f8:	223f      	movs	r2, #63	@ 0x3f
 80037fa:	409a      	lsls	r2, r3
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0216 	orr.w	r2, r2, #22
 800380e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003814:	2b00      	cmp	r3, #0
 8003816:	d007      	beq.n	8003828 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0208 	orr.w	r2, r2, #8
 8003826:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f042 0201 	orr.w	r2, r2, #1
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	e005      	b.n	8003846 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003842:	2302      	movs	r3, #2
 8003844:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003846:	7dfb      	ldrb	r3, [r7, #23]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800385e:	f7ff fdaf 	bl	80033c0 <HAL_GetTick>
 8003862:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d008      	beq.n	8003882 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2280      	movs	r2, #128	@ 0x80
 8003874:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e052      	b.n	8003928 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0216 	bic.w	r2, r2, #22
 8003890:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	695a      	ldr	r2, [r3, #20]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038a0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d103      	bne.n	80038b2 <HAL_DMA_Abort+0x62>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d007      	beq.n	80038c2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 0208 	bic.w	r2, r2, #8
 80038c0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0201 	bic.w	r2, r2, #1
 80038d0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038d2:	e013      	b.n	80038fc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038d4:	f7ff fd74 	bl	80033c0 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b05      	cmp	r3, #5
 80038e0:	d90c      	bls.n	80038fc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2220      	movs	r2, #32
 80038e6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2203      	movs	r2, #3
 80038ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e015      	b.n	8003928 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1e4      	bne.n	80038d4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390e:	223f      	movs	r2, #63	@ 0x3f
 8003910:	409a      	lsls	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d004      	beq.n	800394e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2280      	movs	r2, #128	@ 0x80
 8003948:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e00c      	b.n	8003968 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2205      	movs	r2, #5
 8003952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 0201 	bic.w	r2, r2, #1
 8003964:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003980:	4b8e      	ldr	r3, [pc, #568]	@ (8003bbc <HAL_DMA_IRQHandler+0x248>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a8e      	ldr	r2, [pc, #568]	@ (8003bc0 <HAL_DMA_IRQHandler+0x24c>)
 8003986:	fba2 2303 	umull	r2, r3, r2, r3
 800398a:	0a9b      	lsrs	r3, r3, #10
 800398c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003992:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399e:	2208      	movs	r2, #8
 80039a0:	409a      	lsls	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d01a      	beq.n	80039e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d013      	beq.n	80039e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0204 	bic.w	r2, r2, #4
 80039c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039cc:	2208      	movs	r2, #8
 80039ce:	409a      	lsls	r2, r3
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d8:	f043 0201 	orr.w	r2, r3, #1
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e4:	2201      	movs	r2, #1
 80039e6:	409a      	lsls	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	4013      	ands	r3, r2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d012      	beq.n	8003a16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00b      	beq.n	8003a16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a02:	2201      	movs	r2, #1
 8003a04:	409a      	lsls	r2, r3
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0e:	f043 0202 	orr.w	r2, r3, #2
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a1a:	2204      	movs	r2, #4
 8003a1c:	409a      	lsls	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d012      	beq.n	8003a4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00b      	beq.n	8003a4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a38:	2204      	movs	r2, #4
 8003a3a:	409a      	lsls	r2, r3
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a44:	f043 0204 	orr.w	r2, r3, #4
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a50:	2210      	movs	r2, #16
 8003a52:	409a      	lsls	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d043      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0308 	and.w	r3, r3, #8
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d03c      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a6e:	2210      	movs	r2, #16
 8003a70:	409a      	lsls	r2, r3
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d018      	beq.n	8003ab6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d108      	bne.n	8003aa4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d024      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	4798      	blx	r3
 8003aa2:	e01f      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d01b      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4798      	blx	r3
 8003ab4:	e016      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d107      	bne.n	8003ad4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0208 	bic.w	r2, r2, #8
 8003ad2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae8:	2220      	movs	r2, #32
 8003aea:	409a      	lsls	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4013      	ands	r3, r2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 808f 	beq.w	8003c14 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0310 	and.w	r3, r3, #16
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 8087 	beq.w	8003c14 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	409a      	lsls	r2, r3
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b05      	cmp	r3, #5
 8003b1c:	d136      	bne.n	8003b8c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0216 	bic.w	r2, r2, #22
 8003b2c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	695a      	ldr	r2, [r3, #20]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b3c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d103      	bne.n	8003b4e <HAL_DMA_IRQHandler+0x1da>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 0208 	bic.w	r2, r2, #8
 8003b5c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b62:	223f      	movs	r2, #63	@ 0x3f
 8003b64:	409a      	lsls	r2, r3
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d07e      	beq.n	8003c80 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	4798      	blx	r3
        }
        return;
 8003b8a:	e079      	b.n	8003c80 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d01d      	beq.n	8003bd6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10d      	bne.n	8003bc4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d031      	beq.n	8003c14 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	4798      	blx	r3
 8003bb8:	e02c      	b.n	8003c14 <HAL_DMA_IRQHandler+0x2a0>
 8003bba:	bf00      	nop
 8003bbc:	2000029c 	.word	0x2000029c
 8003bc0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d023      	beq.n	8003c14 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4798      	blx	r3
 8003bd4:	e01e      	b.n	8003c14 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10f      	bne.n	8003c04 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 0210 	bic.w	r2, r2, #16
 8003bf2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d003      	beq.n	8003c14 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d032      	beq.n	8003c82 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d022      	beq.n	8003c6e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2205      	movs	r2, #5
 8003c2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0201 	bic.w	r2, r2, #1
 8003c3e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	3301      	adds	r3, #1
 8003c44:	60bb      	str	r3, [r7, #8]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d307      	bcc.n	8003c5c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f2      	bne.n	8003c40 <HAL_DMA_IRQHandler+0x2cc>
 8003c5a:	e000      	b.n	8003c5e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c5c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d005      	beq.n	8003c82 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	4798      	blx	r3
 8003c7e:	e000      	b.n	8003c82 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c80:	bf00      	nop
    }
  }
}
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
 8003c94:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ca4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	2b40      	cmp	r3, #64	@ 0x40
 8003cb4:	d108      	bne.n	8003cc8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003cc6:	e007      	b.n	8003cd8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	60da      	str	r2, [r3, #12]
}
 8003cd8:	bf00      	nop
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	3b10      	subs	r3, #16
 8003cf4:	4a14      	ldr	r2, [pc, #80]	@ (8003d48 <DMA_CalcBaseAndBitshift+0x64>)
 8003cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfa:	091b      	lsrs	r3, r3, #4
 8003cfc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cfe:	4a13      	ldr	r2, [pc, #76]	@ (8003d4c <DMA_CalcBaseAndBitshift+0x68>)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4413      	add	r3, r2
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d909      	bls.n	8003d26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d1a:	f023 0303 	bic.w	r3, r3, #3
 8003d1e:	1d1a      	adds	r2, r3, #4
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d24:	e007      	b.n	8003d36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d2e:	f023 0303 	bic.w	r3, r3, #3
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3714      	adds	r7, #20
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	aaaaaaab 	.word	0xaaaaaaab
 8003d4c:	0800aa2c 	.word	0x0800aa2c

08003d50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d11f      	bne.n	8003daa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d856      	bhi.n	8003e1e <DMA_CheckFifoParam+0xce>
 8003d70:	a201      	add	r2, pc, #4	@ (adr r2, 8003d78 <DMA_CheckFifoParam+0x28>)
 8003d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d76:	bf00      	nop
 8003d78:	08003d89 	.word	0x08003d89
 8003d7c:	08003d9b 	.word	0x08003d9b
 8003d80:	08003d89 	.word	0x08003d89
 8003d84:	08003e1f 	.word	0x08003e1f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d046      	beq.n	8003e22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d98:	e043      	b.n	8003e22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003da2:	d140      	bne.n	8003e26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003da8:	e03d      	b.n	8003e26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003db2:	d121      	bne.n	8003df8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d837      	bhi.n	8003e2a <DMA_CheckFifoParam+0xda>
 8003dba:	a201      	add	r2, pc, #4	@ (adr r2, 8003dc0 <DMA_CheckFifoParam+0x70>)
 8003dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc0:	08003dd1 	.word	0x08003dd1
 8003dc4:	08003dd7 	.word	0x08003dd7
 8003dc8:	08003dd1 	.word	0x08003dd1
 8003dcc:	08003de9 	.word	0x08003de9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003dd4:	e030      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dda:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d025      	beq.n	8003e2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003de6:	e022      	b.n	8003e2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003df0:	d11f      	bne.n	8003e32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003df6:	e01c      	b.n	8003e32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d903      	bls.n	8003e06 <DMA_CheckFifoParam+0xb6>
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2b03      	cmp	r3, #3
 8003e02:	d003      	beq.n	8003e0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e04:	e018      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	73fb      	strb	r3, [r7, #15]
      break;
 8003e0a:	e015      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00e      	beq.n	8003e36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e1c:	e00b      	b.n	8003e36 <DMA_CheckFifoParam+0xe6>
      break;
 8003e1e:	bf00      	nop
 8003e20:	e00a      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      break;
 8003e22:	bf00      	nop
 8003e24:	e008      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      break;
 8003e26:	bf00      	nop
 8003e28:	e006      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      break;
 8003e2a:	bf00      	nop
 8003e2c:	e004      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      break;
 8003e2e:	bf00      	nop
 8003e30:	e002      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e32:	bf00      	nop
 8003e34:	e000      	b.n	8003e38 <DMA_CheckFifoParam+0xe8>
      break;
 8003e36:	bf00      	nop
    }
  } 
  
  return status; 
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3714      	adds	r7, #20
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop

08003e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b089      	sub	sp, #36	@ 0x24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e52:	2300      	movs	r3, #0
 8003e54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e56:	2300      	movs	r3, #0
 8003e58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e5e:	2300      	movs	r3, #0
 8003e60:	61fb      	str	r3, [r7, #28]
 8003e62:	e165      	b.n	8004130 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e64:	2201      	movs	r2, #1
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	4013      	ands	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	f040 8154 	bne.w	800412a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d005      	beq.n	8003e9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d130      	bne.n	8003efc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eaa:	43db      	mvns	r3, r3
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4013      	ands	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	091b      	lsrs	r3, r3, #4
 8003ee6:	f003 0201 	and.w	r2, r3, #1
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f003 0303 	and.w	r3, r3, #3
 8003f04:	2b03      	cmp	r3, #3
 8003f06:	d017      	beq.n	8003f38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	005b      	lsls	r3, r3, #1
 8003f12:	2203      	movs	r2, #3
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	43db      	mvns	r3, r3
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f003 0303 	and.w	r3, r3, #3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d123      	bne.n	8003f8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	08da      	lsrs	r2, r3, #3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	3208      	adds	r2, #8
 8003f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	f003 0307 	and.w	r3, r3, #7
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	220f      	movs	r2, #15
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	691a      	ldr	r2, [r3, #16]
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f003 0307 	and.w	r3, r3, #7
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	08da      	lsrs	r2, r3, #3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	3208      	adds	r2, #8
 8003f86:	69b9      	ldr	r1, [r7, #24]
 8003f88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	2203      	movs	r2, #3
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f003 0203 	and.w	r2, r3, #3
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 80ae 	beq.w	800412a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60fb      	str	r3, [r7, #12]
 8003fd2:	4b5d      	ldr	r3, [pc, #372]	@ (8004148 <HAL_GPIO_Init+0x300>)
 8003fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd6:	4a5c      	ldr	r2, [pc, #368]	@ (8004148 <HAL_GPIO_Init+0x300>)
 8003fd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fde:	4b5a      	ldr	r3, [pc, #360]	@ (8004148 <HAL_GPIO_Init+0x300>)
 8003fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fe6:	60fb      	str	r3, [r7, #12]
 8003fe8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fea:	4a58      	ldr	r2, [pc, #352]	@ (800414c <HAL_GPIO_Init+0x304>)
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	089b      	lsrs	r3, r3, #2
 8003ff0:	3302      	adds	r3, #2
 8003ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	220f      	movs	r2, #15
 8004002:	fa02 f303 	lsl.w	r3, r2, r3
 8004006:	43db      	mvns	r3, r3
 8004008:	69ba      	ldr	r2, [r7, #24]
 800400a:	4013      	ands	r3, r2
 800400c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a4f      	ldr	r2, [pc, #316]	@ (8004150 <HAL_GPIO_Init+0x308>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d025      	beq.n	8004062 <HAL_GPIO_Init+0x21a>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a4e      	ldr	r2, [pc, #312]	@ (8004154 <HAL_GPIO_Init+0x30c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d01f      	beq.n	800405e <HAL_GPIO_Init+0x216>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a4d      	ldr	r2, [pc, #308]	@ (8004158 <HAL_GPIO_Init+0x310>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d019      	beq.n	800405a <HAL_GPIO_Init+0x212>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a4c      	ldr	r2, [pc, #304]	@ (800415c <HAL_GPIO_Init+0x314>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d013      	beq.n	8004056 <HAL_GPIO_Init+0x20e>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a4b      	ldr	r2, [pc, #300]	@ (8004160 <HAL_GPIO_Init+0x318>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d00d      	beq.n	8004052 <HAL_GPIO_Init+0x20a>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a4a      	ldr	r2, [pc, #296]	@ (8004164 <HAL_GPIO_Init+0x31c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d007      	beq.n	800404e <HAL_GPIO_Init+0x206>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a49      	ldr	r2, [pc, #292]	@ (8004168 <HAL_GPIO_Init+0x320>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d101      	bne.n	800404a <HAL_GPIO_Init+0x202>
 8004046:	2306      	movs	r3, #6
 8004048:	e00c      	b.n	8004064 <HAL_GPIO_Init+0x21c>
 800404a:	2307      	movs	r3, #7
 800404c:	e00a      	b.n	8004064 <HAL_GPIO_Init+0x21c>
 800404e:	2305      	movs	r3, #5
 8004050:	e008      	b.n	8004064 <HAL_GPIO_Init+0x21c>
 8004052:	2304      	movs	r3, #4
 8004054:	e006      	b.n	8004064 <HAL_GPIO_Init+0x21c>
 8004056:	2303      	movs	r3, #3
 8004058:	e004      	b.n	8004064 <HAL_GPIO_Init+0x21c>
 800405a:	2302      	movs	r3, #2
 800405c:	e002      	b.n	8004064 <HAL_GPIO_Init+0x21c>
 800405e:	2301      	movs	r3, #1
 8004060:	e000      	b.n	8004064 <HAL_GPIO_Init+0x21c>
 8004062:	2300      	movs	r3, #0
 8004064:	69fa      	ldr	r2, [r7, #28]
 8004066:	f002 0203 	and.w	r2, r2, #3
 800406a:	0092      	lsls	r2, r2, #2
 800406c:	4093      	lsls	r3, r2
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	4313      	orrs	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004074:	4935      	ldr	r1, [pc, #212]	@ (800414c <HAL_GPIO_Init+0x304>)
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	089b      	lsrs	r3, r3, #2
 800407a:	3302      	adds	r3, #2
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004082:	4b3a      	ldr	r3, [pc, #232]	@ (800416c <HAL_GPIO_Init+0x324>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	43db      	mvns	r3, r3
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	4013      	ands	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d003      	beq.n	80040a6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040a6:	4a31      	ldr	r2, [pc, #196]	@ (800416c <HAL_GPIO_Init+0x324>)
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040ac:	4b2f      	ldr	r3, [pc, #188]	@ (800416c <HAL_GPIO_Init+0x324>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	43db      	mvns	r3, r3
 80040b6:	69ba      	ldr	r2, [r7, #24]
 80040b8:	4013      	ands	r3, r2
 80040ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d003      	beq.n	80040d0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80040c8:	69ba      	ldr	r2, [r7, #24]
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040d0:	4a26      	ldr	r2, [pc, #152]	@ (800416c <HAL_GPIO_Init+0x324>)
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040d6:	4b25      	ldr	r3, [pc, #148]	@ (800416c <HAL_GPIO_Init+0x324>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	43db      	mvns	r3, r3
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	4013      	ands	r3, r2
 80040e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040fa:	4a1c      	ldr	r2, [pc, #112]	@ (800416c <HAL_GPIO_Init+0x324>)
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004100:	4b1a      	ldr	r3, [pc, #104]	@ (800416c <HAL_GPIO_Init+0x324>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	43db      	mvns	r3, r3
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4013      	ands	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d003      	beq.n	8004124 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	4313      	orrs	r3, r2
 8004122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004124:	4a11      	ldr	r2, [pc, #68]	@ (800416c <HAL_GPIO_Init+0x324>)
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	3301      	adds	r3, #1
 800412e:	61fb      	str	r3, [r7, #28]
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	2b0f      	cmp	r3, #15
 8004134:	f67f ae96 	bls.w	8003e64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004138:	bf00      	nop
 800413a:	bf00      	nop
 800413c:	3724      	adds	r7, #36	@ 0x24
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	40023800 	.word	0x40023800
 800414c:	40013800 	.word	0x40013800
 8004150:	40020000 	.word	0x40020000
 8004154:	40020400 	.word	0x40020400
 8004158:	40020800 	.word	0x40020800
 800415c:	40020c00 	.word	0x40020c00
 8004160:	40021000 	.word	0x40021000
 8004164:	40021400 	.word	0x40021400
 8004168:	40021800 	.word	0x40021800
 800416c:	40013c00 	.word	0x40013c00

08004170 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	807b      	strh	r3, [r7, #2]
 800417c:	4613      	mov	r3, r2
 800417e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004180:	787b      	ldrb	r3, [r7, #1]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004186:	887a      	ldrh	r2, [r7, #2]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800418c:	e003      	b.n	8004196 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800418e:	887b      	ldrh	r3, [r7, #2]
 8004190:	041a      	lsls	r2, r3, #16
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	619a      	str	r2, [r3, #24]
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
	...

080041a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	4603      	mov	r3, r0
 80041ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80041ae:	4b08      	ldr	r3, [pc, #32]	@ (80041d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041b0:	695a      	ldr	r2, [r3, #20]
 80041b2:	88fb      	ldrh	r3, [r7, #6]
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d006      	beq.n	80041c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041ba:	4a05      	ldr	r2, [pc, #20]	@ (80041d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041bc:	88fb      	ldrh	r3, [r7, #6]
 80041be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041c0:	88fb      	ldrh	r3, [r7, #6]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fe fbe2 	bl	800298c <HAL_GPIO_EXTI_Callback>
  }
}
 80041c8:	bf00      	nop
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40013c00 	.word	0x40013c00

080041d4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80041da:	2300      	movs	r3, #0
 80041dc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80041de:	2300      	movs	r3, #0
 80041e0:	603b      	str	r3, [r7, #0]
 80041e2:	4b20      	ldr	r3, [pc, #128]	@ (8004264 <HAL_PWREx_EnableOverDrive+0x90>)
 80041e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e6:	4a1f      	ldr	r2, [pc, #124]	@ (8004264 <HAL_PWREx_EnableOverDrive+0x90>)
 80041e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004264 <HAL_PWREx_EnableOverDrive+0x90>)
 80041f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f6:	603b      	str	r3, [r7, #0]
 80041f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80041fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004268 <HAL_PWREx_EnableOverDrive+0x94>)
 80041fc:	2201      	movs	r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004200:	f7ff f8de 	bl	80033c0 <HAL_GetTick>
 8004204:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004206:	e009      	b.n	800421c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004208:	f7ff f8da 	bl	80033c0 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004216:	d901      	bls.n	800421c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e01f      	b.n	800425c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800421c:	4b13      	ldr	r3, [pc, #76]	@ (800426c <HAL_PWREx_EnableOverDrive+0x98>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004224:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004228:	d1ee      	bne.n	8004208 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800422a:	4b11      	ldr	r3, [pc, #68]	@ (8004270 <HAL_PWREx_EnableOverDrive+0x9c>)
 800422c:	2201      	movs	r2, #1
 800422e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004230:	f7ff f8c6 	bl	80033c0 <HAL_GetTick>
 8004234:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004236:	e009      	b.n	800424c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004238:	f7ff f8c2 	bl	80033c0 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004246:	d901      	bls.n	800424c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e007      	b.n	800425c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800424c:	4b07      	ldr	r3, [pc, #28]	@ (800426c <HAL_PWREx_EnableOverDrive+0x98>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004254:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004258:	d1ee      	bne.n	8004238 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40023800 	.word	0x40023800
 8004268:	420e0040 	.word	0x420e0040
 800426c:	40007000 	.word	0x40007000
 8004270:	420e0044 	.word	0x420e0044

08004274 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d101      	bne.n	8004288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e0cc      	b.n	8004422 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004288:	4b68      	ldr	r3, [pc, #416]	@ (800442c <HAL_RCC_ClockConfig+0x1b8>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 030f 	and.w	r3, r3, #15
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	429a      	cmp	r2, r3
 8004294:	d90c      	bls.n	80042b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004296:	4b65      	ldr	r3, [pc, #404]	@ (800442c <HAL_RCC_ClockConfig+0x1b8>)
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	b2d2      	uxtb	r2, r2
 800429c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800429e:	4b63      	ldr	r3, [pc, #396]	@ (800442c <HAL_RCC_ClockConfig+0x1b8>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 030f 	and.w	r3, r3, #15
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d001      	beq.n	80042b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0b8      	b.n	8004422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d020      	beq.n	80042fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042c8:	4b59      	ldr	r3, [pc, #356]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	4a58      	ldr	r2, [pc, #352]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80042ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80042d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0308 	and.w	r3, r3, #8
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042e0:	4b53      	ldr	r3, [pc, #332]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	4a52      	ldr	r2, [pc, #328]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80042e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80042ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ec:	4b50      	ldr	r3, [pc, #320]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	494d      	ldr	r1, [pc, #308]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	2b00      	cmp	r3, #0
 8004308:	d044      	beq.n	8004394 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d107      	bne.n	8004322 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004312:	4b47      	ldr	r3, [pc, #284]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d119      	bne.n	8004352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e07f      	b.n	8004422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b02      	cmp	r3, #2
 8004328:	d003      	beq.n	8004332 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800432e:	2b03      	cmp	r3, #3
 8004330:	d107      	bne.n	8004342 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004332:	4b3f      	ldr	r3, [pc, #252]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e06f      	b.n	8004422 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004342:	4b3b      	ldr	r3, [pc, #236]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e067      	b.n	8004422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004352:	4b37      	ldr	r3, [pc, #220]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	f023 0203 	bic.w	r2, r3, #3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	4934      	ldr	r1, [pc, #208]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 8004360:	4313      	orrs	r3, r2
 8004362:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004364:	f7ff f82c 	bl	80033c0 <HAL_GetTick>
 8004368:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436a:	e00a      	b.n	8004382 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800436c:	f7ff f828 	bl	80033c0 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800437a:	4293      	cmp	r3, r2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e04f      	b.n	8004422 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004382:	4b2b      	ldr	r3, [pc, #172]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f003 020c 	and.w	r2, r3, #12
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	429a      	cmp	r2, r3
 8004392:	d1eb      	bne.n	800436c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004394:	4b25      	ldr	r3, [pc, #148]	@ (800442c <HAL_RCC_ClockConfig+0x1b8>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 030f 	and.w	r3, r3, #15
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d20c      	bcs.n	80043bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a2:	4b22      	ldr	r3, [pc, #136]	@ (800442c <HAL_RCC_ClockConfig+0x1b8>)
 80043a4:	683a      	ldr	r2, [r7, #0]
 80043a6:	b2d2      	uxtb	r2, r2
 80043a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043aa:	4b20      	ldr	r3, [pc, #128]	@ (800442c <HAL_RCC_ClockConfig+0x1b8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	683a      	ldr	r2, [r7, #0]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d001      	beq.n	80043bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e032      	b.n	8004422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0304 	and.w	r3, r3, #4
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d008      	beq.n	80043da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043c8:	4b19      	ldr	r3, [pc, #100]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	4916      	ldr	r1, [pc, #88]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d009      	beq.n	80043fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043e6:	4b12      	ldr	r3, [pc, #72]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	00db      	lsls	r3, r3, #3
 80043f4:	490e      	ldr	r1, [pc, #56]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043fa:	f000 f855 	bl	80044a8 <HAL_RCC_GetSysClockFreq>
 80043fe:	4602      	mov	r2, r0
 8004400:	4b0b      	ldr	r3, [pc, #44]	@ (8004430 <HAL_RCC_ClockConfig+0x1bc>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	490a      	ldr	r1, [pc, #40]	@ (8004434 <HAL_RCC_ClockConfig+0x1c0>)
 800440c:	5ccb      	ldrb	r3, [r1, r3]
 800440e:	fa22 f303 	lsr.w	r3, r2, r3
 8004412:	4a09      	ldr	r2, [pc, #36]	@ (8004438 <HAL_RCC_ClockConfig+0x1c4>)
 8004414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004416:	4b09      	ldr	r3, [pc, #36]	@ (800443c <HAL_RCC_ClockConfig+0x1c8>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f7fe ff8c 	bl	8003338 <HAL_InitTick>

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	40023c00 	.word	0x40023c00
 8004430:	40023800 	.word	0x40023800
 8004434:	0800aa14 	.word	0x0800aa14
 8004438:	2000029c 	.word	0x2000029c
 800443c:	200002a0 	.word	0x200002a0

08004440 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004444:	4b03      	ldr	r3, [pc, #12]	@ (8004454 <HAL_RCC_GetHCLKFreq+0x14>)
 8004446:	681b      	ldr	r3, [r3, #0]
}
 8004448:	4618      	mov	r0, r3
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	2000029c 	.word	0x2000029c

08004458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800445c:	f7ff fff0 	bl	8004440 <HAL_RCC_GetHCLKFreq>
 8004460:	4602      	mov	r2, r0
 8004462:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	0a9b      	lsrs	r3, r3, #10
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	4903      	ldr	r1, [pc, #12]	@ (800447c <HAL_RCC_GetPCLK1Freq+0x24>)
 800446e:	5ccb      	ldrb	r3, [r1, r3]
 8004470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004474:	4618      	mov	r0, r3
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40023800 	.word	0x40023800
 800447c:	0800aa24 	.word	0x0800aa24

08004480 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004484:	f7ff ffdc 	bl	8004440 <HAL_RCC_GetHCLKFreq>
 8004488:	4602      	mov	r2, r0
 800448a:	4b05      	ldr	r3, [pc, #20]	@ (80044a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	0b5b      	lsrs	r3, r3, #13
 8004490:	f003 0307 	and.w	r3, r3, #7
 8004494:	4903      	ldr	r1, [pc, #12]	@ (80044a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004496:	5ccb      	ldrb	r3, [r1, r3]
 8004498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800449c:	4618      	mov	r0, r3
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40023800 	.word	0x40023800
 80044a4:	0800aa24 	.word	0x0800aa24

080044a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044ac:	b0ae      	sub	sp, #184	@ 0xb8
 80044ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80044b6:	2300      	movs	r3, #0
 80044b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80044c8:	2300      	movs	r3, #0
 80044ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044ce:	4bcb      	ldr	r3, [pc, #812]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 030c 	and.w	r3, r3, #12
 80044d6:	2b0c      	cmp	r3, #12
 80044d8:	f200 8206 	bhi.w	80048e8 <HAL_RCC_GetSysClockFreq+0x440>
 80044dc:	a201      	add	r2, pc, #4	@ (adr r2, 80044e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80044de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e2:	bf00      	nop
 80044e4:	08004519 	.word	0x08004519
 80044e8:	080048e9 	.word	0x080048e9
 80044ec:	080048e9 	.word	0x080048e9
 80044f0:	080048e9 	.word	0x080048e9
 80044f4:	08004521 	.word	0x08004521
 80044f8:	080048e9 	.word	0x080048e9
 80044fc:	080048e9 	.word	0x080048e9
 8004500:	080048e9 	.word	0x080048e9
 8004504:	08004529 	.word	0x08004529
 8004508:	080048e9 	.word	0x080048e9
 800450c:	080048e9 	.word	0x080048e9
 8004510:	080048e9 	.word	0x080048e9
 8004514:	08004719 	.word	0x08004719
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004518:	4bb9      	ldr	r3, [pc, #740]	@ (8004800 <HAL_RCC_GetSysClockFreq+0x358>)
 800451a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800451e:	e1e7      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004520:	4bb8      	ldr	r3, [pc, #736]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004522:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004526:	e1e3      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004528:	4bb4      	ldr	r3, [pc, #720]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004530:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004534:	4bb1      	ldr	r3, [pc, #708]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d071      	beq.n	8004624 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004540:	4bae      	ldr	r3, [pc, #696]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	099b      	lsrs	r3, r3, #6
 8004546:	2200      	movs	r2, #0
 8004548:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800454c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004550:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004558:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800455c:	2300      	movs	r3, #0
 800455e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004562:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004566:	4622      	mov	r2, r4
 8004568:	462b      	mov	r3, r5
 800456a:	f04f 0000 	mov.w	r0, #0
 800456e:	f04f 0100 	mov.w	r1, #0
 8004572:	0159      	lsls	r1, r3, #5
 8004574:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004578:	0150      	lsls	r0, r2, #5
 800457a:	4602      	mov	r2, r0
 800457c:	460b      	mov	r3, r1
 800457e:	4621      	mov	r1, r4
 8004580:	1a51      	subs	r1, r2, r1
 8004582:	6439      	str	r1, [r7, #64]	@ 0x40
 8004584:	4629      	mov	r1, r5
 8004586:	eb63 0301 	sbc.w	r3, r3, r1
 800458a:	647b      	str	r3, [r7, #68]	@ 0x44
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	f04f 0300 	mov.w	r3, #0
 8004594:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004598:	4649      	mov	r1, r9
 800459a:	018b      	lsls	r3, r1, #6
 800459c:	4641      	mov	r1, r8
 800459e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045a2:	4641      	mov	r1, r8
 80045a4:	018a      	lsls	r2, r1, #6
 80045a6:	4641      	mov	r1, r8
 80045a8:	1a51      	subs	r1, r2, r1
 80045aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80045ac:	4649      	mov	r1, r9
 80045ae:	eb63 0301 	sbc.w	r3, r3, r1
 80045b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045b4:	f04f 0200 	mov.w	r2, #0
 80045b8:	f04f 0300 	mov.w	r3, #0
 80045bc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80045c0:	4649      	mov	r1, r9
 80045c2:	00cb      	lsls	r3, r1, #3
 80045c4:	4641      	mov	r1, r8
 80045c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045ca:	4641      	mov	r1, r8
 80045cc:	00ca      	lsls	r2, r1, #3
 80045ce:	4610      	mov	r0, r2
 80045d0:	4619      	mov	r1, r3
 80045d2:	4603      	mov	r3, r0
 80045d4:	4622      	mov	r2, r4
 80045d6:	189b      	adds	r3, r3, r2
 80045d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80045da:	462b      	mov	r3, r5
 80045dc:	460a      	mov	r2, r1
 80045de:	eb42 0303 	adc.w	r3, r2, r3
 80045e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80045e4:	f04f 0200 	mov.w	r2, #0
 80045e8:	f04f 0300 	mov.w	r3, #0
 80045ec:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045f0:	4629      	mov	r1, r5
 80045f2:	024b      	lsls	r3, r1, #9
 80045f4:	4621      	mov	r1, r4
 80045f6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045fa:	4621      	mov	r1, r4
 80045fc:	024a      	lsls	r2, r1, #9
 80045fe:	4610      	mov	r0, r2
 8004600:	4619      	mov	r1, r3
 8004602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004606:	2200      	movs	r2, #0
 8004608:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800460c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004610:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004614:	f7fc faf8 	bl	8000c08 <__aeabi_uldivmod>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	4613      	mov	r3, r2
 800461e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004622:	e067      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004624:	4b75      	ldr	r3, [pc, #468]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	099b      	lsrs	r3, r3, #6
 800462a:	2200      	movs	r2, #0
 800462c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004630:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004634:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800463c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800463e:	2300      	movs	r3, #0
 8004640:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004642:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004646:	4622      	mov	r2, r4
 8004648:	462b      	mov	r3, r5
 800464a:	f04f 0000 	mov.w	r0, #0
 800464e:	f04f 0100 	mov.w	r1, #0
 8004652:	0159      	lsls	r1, r3, #5
 8004654:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004658:	0150      	lsls	r0, r2, #5
 800465a:	4602      	mov	r2, r0
 800465c:	460b      	mov	r3, r1
 800465e:	4621      	mov	r1, r4
 8004660:	1a51      	subs	r1, r2, r1
 8004662:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004664:	4629      	mov	r1, r5
 8004666:	eb63 0301 	sbc.w	r3, r3, r1
 800466a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800466c:	f04f 0200 	mov.w	r2, #0
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004678:	4649      	mov	r1, r9
 800467a:	018b      	lsls	r3, r1, #6
 800467c:	4641      	mov	r1, r8
 800467e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004682:	4641      	mov	r1, r8
 8004684:	018a      	lsls	r2, r1, #6
 8004686:	4641      	mov	r1, r8
 8004688:	ebb2 0a01 	subs.w	sl, r2, r1
 800468c:	4649      	mov	r1, r9
 800468e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004692:	f04f 0200 	mov.w	r2, #0
 8004696:	f04f 0300 	mov.w	r3, #0
 800469a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800469e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80046a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046a6:	4692      	mov	sl, r2
 80046a8:	469b      	mov	fp, r3
 80046aa:	4623      	mov	r3, r4
 80046ac:	eb1a 0303 	adds.w	r3, sl, r3
 80046b0:	623b      	str	r3, [r7, #32]
 80046b2:	462b      	mov	r3, r5
 80046b4:	eb4b 0303 	adc.w	r3, fp, r3
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ba:	f04f 0200 	mov.w	r2, #0
 80046be:	f04f 0300 	mov.w	r3, #0
 80046c2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80046c6:	4629      	mov	r1, r5
 80046c8:	028b      	lsls	r3, r1, #10
 80046ca:	4621      	mov	r1, r4
 80046cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046d0:	4621      	mov	r1, r4
 80046d2:	028a      	lsls	r2, r1, #10
 80046d4:	4610      	mov	r0, r2
 80046d6:	4619      	mov	r1, r3
 80046d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046dc:	2200      	movs	r2, #0
 80046de:	673b      	str	r3, [r7, #112]	@ 0x70
 80046e0:	677a      	str	r2, [r7, #116]	@ 0x74
 80046e2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80046e6:	f7fc fa8f 	bl	8000c08 <__aeabi_uldivmod>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4613      	mov	r3, r2
 80046f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046f4:	4b41      	ldr	r3, [pc, #260]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	0c1b      	lsrs	r3, r3, #16
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	3301      	adds	r3, #1
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004706:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800470a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800470e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004712:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004716:	e0eb      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004718:	4b38      	ldr	r3, [pc, #224]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004724:	4b35      	ldr	r3, [pc, #212]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d06b      	beq.n	8004808 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004730:	4b32      	ldr	r3, [pc, #200]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x354>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	099b      	lsrs	r3, r3, #6
 8004736:	2200      	movs	r2, #0
 8004738:	66bb      	str	r3, [r7, #104]	@ 0x68
 800473a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800473c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800473e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004742:	663b      	str	r3, [r7, #96]	@ 0x60
 8004744:	2300      	movs	r3, #0
 8004746:	667b      	str	r3, [r7, #100]	@ 0x64
 8004748:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800474c:	4622      	mov	r2, r4
 800474e:	462b      	mov	r3, r5
 8004750:	f04f 0000 	mov.w	r0, #0
 8004754:	f04f 0100 	mov.w	r1, #0
 8004758:	0159      	lsls	r1, r3, #5
 800475a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800475e:	0150      	lsls	r0, r2, #5
 8004760:	4602      	mov	r2, r0
 8004762:	460b      	mov	r3, r1
 8004764:	4621      	mov	r1, r4
 8004766:	1a51      	subs	r1, r2, r1
 8004768:	61b9      	str	r1, [r7, #24]
 800476a:	4629      	mov	r1, r5
 800476c:	eb63 0301 	sbc.w	r3, r3, r1
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	f04f 0200 	mov.w	r2, #0
 8004776:	f04f 0300 	mov.w	r3, #0
 800477a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800477e:	4659      	mov	r1, fp
 8004780:	018b      	lsls	r3, r1, #6
 8004782:	4651      	mov	r1, sl
 8004784:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004788:	4651      	mov	r1, sl
 800478a:	018a      	lsls	r2, r1, #6
 800478c:	4651      	mov	r1, sl
 800478e:	ebb2 0801 	subs.w	r8, r2, r1
 8004792:	4659      	mov	r1, fp
 8004794:	eb63 0901 	sbc.w	r9, r3, r1
 8004798:	f04f 0200 	mov.w	r2, #0
 800479c:	f04f 0300 	mov.w	r3, #0
 80047a0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047a8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047ac:	4690      	mov	r8, r2
 80047ae:	4699      	mov	r9, r3
 80047b0:	4623      	mov	r3, r4
 80047b2:	eb18 0303 	adds.w	r3, r8, r3
 80047b6:	613b      	str	r3, [r7, #16]
 80047b8:	462b      	mov	r3, r5
 80047ba:	eb49 0303 	adc.w	r3, r9, r3
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	f04f 0200 	mov.w	r2, #0
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80047cc:	4629      	mov	r1, r5
 80047ce:	024b      	lsls	r3, r1, #9
 80047d0:	4621      	mov	r1, r4
 80047d2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80047d6:	4621      	mov	r1, r4
 80047d8:	024a      	lsls	r2, r1, #9
 80047da:	4610      	mov	r0, r2
 80047dc:	4619      	mov	r1, r3
 80047de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047e2:	2200      	movs	r2, #0
 80047e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047e6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80047e8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80047ec:	f7fc fa0c 	bl	8000c08 <__aeabi_uldivmod>
 80047f0:	4602      	mov	r2, r0
 80047f2:	460b      	mov	r3, r1
 80047f4:	4613      	mov	r3, r2
 80047f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047fa:	e065      	b.n	80048c8 <HAL_RCC_GetSysClockFreq+0x420>
 80047fc:	40023800 	.word	0x40023800
 8004800:	00f42400 	.word	0x00f42400
 8004804:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004808:	4b3d      	ldr	r3, [pc, #244]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x458>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	099b      	lsrs	r3, r3, #6
 800480e:	2200      	movs	r2, #0
 8004810:	4618      	mov	r0, r3
 8004812:	4611      	mov	r1, r2
 8004814:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004818:	653b      	str	r3, [r7, #80]	@ 0x50
 800481a:	2300      	movs	r3, #0
 800481c:	657b      	str	r3, [r7, #84]	@ 0x54
 800481e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004822:	4642      	mov	r2, r8
 8004824:	464b      	mov	r3, r9
 8004826:	f04f 0000 	mov.w	r0, #0
 800482a:	f04f 0100 	mov.w	r1, #0
 800482e:	0159      	lsls	r1, r3, #5
 8004830:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004834:	0150      	lsls	r0, r2, #5
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	4641      	mov	r1, r8
 800483c:	1a51      	subs	r1, r2, r1
 800483e:	60b9      	str	r1, [r7, #8]
 8004840:	4649      	mov	r1, r9
 8004842:	eb63 0301 	sbc.w	r3, r3, r1
 8004846:	60fb      	str	r3, [r7, #12]
 8004848:	f04f 0200 	mov.w	r2, #0
 800484c:	f04f 0300 	mov.w	r3, #0
 8004850:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004854:	4659      	mov	r1, fp
 8004856:	018b      	lsls	r3, r1, #6
 8004858:	4651      	mov	r1, sl
 800485a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800485e:	4651      	mov	r1, sl
 8004860:	018a      	lsls	r2, r1, #6
 8004862:	4651      	mov	r1, sl
 8004864:	1a54      	subs	r4, r2, r1
 8004866:	4659      	mov	r1, fp
 8004868:	eb63 0501 	sbc.w	r5, r3, r1
 800486c:	f04f 0200 	mov.w	r2, #0
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	00eb      	lsls	r3, r5, #3
 8004876:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800487a:	00e2      	lsls	r2, r4, #3
 800487c:	4614      	mov	r4, r2
 800487e:	461d      	mov	r5, r3
 8004880:	4643      	mov	r3, r8
 8004882:	18e3      	adds	r3, r4, r3
 8004884:	603b      	str	r3, [r7, #0]
 8004886:	464b      	mov	r3, r9
 8004888:	eb45 0303 	adc.w	r3, r5, r3
 800488c:	607b      	str	r3, [r7, #4]
 800488e:	f04f 0200 	mov.w	r2, #0
 8004892:	f04f 0300 	mov.w	r3, #0
 8004896:	e9d7 4500 	ldrd	r4, r5, [r7]
 800489a:	4629      	mov	r1, r5
 800489c:	028b      	lsls	r3, r1, #10
 800489e:	4621      	mov	r1, r4
 80048a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048a4:	4621      	mov	r1, r4
 80048a6:	028a      	lsls	r2, r1, #10
 80048a8:	4610      	mov	r0, r2
 80048aa:	4619      	mov	r1, r3
 80048ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048b0:	2200      	movs	r2, #0
 80048b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048b4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80048b6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80048ba:	f7fc f9a5 	bl	8000c08 <__aeabi_uldivmod>
 80048be:	4602      	mov	r2, r0
 80048c0:	460b      	mov	r3, r1
 80048c2:	4613      	mov	r3, r2
 80048c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80048c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x458>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	0f1b      	lsrs	r3, r3, #28
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80048d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80048da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80048de:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80048e6:	e003      	b.n	80048f0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048e8:	4b06      	ldr	r3, [pc, #24]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x45c>)
 80048ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80048ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048f0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	37b8      	adds	r7, #184	@ 0xb8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048fe:	bf00      	nop
 8004900:	40023800 	.word	0x40023800
 8004904:	00f42400 	.word	0x00f42400

08004908 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e28d      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	f000 8083 	beq.w	8004a2e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004928:	4b94      	ldr	r3, [pc, #592]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f003 030c 	and.w	r3, r3, #12
 8004930:	2b04      	cmp	r3, #4
 8004932:	d019      	beq.n	8004968 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004934:	4b91      	ldr	r3, [pc, #580]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f003 030c 	and.w	r3, r3, #12
        || \
 800493c:	2b08      	cmp	r3, #8
 800493e:	d106      	bne.n	800494e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004940:	4b8e      	ldr	r3, [pc, #568]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004948:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800494c:	d00c      	beq.n	8004968 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800494e:	4b8b      	ldr	r3, [pc, #556]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004956:	2b0c      	cmp	r3, #12
 8004958:	d112      	bne.n	8004980 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800495a:	4b88      	ldr	r3, [pc, #544]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004962:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004966:	d10b      	bne.n	8004980 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004968:	4b84      	ldr	r3, [pc, #528]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d05b      	beq.n	8004a2c <HAL_RCC_OscConfig+0x124>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d157      	bne.n	8004a2c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e25a      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004988:	d106      	bne.n	8004998 <HAL_RCC_OscConfig+0x90>
 800498a:	4b7c      	ldr	r3, [pc, #496]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a7b      	ldr	r2, [pc, #492]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004994:	6013      	str	r3, [r2, #0]
 8004996:	e01d      	b.n	80049d4 <HAL_RCC_OscConfig+0xcc>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049a0:	d10c      	bne.n	80049bc <HAL_RCC_OscConfig+0xb4>
 80049a2:	4b76      	ldr	r3, [pc, #472]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a75      	ldr	r2, [pc, #468]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049ac:	6013      	str	r3, [r2, #0]
 80049ae:	4b73      	ldr	r3, [pc, #460]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a72      	ldr	r2, [pc, #456]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	e00b      	b.n	80049d4 <HAL_RCC_OscConfig+0xcc>
 80049bc:	4b6f      	ldr	r3, [pc, #444]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a6e      	ldr	r2, [pc, #440]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049c6:	6013      	str	r3, [r2, #0]
 80049c8:	4b6c      	ldr	r3, [pc, #432]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a6b      	ldr	r2, [pc, #428]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d013      	beq.n	8004a04 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049dc:	f7fe fcf0 	bl	80033c0 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049e4:	f7fe fcec 	bl	80033c0 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b64      	cmp	r3, #100	@ 0x64
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e21f      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049f6:	4b61      	ldr	r3, [pc, #388]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d0f0      	beq.n	80049e4 <HAL_RCC_OscConfig+0xdc>
 8004a02:	e014      	b.n	8004a2e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a04:	f7fe fcdc 	bl	80033c0 <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a0a:	e008      	b.n	8004a1e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a0c:	f7fe fcd8 	bl	80033c0 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b64      	cmp	r3, #100	@ 0x64
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e20b      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a1e:	4b57      	ldr	r3, [pc, #348]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1f0      	bne.n	8004a0c <HAL_RCC_OscConfig+0x104>
 8004a2a:	e000      	b.n	8004a2e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0302 	and.w	r3, r3, #2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d06f      	beq.n	8004b1a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004a3a:	4b50      	ldr	r3, [pc, #320]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 030c 	and.w	r3, r3, #12
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d017      	beq.n	8004a76 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a46:	4b4d      	ldr	r3, [pc, #308]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d105      	bne.n	8004a5e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a52:	4b4a      	ldr	r3, [pc, #296]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00b      	beq.n	8004a76 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a5e:	4b47      	ldr	r3, [pc, #284]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a66:	2b0c      	cmp	r3, #12
 8004a68:	d11c      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a6a:	4b44      	ldr	r3, [pc, #272]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d116      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a76:	4b41      	ldr	r3, [pc, #260]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d005      	beq.n	8004a8e <HAL_RCC_OscConfig+0x186>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d001      	beq.n	8004a8e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e1d3      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	4937      	ldr	r1, [pc, #220]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aa2:	e03a      	b.n	8004b1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d020      	beq.n	8004aee <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aac:	4b34      	ldr	r3, [pc, #208]	@ (8004b80 <HAL_RCC_OscConfig+0x278>)
 8004aae:	2201      	movs	r2, #1
 8004ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab2:	f7fe fc85 	bl	80033c0 <HAL_GetTick>
 8004ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ab8:	e008      	b.n	8004acc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aba:	f7fe fc81 	bl	80033c0 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e1b4      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004acc:	4b2b      	ldr	r3, [pc, #172]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0f0      	beq.n	8004aba <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ad8:	4b28      	ldr	r3, [pc, #160]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	4925      	ldr	r1, [pc, #148]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	600b      	str	r3, [r1, #0]
 8004aec:	e015      	b.n	8004b1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aee:	4b24      	ldr	r3, [pc, #144]	@ (8004b80 <HAL_RCC_OscConfig+0x278>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af4:	f7fe fc64 	bl	80033c0 <HAL_GetTick>
 8004af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004afa:	e008      	b.n	8004b0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004afc:	f7fe fc60 	bl	80033c0 <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e193      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1f0      	bne.n	8004afc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0308 	and.w	r3, r3, #8
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d036      	beq.n	8004b94 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d016      	beq.n	8004b5c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b2e:	4b15      	ldr	r3, [pc, #84]	@ (8004b84 <HAL_RCC_OscConfig+0x27c>)
 8004b30:	2201      	movs	r2, #1
 8004b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b34:	f7fe fc44 	bl	80033c0 <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b3c:	f7fe fc40 	bl	80033c0 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e173      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d0f0      	beq.n	8004b3c <HAL_RCC_OscConfig+0x234>
 8004b5a:	e01b      	b.n	8004b94 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b5c:	4b09      	ldr	r3, [pc, #36]	@ (8004b84 <HAL_RCC_OscConfig+0x27c>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b62:	f7fe fc2d 	bl	80033c0 <HAL_GetTick>
 8004b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b68:	e00e      	b.n	8004b88 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b6a:	f7fe fc29 	bl	80033c0 <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d907      	bls.n	8004b88 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e15c      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	42470000 	.word	0x42470000
 8004b84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b88:	4b8a      	ldr	r3, [pc, #552]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1ea      	bne.n	8004b6a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0304 	and.w	r3, r3, #4
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 8097 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ba6:	4b83      	ldr	r3, [pc, #524]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10f      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]
 8004bb6:	4b7f      	ldr	r3, [pc, #508]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bba:	4a7e      	ldr	r2, [pc, #504]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bc2:	4b7c      	ldr	r3, [pc, #496]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bca:	60bb      	str	r3, [r7, #8]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bd2:	4b79      	ldr	r3, [pc, #484]	@ (8004db8 <HAL_RCC_OscConfig+0x4b0>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d118      	bne.n	8004c10 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bde:	4b76      	ldr	r3, [pc, #472]	@ (8004db8 <HAL_RCC_OscConfig+0x4b0>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a75      	ldr	r2, [pc, #468]	@ (8004db8 <HAL_RCC_OscConfig+0x4b0>)
 8004be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bea:	f7fe fbe9 	bl	80033c0 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf2:	f7fe fbe5 	bl	80033c0 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e118      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c04:	4b6c      	ldr	r3, [pc, #432]	@ (8004db8 <HAL_RCC_OscConfig+0x4b0>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d106      	bne.n	8004c26 <HAL_RCC_OscConfig+0x31e>
 8004c18:	4b66      	ldr	r3, [pc, #408]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c1c:	4a65      	ldr	r2, [pc, #404]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c1e:	f043 0301 	orr.w	r3, r3, #1
 8004c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c24:	e01c      	b.n	8004c60 <HAL_RCC_OscConfig+0x358>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	2b05      	cmp	r3, #5
 8004c2c:	d10c      	bne.n	8004c48 <HAL_RCC_OscConfig+0x340>
 8004c2e:	4b61      	ldr	r3, [pc, #388]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c32:	4a60      	ldr	r2, [pc, #384]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c34:	f043 0304 	orr.w	r3, r3, #4
 8004c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c3a:	4b5e      	ldr	r3, [pc, #376]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c3e:	4a5d      	ldr	r2, [pc, #372]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c46:	e00b      	b.n	8004c60 <HAL_RCC_OscConfig+0x358>
 8004c48:	4b5a      	ldr	r3, [pc, #360]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c4c:	4a59      	ldr	r2, [pc, #356]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c4e:	f023 0301 	bic.w	r3, r3, #1
 8004c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c54:	4b57      	ldr	r3, [pc, #348]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c58:	4a56      	ldr	r2, [pc, #344]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c5a:	f023 0304 	bic.w	r3, r3, #4
 8004c5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d015      	beq.n	8004c94 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c68:	f7fe fbaa 	bl	80033c0 <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c6e:	e00a      	b.n	8004c86 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c70:	f7fe fba6 	bl	80033c0 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e0d7      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c86:	4b4b      	ldr	r3, [pc, #300]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0ee      	beq.n	8004c70 <HAL_RCC_OscConfig+0x368>
 8004c92:	e014      	b.n	8004cbe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c94:	f7fe fb94 	bl	80033c0 <HAL_GetTick>
 8004c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c9a:	e00a      	b.n	8004cb2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9c:	f7fe fb90 	bl	80033c0 <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e0c1      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cb2:	4b40      	ldr	r3, [pc, #256]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1ee      	bne.n	8004c9c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cbe:	7dfb      	ldrb	r3, [r7, #23]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d105      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc8:	4a3a      	ldr	r2, [pc, #232]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 80ad 	beq.w	8004e34 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cda:	4b36      	ldr	r3, [pc, #216]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 030c 	and.w	r3, r3, #12
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d060      	beq.n	8004da8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d145      	bne.n	8004d7a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cee:	4b33      	ldr	r3, [pc, #204]	@ (8004dbc <HAL_RCC_OscConfig+0x4b4>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf4:	f7fe fb64 	bl	80033c0 <HAL_GetTick>
 8004cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cfc:	f7fe fb60 	bl	80033c0 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e093      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d0e:	4b29      	ldr	r3, [pc, #164]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1f0      	bne.n	8004cfc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	69da      	ldr	r2, [r3, #28]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	431a      	orrs	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	019b      	lsls	r3, r3, #6
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d30:	085b      	lsrs	r3, r3, #1
 8004d32:	3b01      	subs	r3, #1
 8004d34:	041b      	lsls	r3, r3, #16
 8004d36:	431a      	orrs	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	061b      	lsls	r3, r3, #24
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d44:	071b      	lsls	r3, r3, #28
 8004d46:	491b      	ldr	r1, [pc, #108]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004dbc <HAL_RCC_OscConfig+0x4b4>)
 8004d4e:	2201      	movs	r2, #1
 8004d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d52:	f7fe fb35 	bl	80033c0 <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d58:	e008      	b.n	8004d6c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d5a:	f7fe fb31 	bl	80033c0 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d901      	bls.n	8004d6c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e064      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d6c:	4b11      	ldr	r3, [pc, #68]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d0f0      	beq.n	8004d5a <HAL_RCC_OscConfig+0x452>
 8004d78:	e05c      	b.n	8004e34 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7a:	4b10      	ldr	r3, [pc, #64]	@ (8004dbc <HAL_RCC_OscConfig+0x4b4>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d80:	f7fe fb1e 	bl	80033c0 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d88:	f7fe fb1a 	bl	80033c0 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e04d      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d9a:	4b06      	ldr	r3, [pc, #24]	@ (8004db4 <HAL_RCC_OscConfig+0x4ac>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1f0      	bne.n	8004d88 <HAL_RCC_OscConfig+0x480>
 8004da6:	e045      	b.n	8004e34 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d107      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e040      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
 8004db4:	40023800 	.word	0x40023800
 8004db8:	40007000 	.word	0x40007000
 8004dbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8004e40 <HAL_RCC_OscConfig+0x538>)
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d030      	beq.n	8004e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d129      	bne.n	8004e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d122      	bne.n	8004e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004df0:	4013      	ands	r3, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004df6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d119      	bne.n	8004e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e06:	085b      	lsrs	r3, r3, #1
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d10f      	bne.n	8004e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d107      	bne.n	8004e30 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d001      	beq.n	8004e34 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e000      	b.n	8004e36 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3718      	adds	r7, #24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	40023800 	.word	0x40023800

08004e44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e07b      	b.n	8004f4e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d108      	bne.n	8004e70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e66:	d009      	beq.n	8004e7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	61da      	str	r2, [r3, #28]
 8004e6e:	e005      	b.n	8004e7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d106      	bne.n	8004e9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7fd ff58 	bl	8002d4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004eb2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ec4:	431a      	orrs	r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eec:	431a      	orrs	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a1b      	ldr	r3, [r3, #32]
 8004efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f00:	ea42 0103 	orr.w	r1, r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f08:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	430a      	orrs	r2, r1
 8004f12:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	f003 0104 	and.w	r1, r3, #4
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f22:	f003 0210 	and.w	r2, r3, #16
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	69da      	ldr	r2, [r3, #28]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f3c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b088      	sub	sp, #32
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	603b      	str	r3, [r7, #0]
 8004f62:	4613      	mov	r3, r2
 8004f64:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f66:	f7fe fa2b 	bl	80033c0 <HAL_GetTick>
 8004f6a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004f6c:	88fb      	ldrh	r3, [r7, #6]
 8004f6e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d001      	beq.n	8004f80 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	e12a      	b.n	80051d6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d002      	beq.n	8004f8c <HAL_SPI_Transmit+0x36>
 8004f86:	88fb      	ldrh	r3, [r7, #6]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d101      	bne.n	8004f90 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e122      	b.n	80051d6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d101      	bne.n	8004f9e <HAL_SPI_Transmit+0x48>
 8004f9a:	2302      	movs	r3, #2
 8004f9c:	e11b      	b.n	80051d6 <HAL_SPI_Transmit+0x280>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2203      	movs	r2, #3
 8004faa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	68ba      	ldr	r2, [r7, #8]
 8004fb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	88fa      	ldrh	r2, [r7, #6]
 8004fbe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	88fa      	ldrh	r2, [r7, #6]
 8004fc4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fec:	d10f      	bne.n	800500e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ffc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800500c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005018:	2b40      	cmp	r3, #64	@ 0x40
 800501a:	d007      	beq.n	800502c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800502a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005034:	d152      	bne.n	80050dc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d002      	beq.n	8005044 <HAL_SPI_Transmit+0xee>
 800503e:	8b7b      	ldrh	r3, [r7, #26]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d145      	bne.n	80050d0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005048:	881a      	ldrh	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005054:	1c9a      	adds	r2, r3, #2
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800505e:	b29b      	uxth	r3, r3
 8005060:	3b01      	subs	r3, #1
 8005062:	b29a      	uxth	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005068:	e032      	b.n	80050d0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 0302 	and.w	r3, r3, #2
 8005074:	2b02      	cmp	r3, #2
 8005076:	d112      	bne.n	800509e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507c:	881a      	ldrh	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005088:	1c9a      	adds	r2, r3, #2
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800509c:	e018      	b.n	80050d0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800509e:	f7fe f98f 	bl	80033c0 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d803      	bhi.n	80050b6 <HAL_SPI_Transmit+0x160>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b4:	d102      	bne.n	80050bc <HAL_SPI_Transmit+0x166>
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d109      	bne.n	80050d0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e082      	b.n	80051d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1c7      	bne.n	800506a <HAL_SPI_Transmit+0x114>
 80050da:	e053      	b.n	8005184 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d002      	beq.n	80050ea <HAL_SPI_Transmit+0x194>
 80050e4:	8b7b      	ldrh	r3, [r7, #26]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d147      	bne.n	800517a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	330c      	adds	r3, #12
 80050f4:	7812      	ldrb	r2, [r2, #0]
 80050f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005106:	b29b      	uxth	r3, r3
 8005108:	3b01      	subs	r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005110:	e033      	b.n	800517a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	2b02      	cmp	r3, #2
 800511e:	d113      	bne.n	8005148 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	330c      	adds	r3, #12
 800512a:	7812      	ldrb	r2, [r2, #0]
 800512c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800513c:	b29b      	uxth	r3, r3
 800513e:	3b01      	subs	r3, #1
 8005140:	b29a      	uxth	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005146:	e018      	b.n	800517a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005148:	f7fe f93a 	bl	80033c0 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	429a      	cmp	r2, r3
 8005156:	d803      	bhi.n	8005160 <HAL_SPI_Transmit+0x20a>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515e:	d102      	bne.n	8005166 <HAL_SPI_Transmit+0x210>
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d109      	bne.n	800517a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e02d      	b.n	80051d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800517e:	b29b      	uxth	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1c6      	bne.n	8005112 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005184:	69fa      	ldr	r2, [r7, #28]
 8005186:	6839      	ldr	r1, [r7, #0]
 8005188:	68f8      	ldr	r0, [r7, #12]
 800518a:	f000 fbd9 	bl	8005940 <SPI_EndRxTxTransaction>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2220      	movs	r2, #32
 8005198:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10a      	bne.n	80051b8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d001      	beq.n	80051d4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e000      	b.n	80051d6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80051d4:	2300      	movs	r3, #0
  }
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3720      	adds	r7, #32
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b088      	sub	sp, #32
 80051e2:	af02      	add	r7, sp, #8
 80051e4:	60f8      	str	r0, [r7, #12]
 80051e6:	60b9      	str	r1, [r7, #8]
 80051e8:	603b      	str	r3, [r7, #0]
 80051ea:	4613      	mov	r3, r2
 80051ec:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d001      	beq.n	80051fe <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80051fa:	2302      	movs	r3, #2
 80051fc:	e104      	b.n	8005408 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005206:	d112      	bne.n	800522e <HAL_SPI_Receive+0x50>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10e      	bne.n	800522e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2204      	movs	r2, #4
 8005214:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005218:	88fa      	ldrh	r2, [r7, #6]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	4613      	mov	r3, r2
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	68b9      	ldr	r1, [r7, #8]
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 f8f3 	bl	8005410 <HAL_SPI_TransmitReceive>
 800522a:	4603      	mov	r3, r0
 800522c:	e0ec      	b.n	8005408 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800522e:	f7fe f8c7 	bl	80033c0 <HAL_GetTick>
 8005232:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d002      	beq.n	8005240 <HAL_SPI_Receive+0x62>
 800523a:	88fb      	ldrh	r3, [r7, #6]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d101      	bne.n	8005244 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e0e1      	b.n	8005408 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800524a:	2b01      	cmp	r3, #1
 800524c:	d101      	bne.n	8005252 <HAL_SPI_Receive+0x74>
 800524e:	2302      	movs	r3, #2
 8005250:	e0da      	b.n	8005408 <HAL_SPI_Receive+0x22a>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2204      	movs	r2, #4
 800525e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	88fa      	ldrh	r2, [r7, #6]
 8005272:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	88fa      	ldrh	r2, [r7, #6]
 8005278:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052a0:	d10f      	bne.n	80052c2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80052c0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052cc:	2b40      	cmp	r3, #64	@ 0x40
 80052ce:	d007      	beq.n	80052e0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052de:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d170      	bne.n	80053ca <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80052e8:	e035      	b.n	8005356 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f003 0301 	and.w	r3, r3, #1
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d115      	bne.n	8005324 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f103 020c 	add.w	r2, r3, #12
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005304:	7812      	ldrb	r2, [r2, #0]
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005322:	e018      	b.n	8005356 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005324:	f7fe f84c 	bl	80033c0 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	429a      	cmp	r2, r3
 8005332:	d803      	bhi.n	800533c <HAL_SPI_Receive+0x15e>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800533a:	d102      	bne.n	8005342 <HAL_SPI_Receive+0x164>
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d109      	bne.n	8005356 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e058      	b.n	8005408 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800535a:	b29b      	uxth	r3, r3
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1c4      	bne.n	80052ea <HAL_SPI_Receive+0x10c>
 8005360:	e038      	b.n	80053d4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	2b01      	cmp	r3, #1
 800536e:	d113      	bne.n	8005398 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537a:	b292      	uxth	r2, r2
 800537c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005382:	1c9a      	adds	r2, r3, #2
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800538c:	b29b      	uxth	r3, r3
 800538e:	3b01      	subs	r3, #1
 8005390:	b29a      	uxth	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005396:	e018      	b.n	80053ca <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005398:	f7fe f812 	bl	80033c0 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d803      	bhi.n	80053b0 <HAL_SPI_Receive+0x1d2>
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ae:	d102      	bne.n	80053b6 <HAL_SPI_Receive+0x1d8>
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d109      	bne.n	80053ca <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e01e      	b.n	8005408 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1c6      	bne.n	8005362 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	6839      	ldr	r1, [r7, #0]
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 fa4b 	bl	8005874 <SPI_EndRxTransaction>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d002      	beq.n	80053ea <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d001      	beq.n	8005406 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e000      	b.n	8005408 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005406:	2300      	movs	r3, #0
  }
}
 8005408:	4618      	mov	r0, r3
 800540a:	3718      	adds	r7, #24
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b08a      	sub	sp, #40	@ 0x28
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]
 800541c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800541e:	2301      	movs	r3, #1
 8005420:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005422:	f7fd ffcd 	bl	80033c0 <HAL_GetTick>
 8005426:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800542e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005436:	887b      	ldrh	r3, [r7, #2]
 8005438:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800543a:	7ffb      	ldrb	r3, [r7, #31]
 800543c:	2b01      	cmp	r3, #1
 800543e:	d00c      	beq.n	800545a <HAL_SPI_TransmitReceive+0x4a>
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005446:	d106      	bne.n	8005456 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d102      	bne.n	8005456 <HAL_SPI_TransmitReceive+0x46>
 8005450:	7ffb      	ldrb	r3, [r7, #31]
 8005452:	2b04      	cmp	r3, #4
 8005454:	d001      	beq.n	800545a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005456:	2302      	movs	r3, #2
 8005458:	e17f      	b.n	800575a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <HAL_SPI_TransmitReceive+0x5c>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <HAL_SPI_TransmitReceive+0x5c>
 8005466:	887b      	ldrh	r3, [r7, #2]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d101      	bne.n	8005470 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e174      	b.n	800575a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005476:	2b01      	cmp	r3, #1
 8005478:	d101      	bne.n	800547e <HAL_SPI_TransmitReceive+0x6e>
 800547a:	2302      	movs	r3, #2
 800547c:	e16d      	b.n	800575a <HAL_SPI_TransmitReceive+0x34a>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b04      	cmp	r3, #4
 8005490:	d003      	beq.n	800549a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2205      	movs	r2, #5
 8005496:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	887a      	ldrh	r2, [r7, #2]
 80054aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	887a      	ldrh	r2, [r7, #2]
 80054b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	887a      	ldrh	r2, [r7, #2]
 80054bc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	887a      	ldrh	r2, [r7, #2]
 80054c2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054da:	2b40      	cmp	r3, #64	@ 0x40
 80054dc:	d007      	beq.n	80054ee <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054f6:	d17e      	bne.n	80055f6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <HAL_SPI_TransmitReceive+0xf6>
 8005500:	8afb      	ldrh	r3, [r7, #22]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d16c      	bne.n	80055e0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550a:	881a      	ldrh	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005516:	1c9a      	adds	r2, r3, #2
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005520:	b29b      	uxth	r3, r3
 8005522:	3b01      	subs	r3, #1
 8005524:	b29a      	uxth	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800552a:	e059      	b.n	80055e0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b02      	cmp	r3, #2
 8005538:	d11b      	bne.n	8005572 <HAL_SPI_TransmitReceive+0x162>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800553e:	b29b      	uxth	r3, r3
 8005540:	2b00      	cmp	r3, #0
 8005542:	d016      	beq.n	8005572 <HAL_SPI_TransmitReceive+0x162>
 8005544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005546:	2b01      	cmp	r3, #1
 8005548:	d113      	bne.n	8005572 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554e:	881a      	ldrh	r2, [r3, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555a:	1c9a      	adds	r2, r3, #2
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005564:	b29b      	uxth	r3, r3
 8005566:	3b01      	subs	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f003 0301 	and.w	r3, r3, #1
 800557c:	2b01      	cmp	r3, #1
 800557e:	d119      	bne.n	80055b4 <HAL_SPI_TransmitReceive+0x1a4>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005584:	b29b      	uxth	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d014      	beq.n	80055b4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68da      	ldr	r2, [r3, #12]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005594:	b292      	uxth	r2, r2
 8005596:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559c:	1c9a      	adds	r2, r3, #2
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80055b0:	2301      	movs	r3, #1
 80055b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80055b4:	f7fd ff04 	bl	80033c0 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	6a3b      	ldr	r3, [r7, #32]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d80d      	bhi.n	80055e0 <HAL_SPI_TransmitReceive+0x1d0>
 80055c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ca:	d009      	beq.n	80055e0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e0bc      	b.n	800575a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1a0      	bne.n	800552c <HAL_SPI_TransmitReceive+0x11c>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d19b      	bne.n	800552c <HAL_SPI_TransmitReceive+0x11c>
 80055f4:	e082      	b.n	80056fc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d002      	beq.n	8005604 <HAL_SPI_TransmitReceive+0x1f4>
 80055fe:	8afb      	ldrh	r3, [r7, #22]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d171      	bne.n	80056e8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	330c      	adds	r3, #12
 800560e:	7812      	ldrb	r2, [r2, #0]
 8005610:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b01      	subs	r3, #1
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800562a:	e05d      	b.n	80056e8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b02      	cmp	r3, #2
 8005638:	d11c      	bne.n	8005674 <HAL_SPI_TransmitReceive+0x264>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800563e:	b29b      	uxth	r3, r3
 8005640:	2b00      	cmp	r3, #0
 8005642:	d017      	beq.n	8005674 <HAL_SPI_TransmitReceive+0x264>
 8005644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005646:	2b01      	cmp	r3, #1
 8005648:	d114      	bne.n	8005674 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	330c      	adds	r3, #12
 8005654:	7812      	ldrb	r2, [r2, #0]
 8005656:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565c:	1c5a      	adds	r2, r3, #1
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005666:	b29b      	uxth	r3, r3
 8005668:	3b01      	subs	r3, #1
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005670:	2300      	movs	r3, #0
 8005672:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b01      	cmp	r3, #1
 8005680:	d119      	bne.n	80056b6 <HAL_SPI_TransmitReceive+0x2a6>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005686:	b29b      	uxth	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	d014      	beq.n	80056b6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569e:	1c5a      	adds	r2, r3, #1
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	3b01      	subs	r3, #1
 80056ac:	b29a      	uxth	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056b2:	2301      	movs	r3, #1
 80056b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80056b6:	f7fd fe83 	bl	80033c0 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d803      	bhi.n	80056ce <HAL_SPI_TransmitReceive+0x2be>
 80056c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056cc:	d102      	bne.n	80056d4 <HAL_SPI_TransmitReceive+0x2c4>
 80056ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d109      	bne.n	80056e8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e038      	b.n	800575a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d19c      	bne.n	800562c <HAL_SPI_TransmitReceive+0x21c>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d197      	bne.n	800562c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056fc:	6a3a      	ldr	r2, [r7, #32]
 80056fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	f000 f91d 	bl	8005940 <SPI_EndRxTxTransaction>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d008      	beq.n	800571e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2220      	movs	r2, #32
 8005710:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e01d      	b.n	800575a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10a      	bne.n	800573c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005726:	2300      	movs	r3, #0
 8005728:	613b      	str	r3, [r7, #16]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	613b      	str	r3, [r7, #16]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	613b      	str	r3, [r7, #16]
 800573a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e000      	b.n	800575a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005758:	2300      	movs	r3, #0
  }
}
 800575a:	4618      	mov	r0, r3
 800575c:	3728      	adds	r7, #40	@ 0x28
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
	...

08005764 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b088      	sub	sp, #32
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	603b      	str	r3, [r7, #0]
 8005770:	4613      	mov	r3, r2
 8005772:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005774:	f7fd fe24 	bl	80033c0 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577c:	1a9b      	subs	r3, r3, r2
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	4413      	add	r3, r2
 8005782:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005784:	f7fd fe1c 	bl	80033c0 <HAL_GetTick>
 8005788:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800578a:	4b39      	ldr	r3, [pc, #228]	@ (8005870 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	015b      	lsls	r3, r3, #5
 8005790:	0d1b      	lsrs	r3, r3, #20
 8005792:	69fa      	ldr	r2, [r7, #28]
 8005794:	fb02 f303 	mul.w	r3, r2, r3
 8005798:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800579a:	e054      	b.n	8005846 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057a2:	d050      	beq.n	8005846 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057a4:	f7fd fe0c 	bl	80033c0 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	69fa      	ldr	r2, [r7, #28]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d902      	bls.n	80057ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d13d      	bne.n	8005836 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80057c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057d2:	d111      	bne.n	80057f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057dc:	d004      	beq.n	80057e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057e6:	d107      	bne.n	80057f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005800:	d10f      	bne.n	8005822 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005820:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e017      	b.n	8005866 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d101      	bne.n	8005840 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800583c:	2300      	movs	r3, #0
 800583e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	3b01      	subs	r3, #1
 8005844:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689a      	ldr	r2, [r3, #8]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	4013      	ands	r3, r2
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	429a      	cmp	r2, r3
 8005854:	bf0c      	ite	eq
 8005856:	2301      	moveq	r3, #1
 8005858:	2300      	movne	r3, #0
 800585a:	b2db      	uxtb	r3, r3
 800585c:	461a      	mov	r2, r3
 800585e:	79fb      	ldrb	r3, [r7, #7]
 8005860:	429a      	cmp	r2, r3
 8005862:	d19b      	bne.n	800579c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3720      	adds	r7, #32
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	2000029c 	.word	0x2000029c

08005874 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af02      	add	r7, sp, #8
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005888:	d111      	bne.n	80058ae <SPI_EndRxTransaction+0x3a>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005892:	d004      	beq.n	800589e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800589c:	d107      	bne.n	80058ae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058ac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058b6:	d12a      	bne.n	800590e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c0:	d012      	beq.n	80058e8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2200      	movs	r2, #0
 80058ca:	2180      	movs	r1, #128	@ 0x80
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f7ff ff49 	bl	8005764 <SPI_WaitFlagStateUntilTimeout>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d02d      	beq.n	8005934 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058dc:	f043 0220 	orr.w	r2, r3, #32
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e026      	b.n	8005936 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	9300      	str	r3, [sp, #0]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2200      	movs	r2, #0
 80058f0:	2101      	movs	r1, #1
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f7ff ff36 	bl	8005764 <SPI_WaitFlagStateUntilTimeout>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d01a      	beq.n	8005934 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005902:	f043 0220 	orr.w	r2, r3, #32
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	e013      	b.n	8005936 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	2200      	movs	r2, #0
 8005916:	2101      	movs	r1, #1
 8005918:	68f8      	ldr	r0, [r7, #12]
 800591a:	f7ff ff23 	bl	8005764 <SPI_WaitFlagStateUntilTimeout>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d007      	beq.n	8005934 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005928:	f043 0220 	orr.w	r2, r3, #32
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e000      	b.n	8005936 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b088      	sub	sp, #32
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2201      	movs	r2, #1
 8005954:	2102      	movs	r1, #2
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f7ff ff04 	bl	8005764 <SPI_WaitFlagStateUntilTimeout>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d007      	beq.n	8005972 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005966:	f043 0220 	orr.w	r2, r3, #32
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e032      	b.n	80059d8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005972:	4b1b      	ldr	r3, [pc, #108]	@ (80059e0 <SPI_EndRxTxTransaction+0xa0>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <SPI_EndRxTxTransaction+0xa4>)
 8005978:	fba2 2303 	umull	r2, r3, r2, r3
 800597c:	0d5b      	lsrs	r3, r3, #21
 800597e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005982:	fb02 f303 	mul.w	r3, r2, r3
 8005986:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005990:	d112      	bne.n	80059b8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	2200      	movs	r2, #0
 800599a:	2180      	movs	r1, #128	@ 0x80
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f7ff fee1 	bl	8005764 <SPI_WaitFlagStateUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d016      	beq.n	80059d6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ac:	f043 0220 	orr.w	r2, r3, #32
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e00f      	b.n	80059d8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	3b01      	subs	r3, #1
 80059c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ce:	2b80      	cmp	r3, #128	@ 0x80
 80059d0:	d0f2      	beq.n	80059b8 <SPI_EndRxTxTransaction+0x78>
 80059d2:	e000      	b.n	80059d6 <SPI_EndRxTxTransaction+0x96>
        break;
 80059d4:	bf00      	nop
  }

  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	2000029c 	.word	0x2000029c
 80059e4:	165e9f81 	.word	0x165e9f81

080059e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b082      	sub	sp, #8
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e041      	b.n	8005a7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d106      	bne.n	8005a14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7fd fa1a 	bl	8002e48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2202      	movs	r2, #2
 8005a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	3304      	adds	r3, #4
 8005a24:	4619      	mov	r1, r3
 8005a26:	4610      	mov	r0, r2
 8005a28:	f000 fae6 	bl	8005ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3708      	adds	r7, #8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
	...

08005a88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d001      	beq.n	8005aa0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e046      	b.n	8005b2e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a23      	ldr	r2, [pc, #140]	@ (8005b3c <HAL_TIM_Base_Start+0xb4>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d022      	beq.n	8005af8 <HAL_TIM_Base_Start+0x70>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aba:	d01d      	beq.n	8005af8 <HAL_TIM_Base_Start+0x70>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b40 <HAL_TIM_Base_Start+0xb8>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d018      	beq.n	8005af8 <HAL_TIM_Base_Start+0x70>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a1e      	ldr	r2, [pc, #120]	@ (8005b44 <HAL_TIM_Base_Start+0xbc>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d013      	beq.n	8005af8 <HAL_TIM_Base_Start+0x70>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b48 <HAL_TIM_Base_Start+0xc0>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d00e      	beq.n	8005af8 <HAL_TIM_Base_Start+0x70>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a1b      	ldr	r2, [pc, #108]	@ (8005b4c <HAL_TIM_Base_Start+0xc4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d009      	beq.n	8005af8 <HAL_TIM_Base_Start+0x70>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a19      	ldr	r2, [pc, #100]	@ (8005b50 <HAL_TIM_Base_Start+0xc8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d004      	beq.n	8005af8 <HAL_TIM_Base_Start+0x70>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a18      	ldr	r2, [pc, #96]	@ (8005b54 <HAL_TIM_Base_Start+0xcc>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d111      	bne.n	8005b1c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f003 0307 	and.w	r3, r3, #7
 8005b02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2b06      	cmp	r3, #6
 8005b08:	d010      	beq.n	8005b2c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f042 0201 	orr.w	r2, r2, #1
 8005b18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b1a:	e007      	b.n	8005b2c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0201 	orr.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	40010000 	.word	0x40010000
 8005b40:	40000400 	.word	0x40000400
 8005b44:	40000800 	.word	0x40000800
 8005b48:	40000c00 	.word	0x40000c00
 8005b4c:	40010400 	.word	0x40010400
 8005b50:	40014000 	.word	0x40014000
 8005b54:	40001800 	.word	0x40001800

08005b58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d001      	beq.n	8005b70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e04e      	b.n	8005c0e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f042 0201 	orr.w	r2, r2, #1
 8005b86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a23      	ldr	r2, [pc, #140]	@ (8005c1c <HAL_TIM_Base_Start_IT+0xc4>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d022      	beq.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b9a:	d01d      	beq.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8005c20 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d018      	beq.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a1e      	ldr	r2, [pc, #120]	@ (8005c24 <HAL_TIM_Base_Start_IT+0xcc>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d013      	beq.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c28 <HAL_TIM_Base_Start_IT+0xd0>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00e      	beq.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8005c2c <HAL_TIM_Base_Start_IT+0xd4>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d009      	beq.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a19      	ldr	r2, [pc, #100]	@ (8005c30 <HAL_TIM_Base_Start_IT+0xd8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d004      	beq.n	8005bd8 <HAL_TIM_Base_Start_IT+0x80>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a18      	ldr	r2, [pc, #96]	@ (8005c34 <HAL_TIM_Base_Start_IT+0xdc>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d111      	bne.n	8005bfc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 0307 	and.w	r3, r3, #7
 8005be2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b06      	cmp	r3, #6
 8005be8:	d010      	beq.n	8005c0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f042 0201 	orr.w	r2, r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bfa:	e007      	b.n	8005c0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0201 	orr.w	r2, r2, #1
 8005c0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3714      	adds	r7, #20
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	40010000 	.word	0x40010000
 8005c20:	40000400 	.word	0x40000400
 8005c24:	40000800 	.word	0x40000800
 8005c28:	40000c00 	.word	0x40000c00
 8005c2c:	40010400 	.word	0x40010400
 8005c30:	40014000 	.word	0x40014000
 8005c34:	40001800 	.word	0x40001800

08005c38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d020      	beq.n	8005c9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f003 0302 	and.w	r3, r3, #2
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d01b      	beq.n	8005c9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f06f 0202 	mvn.w	r2, #2
 8005c6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	699b      	ldr	r3, [r3, #24]
 8005c7a:	f003 0303 	and.w	r3, r3, #3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d003      	beq.n	8005c8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f999 	bl	8005fba <HAL_TIM_IC_CaptureCallback>
 8005c88:	e005      	b.n	8005c96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f98b 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 f99c 	bl	8005fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f003 0304 	and.w	r3, r3, #4
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d020      	beq.n	8005ce8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f003 0304 	and.w	r3, r3, #4
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d01b      	beq.n	8005ce8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f06f 0204 	mvn.w	r2, #4
 8005cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f973 	bl	8005fba <HAL_TIM_IC_CaptureCallback>
 8005cd4:	e005      	b.n	8005ce2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 f965 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 f976 	bl	8005fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d020      	beq.n	8005d34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f003 0308 	and.w	r3, r3, #8
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d01b      	beq.n	8005d34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f06f 0208 	mvn.w	r2, #8
 8005d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2204      	movs	r2, #4
 8005d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	f003 0303 	and.w	r3, r3, #3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d003      	beq.n	8005d22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f94d 	bl	8005fba <HAL_TIM_IC_CaptureCallback>
 8005d20:	e005      	b.n	8005d2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f93f 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f950 	bl	8005fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f003 0310 	and.w	r3, r3, #16
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d020      	beq.n	8005d80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f003 0310 	and.w	r3, r3, #16
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d01b      	beq.n	8005d80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f06f 0210 	mvn.w	r2, #16
 8005d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2208      	movs	r2, #8
 8005d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	69db      	ldr	r3, [r3, #28]
 8005d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d003      	beq.n	8005d6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 f927 	bl	8005fba <HAL_TIM_IC_CaptureCallback>
 8005d6c:	e005      	b.n	8005d7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 f919 	bl	8005fa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 f92a 	bl	8005fce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00c      	beq.n	8005da4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d007      	beq.n	8005da4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f06f 0201 	mvn.w	r2, #1
 8005d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f7fc ff66 	bl	8002c70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00c      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d007      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 fae4 	bl	8006390 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00c      	beq.n	8005dec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d007      	beq.n	8005dec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f8fb 	bl	8005fe2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	f003 0320 	and.w	r3, r3, #32
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00c      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f003 0320 	and.w	r3, r3, #32
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d007      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f06f 0220 	mvn.w	r2, #32
 8005e08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 fab6 	bl	800637c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e10:	bf00      	nop
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d101      	bne.n	8005e34 <HAL_TIM_ConfigClockSource+0x1c>
 8005e30:	2302      	movs	r3, #2
 8005e32:	e0b4      	b.n	8005f9e <HAL_TIM_ConfigClockSource+0x186>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e6c:	d03e      	beq.n	8005eec <HAL_TIM_ConfigClockSource+0xd4>
 8005e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e72:	f200 8087 	bhi.w	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e7a:	f000 8086 	beq.w	8005f8a <HAL_TIM_ConfigClockSource+0x172>
 8005e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e82:	d87f      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e84:	2b70      	cmp	r3, #112	@ 0x70
 8005e86:	d01a      	beq.n	8005ebe <HAL_TIM_ConfigClockSource+0xa6>
 8005e88:	2b70      	cmp	r3, #112	@ 0x70
 8005e8a:	d87b      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e8c:	2b60      	cmp	r3, #96	@ 0x60
 8005e8e:	d050      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x11a>
 8005e90:	2b60      	cmp	r3, #96	@ 0x60
 8005e92:	d877      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e94:	2b50      	cmp	r3, #80	@ 0x50
 8005e96:	d03c      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0xfa>
 8005e98:	2b50      	cmp	r3, #80	@ 0x50
 8005e9a:	d873      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e9c:	2b40      	cmp	r3, #64	@ 0x40
 8005e9e:	d058      	beq.n	8005f52 <HAL_TIM_ConfigClockSource+0x13a>
 8005ea0:	2b40      	cmp	r3, #64	@ 0x40
 8005ea2:	d86f      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005ea4:	2b30      	cmp	r3, #48	@ 0x30
 8005ea6:	d064      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005ea8:	2b30      	cmp	r3, #48	@ 0x30
 8005eaa:	d86b      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005eac:	2b20      	cmp	r3, #32
 8005eae:	d060      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005eb0:	2b20      	cmp	r3, #32
 8005eb2:	d867      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d05c      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005eb8:	2b10      	cmp	r3, #16
 8005eba:	d05a      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005ebc:	e062      	b.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ece:	f000 f9b9 	bl	8006244 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ee0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68ba      	ldr	r2, [r7, #8]
 8005ee8:	609a      	str	r2, [r3, #8]
      break;
 8005eea:	e04f      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005efc:	f000 f9a2 	bl	8006244 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f0e:	609a      	str	r2, [r3, #8]
      break;
 8005f10:	e03c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f000 f916 	bl	8006150 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2150      	movs	r1, #80	@ 0x50
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 f96f 	bl	800620e <TIM_ITRx_SetConfig>
      break;
 8005f30:	e02c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f3e:	461a      	mov	r2, r3
 8005f40:	f000 f935 	bl	80061ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2160      	movs	r1, #96	@ 0x60
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 f95f 	bl	800620e <TIM_ITRx_SetConfig>
      break;
 8005f50:	e01c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f5e:	461a      	mov	r2, r3
 8005f60:	f000 f8f6 	bl	8006150 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2140      	movs	r1, #64	@ 0x40
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 f94f 	bl	800620e <TIM_ITRx_SetConfig>
      break;
 8005f70:	e00c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	4610      	mov	r0, r2
 8005f7e:	f000 f946 	bl	800620e <TIM_ITRx_SetConfig>
      break;
 8005f82:	e003      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	73fb      	strb	r3, [r7, #15]
      break;
 8005f88:	e000      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3710      	adds	r7, #16
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}

08005fa6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fa6:	b480      	push	{r7}
 8005fa8:	b083      	sub	sp, #12
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fae:	bf00      	nop
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr

08005fba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fba:	b480      	push	{r7}
 8005fbc:	b083      	sub	sp, #12
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005fc2:	bf00      	nop
 8005fc4:	370c      	adds	r7, #12
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr

08005fce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b083      	sub	sp, #12
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fd6:	bf00      	nop
 8005fd8:	370c      	adds	r7, #12
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr

08005fe2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fe2:	b480      	push	{r7}
 8005fe4:	b083      	sub	sp, #12
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fea:	bf00      	nop
 8005fec:	370c      	adds	r7, #12
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
	...

08005ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a46      	ldr	r2, [pc, #280]	@ (8006124 <TIM_Base_SetConfig+0x12c>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006016:	d00f      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a43      	ldr	r2, [pc, #268]	@ (8006128 <TIM_Base_SetConfig+0x130>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d00b      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a42      	ldr	r2, [pc, #264]	@ (800612c <TIM_Base_SetConfig+0x134>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d007      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a41      	ldr	r2, [pc, #260]	@ (8006130 <TIM_Base_SetConfig+0x138>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d003      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a40      	ldr	r2, [pc, #256]	@ (8006134 <TIM_Base_SetConfig+0x13c>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d108      	bne.n	800604a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800603e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a35      	ldr	r2, [pc, #212]	@ (8006124 <TIM_Base_SetConfig+0x12c>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d02b      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006058:	d027      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a32      	ldr	r2, [pc, #200]	@ (8006128 <TIM_Base_SetConfig+0x130>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d023      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a31      	ldr	r2, [pc, #196]	@ (800612c <TIM_Base_SetConfig+0x134>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d01f      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a30      	ldr	r2, [pc, #192]	@ (8006130 <TIM_Base_SetConfig+0x138>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d01b      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a2f      	ldr	r2, [pc, #188]	@ (8006134 <TIM_Base_SetConfig+0x13c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d017      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a2e      	ldr	r2, [pc, #184]	@ (8006138 <TIM_Base_SetConfig+0x140>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d013      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a2d      	ldr	r2, [pc, #180]	@ (800613c <TIM_Base_SetConfig+0x144>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d00f      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a2c      	ldr	r2, [pc, #176]	@ (8006140 <TIM_Base_SetConfig+0x148>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d00b      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a2b      	ldr	r2, [pc, #172]	@ (8006144 <TIM_Base_SetConfig+0x14c>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d007      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a2a      	ldr	r2, [pc, #168]	@ (8006148 <TIM_Base_SetConfig+0x150>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d003      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a29      	ldr	r2, [pc, #164]	@ (800614c <TIM_Base_SetConfig+0x154>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d108      	bne.n	80060bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a10      	ldr	r2, [pc, #64]	@ (8006124 <TIM_Base_SetConfig+0x12c>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d003      	beq.n	80060f0 <TIM_Base_SetConfig+0xf8>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a12      	ldr	r2, [pc, #72]	@ (8006134 <TIM_Base_SetConfig+0x13c>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d103      	bne.n	80060f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	691a      	ldr	r2, [r3, #16]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b01      	cmp	r3, #1
 8006108:	d105      	bne.n	8006116 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	f023 0201 	bic.w	r2, r3, #1
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	611a      	str	r2, [r3, #16]
  }
}
 8006116:	bf00      	nop
 8006118:	3714      	adds	r7, #20
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	40010000 	.word	0x40010000
 8006128:	40000400 	.word	0x40000400
 800612c:	40000800 	.word	0x40000800
 8006130:	40000c00 	.word	0x40000c00
 8006134:	40010400 	.word	0x40010400
 8006138:	40014000 	.word	0x40014000
 800613c:	40014400 	.word	0x40014400
 8006140:	40014800 	.word	0x40014800
 8006144:	40001800 	.word	0x40001800
 8006148:	40001c00 	.word	0x40001c00
 800614c:	40002000 	.word	0x40002000

08006150 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006150:	b480      	push	{r7}
 8006152:	b087      	sub	sp, #28
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	f023 0201 	bic.w	r2, r3, #1
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800617a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	011b      	lsls	r3, r3, #4
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	4313      	orrs	r3, r2
 8006184:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f023 030a 	bic.w	r3, r3, #10
 800618c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	4313      	orrs	r3, r2
 8006194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	621a      	str	r2, [r3, #32]
}
 80061a2:	bf00      	nop
 80061a4:	371c      	adds	r7, #28
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b087      	sub	sp, #28
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	60f8      	str	r0, [r7, #12]
 80061b6:	60b9      	str	r1, [r7, #8]
 80061b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	f023 0210 	bic.w	r2, r3, #16
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	031b      	lsls	r3, r3, #12
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	011b      	lsls	r3, r3, #4
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	621a      	str	r2, [r3, #32]
}
 8006202:	bf00      	nop
 8006204:	371c      	adds	r7, #28
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800620e:	b480      	push	{r7}
 8006210:	b085      	sub	sp, #20
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
 8006216:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006224:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	f043 0307 	orr.w	r3, r3, #7
 8006230:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	609a      	str	r2, [r3, #8]
}
 8006238:	bf00      	nop
 800623a:	3714      	adds	r7, #20
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800625e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	021a      	lsls	r2, r3, #8
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	431a      	orrs	r2, r3
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	4313      	orrs	r3, r2
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	4313      	orrs	r3, r2
 8006270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	609a      	str	r2, [r3, #8]
}
 8006278:	bf00      	nop
 800627a:	371c      	adds	r7, #28
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006284:	b480      	push	{r7}
 8006286:	b085      	sub	sp, #20
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006294:	2b01      	cmp	r3, #1
 8006296:	d101      	bne.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006298:	2302      	movs	r3, #2
 800629a:	e05a      	b.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a21      	ldr	r2, [pc, #132]	@ (8006360 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d022      	beq.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e8:	d01d      	beq.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006364 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d018      	beq.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a1b      	ldr	r2, [pc, #108]	@ (8006368 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d013      	beq.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a1a      	ldr	r2, [pc, #104]	@ (800636c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d00e      	beq.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a18      	ldr	r2, [pc, #96]	@ (8006370 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d009      	beq.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a17      	ldr	r2, [pc, #92]	@ (8006374 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d004      	beq.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a15      	ldr	r2, [pc, #84]	@ (8006378 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d10c      	bne.n	8006340 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800632c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	68ba      	ldr	r2, [r7, #8]
 8006334:	4313      	orrs	r3, r2
 8006336:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	40010000 	.word	0x40010000
 8006364:	40000400 	.word	0x40000400
 8006368:	40000800 	.word	0x40000800
 800636c:	40000c00 	.word	0x40000c00
 8006370:	40010400 	.word	0x40010400
 8006374:	40014000 	.word	0x40014000
 8006378:	40001800 	.word	0x40001800

0800637c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e042      	b.n	800643c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d106      	bne.n	80063d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7fc fd78 	bl	8002ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2224      	movs	r2, #36	@ 0x24
 80063d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68da      	ldr	r2, [r3, #12]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f001 f8a3 	bl	8007534 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	691a      	ldr	r2, [r3, #16]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	695a      	ldr	r2, [r3, #20]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800640c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68da      	ldr	r2, [r3, #12]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800641c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2220      	movs	r2, #32
 8006428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2220      	movs	r2, #32
 8006430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3708      	adds	r7, #8
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b08a      	sub	sp, #40	@ 0x28
 8006448:	af02      	add	r7, sp, #8
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	603b      	str	r3, [r7, #0]
 8006450:	4613      	mov	r3, r2
 8006452:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006454:	2300      	movs	r3, #0
 8006456:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800645e:	b2db      	uxtb	r3, r3
 8006460:	2b20      	cmp	r3, #32
 8006462:	d175      	bne.n	8006550 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d002      	beq.n	8006470 <HAL_UART_Transmit+0x2c>
 800646a:	88fb      	ldrh	r3, [r7, #6]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e06e      	b.n	8006552 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2221      	movs	r2, #33	@ 0x21
 800647e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006482:	f7fc ff9d 	bl	80033c0 <HAL_GetTick>
 8006486:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	88fa      	ldrh	r2, [r7, #6]
 800648c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	88fa      	ldrh	r2, [r7, #6]
 8006492:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800649c:	d108      	bne.n	80064b0 <HAL_UART_Transmit+0x6c>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d104      	bne.n	80064b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064a6:	2300      	movs	r3, #0
 80064a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	61bb      	str	r3, [r7, #24]
 80064ae:	e003      	b.n	80064b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064b4:	2300      	movs	r3, #0
 80064b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064b8:	e02e      	b.n	8006518 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	2200      	movs	r2, #0
 80064c2:	2180      	movs	r1, #128	@ 0x80
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	f000 fd7c 	bl	8006fc2 <UART_WaitOnFlagUntilTimeout>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d005      	beq.n	80064dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2220      	movs	r2, #32
 80064d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e03a      	b.n	8006552 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10b      	bne.n	80064fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	881b      	ldrh	r3, [r3, #0]
 80064e6:	461a      	mov	r2, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	3302      	adds	r3, #2
 80064f6:	61bb      	str	r3, [r7, #24]
 80064f8:	e007      	b.n	800650a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	781a      	ldrb	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	3301      	adds	r3, #1
 8006508:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800650e:	b29b      	uxth	r3, r3
 8006510:	3b01      	subs	r3, #1
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800651c:	b29b      	uxth	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1cb      	bne.n	80064ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	2200      	movs	r2, #0
 800652a:	2140      	movs	r1, #64	@ 0x40
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f000 fd48 	bl	8006fc2 <UART_WaitOnFlagUntilTimeout>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d005      	beq.n	8006544 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2220      	movs	r2, #32
 800653c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	e006      	b.n	8006552 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2220      	movs	r2, #32
 8006548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800654c:	2300      	movs	r3, #0
 800654e:	e000      	b.n	8006552 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006550:	2302      	movs	r3, #2
  }
}
 8006552:	4618      	mov	r0, r3
 8006554:	3720      	adds	r7, #32
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
	...

0800655c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b08c      	sub	sp, #48	@ 0x30
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	4613      	mov	r3, r2
 8006568:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006570:	b2db      	uxtb	r3, r3
 8006572:	2b20      	cmp	r3, #32
 8006574:	d156      	bne.n	8006624 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d002      	beq.n	8006582 <HAL_UART_Transmit_DMA+0x26>
 800657c:	88fb      	ldrh	r3, [r7, #6]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e04f      	b.n	8006626 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8006586:	68ba      	ldr	r2, [r7, #8]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	88fa      	ldrh	r2, [r7, #6]
 8006590:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	88fa      	ldrh	r2, [r7, #6]
 8006596:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2221      	movs	r2, #33	@ 0x21
 80065a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065aa:	4a21      	ldr	r2, [pc, #132]	@ (8006630 <HAL_UART_Transmit_DMA+0xd4>)
 80065ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b2:	4a20      	ldr	r2, [pc, #128]	@ (8006634 <HAL_UART_Transmit_DMA+0xd8>)
 80065b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ba:	4a1f      	ldr	r2, [pc, #124]	@ (8006638 <HAL_UART_Transmit_DMA+0xdc>)
 80065bc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c2:	2200      	movs	r2, #0
 80065c4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80065c6:	f107 0308 	add.w	r3, r7, #8
 80065ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80065d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d2:	6819      	ldr	r1, [r3, #0]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	3304      	adds	r3, #4
 80065da:	461a      	mov	r2, r3
 80065dc:	88fb      	ldrh	r3, [r7, #6]
 80065de:	f7fd f8df 	bl	80037a0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065ea:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	3314      	adds	r3, #20
 80065f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	e853 3f00 	ldrex	r3, [r3]
 80065fa:	617b      	str	r3, [r7, #20]
   return(result);
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006602:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3314      	adds	r3, #20
 800660a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800660c:	627a      	str	r2, [r7, #36]	@ 0x24
 800660e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006610:	6a39      	ldr	r1, [r7, #32]
 8006612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006614:	e841 2300 	strex	r3, r2, [r1]
 8006618:	61fb      	str	r3, [r7, #28]
   return(result);
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1e5      	bne.n	80065ec <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8006620:	2300      	movs	r3, #0
 8006622:	e000      	b.n	8006626 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006624:	2302      	movs	r3, #2
  }
}
 8006626:	4618      	mov	r0, r3
 8006628:	3730      	adds	r7, #48	@ 0x30
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	08006d11 	.word	0x08006d11
 8006634:	08006dab 	.word	0x08006dab
 8006638:	08006f2f 	.word	0x08006f2f

0800663c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	4613      	mov	r3, r2
 8006648:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b20      	cmp	r3, #32
 8006654:	d112      	bne.n	800667c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d002      	beq.n	8006662 <HAL_UART_Receive_DMA+0x26>
 800665c:	88fb      	ldrh	r3, [r7, #6]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e00b      	b.n	800667e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800666c:	88fb      	ldrh	r3, [r7, #6]
 800666e:	461a      	mov	r2, r3
 8006670:	68b9      	ldr	r1, [r7, #8]
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	f000 fcfe 	bl	8007074 <UART_Start_Receive_DMA>
 8006678:	4603      	mov	r3, r0
 800667a:	e000      	b.n	800667e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800667c:	2302      	movs	r3, #2
  }
}
 800667e:	4618      	mov	r0, r3
 8006680:	3710      	adds	r7, #16
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b090      	sub	sp, #64	@ 0x40
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800668e:	2300      	movs	r3, #0
 8006690:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	695b      	ldr	r3, [r3, #20]
 8006698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669c:	2b80      	cmp	r3, #128	@ 0x80
 800669e:	bf0c      	ite	eq
 80066a0:	2301      	moveq	r3, #1
 80066a2:	2300      	movne	r3, #0
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	2b21      	cmp	r3, #33	@ 0x21
 80066b2:	d128      	bne.n	8006706 <HAL_UART_DMAStop+0x80>
 80066b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d025      	beq.n	8006706 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	3314      	adds	r3, #20
 80066c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c4:	e853 3f00 	ldrex	r3, [r3]
 80066c8:	623b      	str	r3, [r7, #32]
   return(result);
 80066ca:	6a3b      	ldr	r3, [r7, #32]
 80066cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3314      	adds	r3, #20
 80066d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066da:	633a      	str	r2, [r7, #48]	@ 0x30
 80066dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066e2:	e841 2300 	strex	r3, r2, [r1]
 80066e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1e5      	bne.n	80066ba <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d004      	beq.n	8006700 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7fd f8a8 	bl	8003850 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 fd51 	bl	80071a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006710:	2b40      	cmp	r3, #64	@ 0x40
 8006712:	bf0c      	ite	eq
 8006714:	2301      	moveq	r3, #1
 8006716:	2300      	movne	r3, #0
 8006718:	b2db      	uxtb	r3, r3
 800671a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b22      	cmp	r3, #34	@ 0x22
 8006726:	d128      	bne.n	800677a <HAL_UART_DMAStop+0xf4>
 8006728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800672a:	2b00      	cmp	r3, #0
 800672c:	d025      	beq.n	800677a <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3314      	adds	r3, #20
 8006734:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	60fb      	str	r3, [r7, #12]
   return(result);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006744:	637b      	str	r3, [r7, #52]	@ 0x34
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3314      	adds	r3, #20
 800674c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800674e:	61fa      	str	r2, [r7, #28]
 8006750:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006752:	69b9      	ldr	r1, [r7, #24]
 8006754:	69fa      	ldr	r2, [r7, #28]
 8006756:	e841 2300 	strex	r3, r2, [r1]
 800675a:	617b      	str	r3, [r7, #20]
   return(result);
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1e5      	bne.n	800672e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006766:	2b00      	cmp	r3, #0
 8006768:	d004      	beq.n	8006774 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800676e:	4618      	mov	r0, r3
 8006770:	f7fd f86e 	bl	8003850 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 fd3f 	bl	80071f8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3740      	adds	r7, #64	@ 0x40
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b0ba      	sub	sp, #232	@ 0xe8
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80067b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ba:	f003 030f 	and.w	r3, r3, #15
 80067be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80067c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10f      	bne.n	80067ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ce:	f003 0320 	and.w	r3, r3, #32
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d009      	beq.n	80067ea <HAL_UART_IRQHandler+0x66>
 80067d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067da:	f003 0320 	and.w	r3, r3, #32
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d003      	beq.n	80067ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 fde7 	bl	80073b6 <UART_Receive_IT>
      return;
 80067e8:	e25b      	b.n	8006ca2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80067ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f000 80de 	beq.w	80069b0 <HAL_UART_IRQHandler+0x22c>
 80067f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067f8:	f003 0301 	and.w	r3, r3, #1
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d106      	bne.n	800680e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006804:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006808:	2b00      	cmp	r3, #0
 800680a:	f000 80d1 	beq.w	80069b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800680e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00b      	beq.n	8006832 <HAL_UART_IRQHandler+0xae>
 800681a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800681e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006822:	2b00      	cmp	r3, #0
 8006824:	d005      	beq.n	8006832 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800682a:	f043 0201 	orr.w	r2, r3, #1
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006836:	f003 0304 	and.w	r3, r3, #4
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00b      	beq.n	8006856 <HAL_UART_IRQHandler+0xd2>
 800683e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006842:	f003 0301 	and.w	r3, r3, #1
 8006846:	2b00      	cmp	r3, #0
 8006848:	d005      	beq.n	8006856 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800684e:	f043 0202 	orr.w	r2, r3, #2
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00b      	beq.n	800687a <HAL_UART_IRQHandler+0xf6>
 8006862:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	2b00      	cmp	r3, #0
 800686c:	d005      	beq.n	800687a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006872:	f043 0204 	orr.w	r2, r3, #4
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800687a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800687e:	f003 0308 	and.w	r3, r3, #8
 8006882:	2b00      	cmp	r3, #0
 8006884:	d011      	beq.n	80068aa <HAL_UART_IRQHandler+0x126>
 8006886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800688a:	f003 0320 	and.w	r3, r3, #32
 800688e:	2b00      	cmp	r3, #0
 8006890:	d105      	bne.n	800689e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006892:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	d005      	beq.n	80068aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a2:	f043 0208 	orr.w	r2, r3, #8
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f000 81f2 	beq.w	8006c98 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068b8:	f003 0320 	and.w	r3, r3, #32
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d008      	beq.n	80068d2 <HAL_UART_IRQHandler+0x14e>
 80068c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068c4:	f003 0320 	and.w	r3, r3, #32
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d002      	beq.n	80068d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fd72 	bl	80073b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	695b      	ldr	r3, [r3, #20]
 80068d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068dc:	2b40      	cmp	r3, #64	@ 0x40
 80068de:	bf0c      	ite	eq
 80068e0:	2301      	moveq	r3, #1
 80068e2:	2300      	movne	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ee:	f003 0308 	and.w	r3, r3, #8
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d103      	bne.n	80068fe <HAL_UART_IRQHandler+0x17a>
 80068f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d04f      	beq.n	800699e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 fc7a 	bl	80071f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800690e:	2b40      	cmp	r3, #64	@ 0x40
 8006910:	d141      	bne.n	8006996 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	3314      	adds	r3, #20
 8006918:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006920:	e853 3f00 	ldrex	r3, [r3]
 8006924:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006928:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800692c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006930:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3314      	adds	r3, #20
 800693a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800693e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006942:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006946:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800694a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800694e:	e841 2300 	strex	r3, r2, [r1]
 8006952:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006956:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d1d9      	bne.n	8006912 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006962:	2b00      	cmp	r3, #0
 8006964:	d013      	beq.n	800698e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800696a:	4a7e      	ldr	r2, [pc, #504]	@ (8006b64 <HAL_UART_IRQHandler+0x3e0>)
 800696c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006972:	4618      	mov	r0, r3
 8006974:	f7fc ffdc 	bl	8003930 <HAL_DMA_Abort_IT>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d016      	beq.n	80069ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006982:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006988:	4610      	mov	r0, r2
 800698a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800698c:	e00e      	b.n	80069ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f000 f9a8 	bl	8006ce4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006994:	e00a      	b.n	80069ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f9a4 	bl	8006ce4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800699c:	e006      	b.n	80069ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f9a0 	bl	8006ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80069aa:	e175      	b.n	8006c98 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069ac:	bf00      	nop
    return;
 80069ae:	e173      	b.n	8006c98 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	f040 814f 	bne.w	8006c58 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80069ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069be:	f003 0310 	and.w	r3, r3, #16
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f000 8148 	beq.w	8006c58 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80069c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069cc:	f003 0310 	and.w	r3, r3, #16
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f000 8141 	beq.w	8006c58 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069d6:	2300      	movs	r3, #0
 80069d8:	60bb      	str	r3, [r7, #8]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	60bb      	str	r3, [r7, #8]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	60bb      	str	r3, [r7, #8]
 80069ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f6:	2b40      	cmp	r3, #64	@ 0x40
 80069f8:	f040 80b6 	bne.w	8006b68 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	f000 8145 	beq.w	8006c9c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	f080 813e 	bcs.w	8006c9c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a26:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a2c:	69db      	ldr	r3, [r3, #28]
 8006a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a32:	f000 8088 	beq.w	8006b46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	330c      	adds	r3, #12
 8006a3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a44:	e853 3f00 	ldrex	r3, [r3]
 8006a48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	330c      	adds	r3, #12
 8006a5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006a62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1d9      	bne.n	8006a36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3314      	adds	r3, #20
 8006a88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a8c:	e853 3f00 	ldrex	r3, [r3]
 8006a90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a94:	f023 0301 	bic.w	r3, r3, #1
 8006a98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3314      	adds	r3, #20
 8006aa2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006aa6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006aaa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006aae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006ab2:	e841 2300 	strex	r3, r2, [r1]
 8006ab6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ab8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d1e1      	bne.n	8006a82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	3314      	adds	r3, #20
 8006ac4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ac8:	e853 3f00 	ldrex	r3, [r3]
 8006acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ace:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ad0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ad4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3314      	adds	r3, #20
 8006ade:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006ae2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ae4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006ae8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006aea:	e841 2300 	strex	r3, r2, [r1]
 8006aee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006af0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1e3      	bne.n	8006abe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	330c      	adds	r3, #12
 8006b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b0e:	e853 3f00 	ldrex	r3, [r3]
 8006b12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b16:	f023 0310 	bic.w	r3, r3, #16
 8006b1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	330c      	adds	r3, #12
 8006b24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006b28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006b2a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b30:	e841 2300 	strex	r3, r2, [r1]
 8006b34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1e3      	bne.n	8006b04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7fc fe85 	bl	8003850 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2202      	movs	r2, #2
 8006b4a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	1ad3      	subs	r3, r2, r3
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 f8cb 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b62:	e09b      	b.n	8006c9c <HAL_UART_IRQHandler+0x518>
 8006b64:	080072bf 	.word	0x080072bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f000 808e 	beq.w	8006ca0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006b84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f000 8089 	beq.w	8006ca0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	330c      	adds	r3, #12
 8006b94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b98:	e853 3f00 	ldrex	r3, [r3]
 8006b9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ba0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ba4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	330c      	adds	r3, #12
 8006bae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006bb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8006bb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bba:	e841 2300 	strex	r3, r2, [r1]
 8006bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1e3      	bne.n	8006b8e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	3314      	adds	r3, #20
 8006bcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	e853 3f00 	ldrex	r3, [r3]
 8006bd4:	623b      	str	r3, [r7, #32]
   return(result);
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	f023 0301 	bic.w	r3, r3, #1
 8006bdc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	3314      	adds	r3, #20
 8006be6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006bea:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e3      	bne.n	8006bc6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2220      	movs	r2, #32
 8006c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	330c      	adds	r3, #12
 8006c12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	e853 3f00 	ldrex	r3, [r3]
 8006c1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0310 	bic.w	r3, r3, #16
 8006c22:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	330c      	adds	r3, #12
 8006c2c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006c30:	61fa      	str	r2, [r7, #28]
 8006c32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c34:	69b9      	ldr	r1, [r7, #24]
 8006c36:	69fa      	ldr	r2, [r7, #28]
 8006c38:	e841 2300 	strex	r3, r2, [r1]
 8006c3c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1e3      	bne.n	8006c0c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2202      	movs	r2, #2
 8006c48:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c4a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c4e:	4619      	mov	r1, r3
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f851 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c56:	e023      	b.n	8006ca0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d009      	beq.n	8006c78 <HAL_UART_IRQHandler+0x4f4>
 8006c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 fb38 	bl	80072e6 <UART_Transmit_IT>
    return;
 8006c76:	e014      	b.n	8006ca2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00e      	beq.n	8006ca2 <HAL_UART_IRQHandler+0x51e>
 8006c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d008      	beq.n	8006ca2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f000 fb78 	bl	8007386 <UART_EndTransmit_IT>
    return;
 8006c96:	e004      	b.n	8006ca2 <HAL_UART_IRQHandler+0x51e>
    return;
 8006c98:	bf00      	nop
 8006c9a:	e002      	b.n	8006ca2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006c9c:	bf00      	nop
 8006c9e:	e000      	b.n	8006ca2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006ca0:	bf00      	nop
  }
}
 8006ca2:	37e8      	adds	r7, #232	@ 0xe8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr

08006ce4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	460b      	mov	r3, r1
 8006d02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b090      	sub	sp, #64	@ 0x40
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d137      	bne.n	8006d9c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d2e:	2200      	movs	r2, #0
 8006d30:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3314      	adds	r3, #20
 8006d38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	e853 3f00 	ldrex	r3, [r3]
 8006d40:	623b      	str	r3, [r7, #32]
   return(result);
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d48:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3314      	adds	r3, #20
 8006d50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d52:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d5a:	e841 2300 	strex	r3, r2, [r1]
 8006d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1e5      	bne.n	8006d32 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	e853 3f00 	ldrex	r3, [r3]
 8006d74:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	330c      	adds	r3, #12
 8006d84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d86:	61fa      	str	r2, [r7, #28]
 8006d88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8a:	69b9      	ldr	r1, [r7, #24]
 8006d8c:	69fa      	ldr	r2, [r7, #28]
 8006d8e:	e841 2300 	strex	r3, r2, [r1]
 8006d92:	617b      	str	r3, [r7, #20]
   return(result);
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1e5      	bne.n	8006d66 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d9a:	e002      	b.n	8006da2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006d9c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006d9e:	f7fb ff5d 	bl	8002c5c <HAL_UART_TxCpltCallback>
}
 8006da2:	bf00      	nop
 8006da4:	3740      	adds	r7, #64	@ 0x40
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}

08006daa <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006daa:	b580      	push	{r7, lr}
 8006dac:	b084      	sub	sp, #16
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006db6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f7ff ff75 	bl	8006ca8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dbe:	bf00      	nop
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b09c      	sub	sp, #112	@ 0x70
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d172      	bne.n	8006ec8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006de4:	2200      	movs	r2, #0
 8006de6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006de8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	330c      	adds	r3, #12
 8006dee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dfa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dfe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	330c      	adds	r3, #12
 8006e06:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006e08:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006e0a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e5      	bne.n	8006de8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3314      	adds	r3, #20
 8006e22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e2e:	f023 0301 	bic.w	r3, r3, #1
 8006e32:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3314      	adds	r3, #20
 8006e3a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006e3c:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e3e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e5      	bne.n	8006e1c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3314      	adds	r3, #20
 8006e56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5a:	e853 3f00 	ldrex	r3, [r3]
 8006e5e:	623b      	str	r3, [r7, #32]
   return(result);
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e66:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3314      	adds	r3, #20
 8006e6e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006e70:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e78:	e841 2300 	strex	r3, r2, [r1]
 8006e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e5      	bne.n	8006e50 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e86:	2220      	movs	r2, #32
 8006e88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d119      	bne.n	8006ec8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	330c      	adds	r3, #12
 8006e9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	e853 3f00 	ldrex	r3, [r3]
 8006ea2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f023 0310 	bic.w	r3, r3, #16
 8006eaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006eac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	330c      	adds	r3, #12
 8006eb2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006eb4:	61fa      	str	r2, [r7, #28]
 8006eb6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb8:	69b9      	ldr	r1, [r7, #24]
 8006eba:	69fa      	ldr	r2, [r7, #28]
 8006ebc:	e841 2300 	strex	r3, r2, [r1]
 8006ec0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1e5      	bne.n	8006e94 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ec8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eca:	2200      	movs	r2, #0
 8006ecc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ece:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d106      	bne.n	8006ee4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ed8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006eda:	4619      	mov	r1, r3
 8006edc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ede:	f7ff ff0b 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ee2:	e002      	b.n	8006eea <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006ee4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ee6:	f7ff fee9 	bl	8006cbc <HAL_UART_RxCpltCallback>
}
 8006eea:	bf00      	nop
 8006eec:	3770      	adds	r7, #112	@ 0x70
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b084      	sub	sp, #16
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2201      	movs	r2, #1
 8006f04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d108      	bne.n	8006f20 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f12:	085b      	lsrs	r3, r3, #1
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	4619      	mov	r1, r3
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f7ff feed 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f1e:	e002      	b.n	8006f26 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f20:	68f8      	ldr	r0, [r7, #12]
 8006f22:	f7ff fed5 	bl	8006cd0 <HAL_UART_RxHalfCpltCallback>
}
 8006f26:	bf00      	nop
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f36:	2300      	movs	r3, #0
 8006f38:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f4a:	2b80      	cmp	r3, #128	@ 0x80
 8006f4c:	bf0c      	ite	eq
 8006f4e:	2301      	moveq	r3, #1
 8006f50:	2300      	movne	r3, #0
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b21      	cmp	r3, #33	@ 0x21
 8006f60:	d108      	bne.n	8006f74 <UART_DMAError+0x46>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d005      	beq.n	8006f74 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006f6e:	68b8      	ldr	r0, [r7, #8]
 8006f70:	f000 f91a 	bl	80071a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f7e:	2b40      	cmp	r3, #64	@ 0x40
 8006f80:	bf0c      	ite	eq
 8006f82:	2301      	moveq	r3, #1
 8006f84:	2300      	movne	r3, #0
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2b22      	cmp	r3, #34	@ 0x22
 8006f94:	d108      	bne.n	8006fa8 <UART_DMAError+0x7a>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d005      	beq.n	8006fa8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006fa2:	68b8      	ldr	r0, [r7, #8]
 8006fa4:	f000 f928 	bl	80071f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fac:	f043 0210 	orr.w	r2, r3, #16
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fb4:	68b8      	ldr	r0, [r7, #8]
 8006fb6:	f7ff fe95 	bl	8006ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fba:	bf00      	nop
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}

08006fc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b086      	sub	sp, #24
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	60f8      	str	r0, [r7, #12]
 8006fca:	60b9      	str	r1, [r7, #8]
 8006fcc:	603b      	str	r3, [r7, #0]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fd2:	e03b      	b.n	800704c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fd4:	6a3b      	ldr	r3, [r7, #32]
 8006fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fda:	d037      	beq.n	800704c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fdc:	f7fc f9f0 	bl	80033c0 <HAL_GetTick>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	6a3a      	ldr	r2, [r7, #32]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d302      	bcc.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0x30>
 8006fec:	6a3b      	ldr	r3, [r7, #32]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d101      	bne.n	8006ff6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	e03a      	b.n	800706c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	f003 0304 	and.w	r3, r3, #4
 8007000:	2b00      	cmp	r3, #0
 8007002:	d023      	beq.n	800704c <UART_WaitOnFlagUntilTimeout+0x8a>
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	2b80      	cmp	r3, #128	@ 0x80
 8007008:	d020      	beq.n	800704c <UART_WaitOnFlagUntilTimeout+0x8a>
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	2b40      	cmp	r3, #64	@ 0x40
 800700e:	d01d      	beq.n	800704c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 0308 	and.w	r3, r3, #8
 800701a:	2b08      	cmp	r3, #8
 800701c:	d116      	bne.n	800704c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800701e:	2300      	movs	r3, #0
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	617b      	str	r3, [r7, #20]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	617b      	str	r3, [r7, #20]
 8007032:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007034:	68f8      	ldr	r0, [r7, #12]
 8007036:	f000 f8df 	bl	80071f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2208      	movs	r2, #8
 800703e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e00f      	b.n	800706c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	4013      	ands	r3, r2
 8007056:	68ba      	ldr	r2, [r7, #8]
 8007058:	429a      	cmp	r2, r3
 800705a:	bf0c      	ite	eq
 800705c:	2301      	moveq	r3, #1
 800705e:	2300      	movne	r3, #0
 8007060:	b2db      	uxtb	r3, r3
 8007062:	461a      	mov	r2, r3
 8007064:	79fb      	ldrb	r3, [r7, #7]
 8007066:	429a      	cmp	r2, r3
 8007068:	d0b4      	beq.n	8006fd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3718      	adds	r7, #24
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b098      	sub	sp, #96	@ 0x60
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	4613      	mov	r3, r2
 8007080:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007082:	68ba      	ldr	r2, [r7, #8]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	88fa      	ldrh	r2, [r7, #6]
 800708c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2200      	movs	r2, #0
 8007092:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2222      	movs	r2, #34	@ 0x22
 8007098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a0:	4a3e      	ldr	r2, [pc, #248]	@ (800719c <UART_Start_Receive_DMA+0x128>)
 80070a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a8:	4a3d      	ldr	r2, [pc, #244]	@ (80071a0 <UART_Start_Receive_DMA+0x12c>)
 80070aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b0:	4a3c      	ldr	r2, [pc, #240]	@ (80071a4 <UART_Start_Receive_DMA+0x130>)
 80070b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b8:	2200      	movs	r2, #0
 80070ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80070bc:	f107 0308 	add.w	r3, r7, #8
 80070c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	3304      	adds	r3, #4
 80070cc:	4619      	mov	r1, r3
 80070ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	88fb      	ldrh	r3, [r7, #6]
 80070d4:	f7fc fb64 	bl	80037a0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80070d8:	2300      	movs	r3, #0
 80070da:	613b      	str	r3, [r7, #16]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	613b      	str	r3, [r7, #16]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	613b      	str	r3, [r7, #16]
 80070ec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d019      	beq.n	800712a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	330c      	adds	r3, #12
 80070fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800710c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	330c      	adds	r3, #12
 8007114:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007116:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007118:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800711c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800711e:	e841 2300 	strex	r3, r2, [r1]
 8007122:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1e5      	bne.n	80070f6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3314      	adds	r3, #20
 8007130:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800713a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713c:	f043 0301 	orr.w	r3, r3, #1
 8007140:	657b      	str	r3, [r7, #84]	@ 0x54
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	3314      	adds	r3, #20
 8007148:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800714a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800714c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007150:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e5      	bne.n	800712a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3314      	adds	r3, #20
 8007164:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	e853 3f00 	ldrex	r3, [r3]
 800716c:	617b      	str	r3, [r7, #20]
   return(result);
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007174:	653b      	str	r3, [r7, #80]	@ 0x50
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	3314      	adds	r3, #20
 800717c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800717e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007180:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007182:	6a39      	ldr	r1, [r7, #32]
 8007184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007186:	e841 2300 	strex	r3, r2, [r1]
 800718a:	61fb      	str	r3, [r7, #28]
   return(result);
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d1e5      	bne.n	800715e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3760      	adds	r7, #96	@ 0x60
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	08006dc7 	.word	0x08006dc7
 80071a0:	08006ef3 	.word	0x08006ef3
 80071a4:	08006f2f 	.word	0x08006f2f

080071a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b089      	sub	sp, #36	@ 0x24
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	330c      	adds	r3, #12
 80071b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	e853 3f00 	ldrex	r3, [r3]
 80071be:	60bb      	str	r3, [r7, #8]
   return(result);
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80071c6:	61fb      	str	r3, [r7, #28]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	330c      	adds	r3, #12
 80071ce:	69fa      	ldr	r2, [r7, #28]
 80071d0:	61ba      	str	r2, [r7, #24]
 80071d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	6979      	ldr	r1, [r7, #20]
 80071d6:	69ba      	ldr	r2, [r7, #24]
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	613b      	str	r3, [r7, #16]
   return(result);
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e5      	bne.n	80071b0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2220      	movs	r2, #32
 80071e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80071ec:	bf00      	nop
 80071ee:	3724      	adds	r7, #36	@ 0x24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b095      	sub	sp, #84	@ 0x54
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800720a:	e853 3f00 	ldrex	r3, [r3]
 800720e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007212:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007216:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	330c      	adds	r3, #12
 800721e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007220:	643a      	str	r2, [r7, #64]	@ 0x40
 8007222:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007224:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007226:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007228:	e841 2300 	strex	r3, r2, [r1]
 800722c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800722e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1e5      	bne.n	8007200 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3314      	adds	r3, #20
 800723a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723c:	6a3b      	ldr	r3, [r7, #32]
 800723e:	e853 3f00 	ldrex	r3, [r3]
 8007242:	61fb      	str	r3, [r7, #28]
   return(result);
 8007244:	69fb      	ldr	r3, [r7, #28]
 8007246:	f023 0301 	bic.w	r3, r3, #1
 800724a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	3314      	adds	r3, #20
 8007252:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007254:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007256:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007258:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800725a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800725c:	e841 2300 	strex	r3, r2, [r1]
 8007260:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1e5      	bne.n	8007234 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800726c:	2b01      	cmp	r3, #1
 800726e:	d119      	bne.n	80072a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	330c      	adds	r3, #12
 8007276:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	e853 3f00 	ldrex	r3, [r3]
 800727e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	f023 0310 	bic.w	r3, r3, #16
 8007286:	647b      	str	r3, [r7, #68]	@ 0x44
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	330c      	adds	r3, #12
 800728e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007290:	61ba      	str	r2, [r7, #24]
 8007292:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007294:	6979      	ldr	r1, [r7, #20]
 8007296:	69ba      	ldr	r2, [r7, #24]
 8007298:	e841 2300 	strex	r3, r2, [r1]
 800729c:	613b      	str	r3, [r7, #16]
   return(result);
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1e5      	bne.n	8007270 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2220      	movs	r2, #32
 80072a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80072b2:	bf00      	nop
 80072b4:	3754      	adds	r7, #84	@ 0x54
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr

080072be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b084      	sub	sp, #16
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072d8:	68f8      	ldr	r0, [r7, #12]
 80072da:	f7ff fd03 	bl	8006ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072de:	bf00      	nop
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b085      	sub	sp, #20
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b21      	cmp	r3, #33	@ 0x21
 80072f8:	d13e      	bne.n	8007378 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007302:	d114      	bne.n	800732e <UART_Transmit_IT+0x48>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d110      	bne.n	800732e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a1b      	ldr	r3, [r3, #32]
 8007310:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	881b      	ldrh	r3, [r3, #0]
 8007316:	461a      	mov	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007320:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	1c9a      	adds	r2, r3, #2
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	621a      	str	r2, [r3, #32]
 800732c:	e008      	b.n	8007340 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a1b      	ldr	r3, [r3, #32]
 8007332:	1c59      	adds	r1, r3, #1
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	6211      	str	r1, [r2, #32]
 8007338:	781a      	ldrb	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007344:	b29b      	uxth	r3, r3
 8007346:	3b01      	subs	r3, #1
 8007348:	b29b      	uxth	r3, r3
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	4619      	mov	r1, r3
 800734e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007350:	2b00      	cmp	r3, #0
 8007352:	d10f      	bne.n	8007374 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68da      	ldr	r2, [r3, #12]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007362:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68da      	ldr	r2, [r3, #12]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007372:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007374:	2300      	movs	r3, #0
 8007376:	e000      	b.n	800737a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007378:	2302      	movs	r3, #2
  }
}
 800737a:	4618      	mov	r0, r3
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b082      	sub	sp, #8
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68da      	ldr	r2, [r3, #12]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800739c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f7fb fc58 	bl	8002c5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3708      	adds	r7, #8
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b08c      	sub	sp, #48	@ 0x30
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	2b22      	cmp	r3, #34	@ 0x22
 80073c8:	f040 80ae 	bne.w	8007528 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073d4:	d117      	bne.n	8007406 <UART_Receive_IT+0x50>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d113      	bne.n	8007406 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80073de:	2300      	movs	r3, #0
 80073e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073fe:	1c9a      	adds	r2, r3, #2
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	629a      	str	r2, [r3, #40]	@ 0x28
 8007404:	e026      	b.n	8007454 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800740a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800740c:	2300      	movs	r3, #0
 800740e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007418:	d007      	beq.n	800742a <UART_Receive_IT+0x74>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d10a      	bne.n	8007438 <UART_Receive_IT+0x82>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d106      	bne.n	8007438 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	b2da      	uxtb	r2, r3
 8007432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007434:	701a      	strb	r2, [r3, #0]
 8007436:	e008      	b.n	800744a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	b2db      	uxtb	r3, r3
 8007440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007444:	b2da      	uxtb	r2, r3
 8007446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007448:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744e:	1c5a      	adds	r2, r3, #1
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007458:	b29b      	uxth	r3, r3
 800745a:	3b01      	subs	r3, #1
 800745c:	b29b      	uxth	r3, r3
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	4619      	mov	r1, r3
 8007462:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007464:	2b00      	cmp	r3, #0
 8007466:	d15d      	bne.n	8007524 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68da      	ldr	r2, [r3, #12]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0220 	bic.w	r2, r2, #32
 8007476:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68da      	ldr	r2, [r3, #12]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007486:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	695a      	ldr	r2, [r3, #20]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f022 0201 	bic.w	r2, r2, #1
 8007496:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2220      	movs	r2, #32
 800749c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d135      	bne.n	800751a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	330c      	adds	r3, #12
 80074ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	e853 3f00 	ldrex	r3, [r3]
 80074c2:	613b      	str	r3, [r7, #16]
   return(result);
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	f023 0310 	bic.w	r3, r3, #16
 80074ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	330c      	adds	r3, #12
 80074d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074d4:	623a      	str	r2, [r7, #32]
 80074d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d8:	69f9      	ldr	r1, [r7, #28]
 80074da:	6a3a      	ldr	r2, [r7, #32]
 80074dc:	e841 2300 	strex	r3, r2, [r1]
 80074e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80074e2:	69bb      	ldr	r3, [r7, #24]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1e5      	bne.n	80074b4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0310 	and.w	r3, r3, #16
 80074f2:	2b10      	cmp	r3, #16
 80074f4:	d10a      	bne.n	800750c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074f6:	2300      	movs	r3, #0
 80074f8:	60fb      	str	r3, [r7, #12]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	60fb      	str	r3, [r7, #12]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	60fb      	str	r3, [r7, #12]
 800750a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007510:	4619      	mov	r1, r3
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f7ff fbf0 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
 8007518:	e002      	b.n	8007520 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f7ff fbce 	bl	8006cbc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007520:	2300      	movs	r3, #0
 8007522:	e002      	b.n	800752a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007524:	2300      	movs	r3, #0
 8007526:	e000      	b.n	800752a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007528:	2302      	movs	r3, #2
  }
}
 800752a:	4618      	mov	r0, r3
 800752c:	3730      	adds	r7, #48	@ 0x30
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
	...

08007534 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007538:	b0c0      	sub	sp, #256	@ 0x100
 800753a:	af00      	add	r7, sp, #0
 800753c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800754c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007550:	68d9      	ldr	r1, [r3, #12]
 8007552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	ea40 0301 	orr.w	r3, r0, r1
 800755c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800755e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007562:	689a      	ldr	r2, [r3, #8]
 8007564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	431a      	orrs	r2, r3
 800756c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007570:	695b      	ldr	r3, [r3, #20]
 8007572:	431a      	orrs	r2, r3
 8007574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	4313      	orrs	r3, r2
 800757c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800758c:	f021 010c 	bic.w	r1, r1, #12
 8007590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800759a:	430b      	orrs	r3, r1
 800759c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800759e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80075aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ae:	6999      	ldr	r1, [r3, #24]
 80075b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075b4:	681a      	ldr	r2, [r3, #0]
 80075b6:	ea40 0301 	orr.w	r3, r0, r1
 80075ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	4b8f      	ldr	r3, [pc, #572]	@ (8007800 <UART_SetConfig+0x2cc>)
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d005      	beq.n	80075d4 <UART_SetConfig+0xa0>
 80075c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	4b8d      	ldr	r3, [pc, #564]	@ (8007804 <UART_SetConfig+0x2d0>)
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d104      	bne.n	80075de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80075d4:	f7fc ff54 	bl	8004480 <HAL_RCC_GetPCLK2Freq>
 80075d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80075dc:	e003      	b.n	80075e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80075de:	f7fc ff3b 	bl	8004458 <HAL_RCC_GetPCLK1Freq>
 80075e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ea:	69db      	ldr	r3, [r3, #28]
 80075ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075f0:	f040 810c 	bne.w	800780c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80075f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075f8:	2200      	movs	r2, #0
 80075fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80075fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007602:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007606:	4622      	mov	r2, r4
 8007608:	462b      	mov	r3, r5
 800760a:	1891      	adds	r1, r2, r2
 800760c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800760e:	415b      	adcs	r3, r3
 8007610:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007612:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007616:	4621      	mov	r1, r4
 8007618:	eb12 0801 	adds.w	r8, r2, r1
 800761c:	4629      	mov	r1, r5
 800761e:	eb43 0901 	adc.w	r9, r3, r1
 8007622:	f04f 0200 	mov.w	r2, #0
 8007626:	f04f 0300 	mov.w	r3, #0
 800762a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800762e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007632:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007636:	4690      	mov	r8, r2
 8007638:	4699      	mov	r9, r3
 800763a:	4623      	mov	r3, r4
 800763c:	eb18 0303 	adds.w	r3, r8, r3
 8007640:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007644:	462b      	mov	r3, r5
 8007646:	eb49 0303 	adc.w	r3, r9, r3
 800764a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800764e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800765a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800765e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007662:	460b      	mov	r3, r1
 8007664:	18db      	adds	r3, r3, r3
 8007666:	653b      	str	r3, [r7, #80]	@ 0x50
 8007668:	4613      	mov	r3, r2
 800766a:	eb42 0303 	adc.w	r3, r2, r3
 800766e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007670:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007674:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007678:	f7f9 fac6 	bl	8000c08 <__aeabi_uldivmod>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	4b61      	ldr	r3, [pc, #388]	@ (8007808 <UART_SetConfig+0x2d4>)
 8007682:	fba3 2302 	umull	r2, r3, r3, r2
 8007686:	095b      	lsrs	r3, r3, #5
 8007688:	011c      	lsls	r4, r3, #4
 800768a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800768e:	2200      	movs	r2, #0
 8007690:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007694:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007698:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800769c:	4642      	mov	r2, r8
 800769e:	464b      	mov	r3, r9
 80076a0:	1891      	adds	r1, r2, r2
 80076a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80076a4:	415b      	adcs	r3, r3
 80076a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80076ac:	4641      	mov	r1, r8
 80076ae:	eb12 0a01 	adds.w	sl, r2, r1
 80076b2:	4649      	mov	r1, r9
 80076b4:	eb43 0b01 	adc.w	fp, r3, r1
 80076b8:	f04f 0200 	mov.w	r2, #0
 80076bc:	f04f 0300 	mov.w	r3, #0
 80076c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80076c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80076c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076cc:	4692      	mov	sl, r2
 80076ce:	469b      	mov	fp, r3
 80076d0:	4643      	mov	r3, r8
 80076d2:	eb1a 0303 	adds.w	r3, sl, r3
 80076d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076da:	464b      	mov	r3, r9
 80076dc:	eb4b 0303 	adc.w	r3, fp, r3
 80076e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80076e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80076f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80076f8:	460b      	mov	r3, r1
 80076fa:	18db      	adds	r3, r3, r3
 80076fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80076fe:	4613      	mov	r3, r2
 8007700:	eb42 0303 	adc.w	r3, r2, r3
 8007704:	647b      	str	r3, [r7, #68]	@ 0x44
 8007706:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800770a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800770e:	f7f9 fa7b 	bl	8000c08 <__aeabi_uldivmod>
 8007712:	4602      	mov	r2, r0
 8007714:	460b      	mov	r3, r1
 8007716:	4611      	mov	r1, r2
 8007718:	4b3b      	ldr	r3, [pc, #236]	@ (8007808 <UART_SetConfig+0x2d4>)
 800771a:	fba3 2301 	umull	r2, r3, r3, r1
 800771e:	095b      	lsrs	r3, r3, #5
 8007720:	2264      	movs	r2, #100	@ 0x64
 8007722:	fb02 f303 	mul.w	r3, r2, r3
 8007726:	1acb      	subs	r3, r1, r3
 8007728:	00db      	lsls	r3, r3, #3
 800772a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800772e:	4b36      	ldr	r3, [pc, #216]	@ (8007808 <UART_SetConfig+0x2d4>)
 8007730:	fba3 2302 	umull	r2, r3, r3, r2
 8007734:	095b      	lsrs	r3, r3, #5
 8007736:	005b      	lsls	r3, r3, #1
 8007738:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800773c:	441c      	add	r4, r3
 800773e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007742:	2200      	movs	r2, #0
 8007744:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007748:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800774c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007750:	4642      	mov	r2, r8
 8007752:	464b      	mov	r3, r9
 8007754:	1891      	adds	r1, r2, r2
 8007756:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007758:	415b      	adcs	r3, r3
 800775a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800775c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007760:	4641      	mov	r1, r8
 8007762:	1851      	adds	r1, r2, r1
 8007764:	6339      	str	r1, [r7, #48]	@ 0x30
 8007766:	4649      	mov	r1, r9
 8007768:	414b      	adcs	r3, r1
 800776a:	637b      	str	r3, [r7, #52]	@ 0x34
 800776c:	f04f 0200 	mov.w	r2, #0
 8007770:	f04f 0300 	mov.w	r3, #0
 8007774:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007778:	4659      	mov	r1, fp
 800777a:	00cb      	lsls	r3, r1, #3
 800777c:	4651      	mov	r1, sl
 800777e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007782:	4651      	mov	r1, sl
 8007784:	00ca      	lsls	r2, r1, #3
 8007786:	4610      	mov	r0, r2
 8007788:	4619      	mov	r1, r3
 800778a:	4603      	mov	r3, r0
 800778c:	4642      	mov	r2, r8
 800778e:	189b      	adds	r3, r3, r2
 8007790:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007794:	464b      	mov	r3, r9
 8007796:	460a      	mov	r2, r1
 8007798:	eb42 0303 	adc.w	r3, r2, r3
 800779c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80077b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80077b4:	460b      	mov	r3, r1
 80077b6:	18db      	adds	r3, r3, r3
 80077b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077ba:	4613      	mov	r3, r2
 80077bc:	eb42 0303 	adc.w	r3, r2, r3
 80077c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80077ca:	f7f9 fa1d 	bl	8000c08 <__aeabi_uldivmod>
 80077ce:	4602      	mov	r2, r0
 80077d0:	460b      	mov	r3, r1
 80077d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007808 <UART_SetConfig+0x2d4>)
 80077d4:	fba3 1302 	umull	r1, r3, r3, r2
 80077d8:	095b      	lsrs	r3, r3, #5
 80077da:	2164      	movs	r1, #100	@ 0x64
 80077dc:	fb01 f303 	mul.w	r3, r1, r3
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	00db      	lsls	r3, r3, #3
 80077e4:	3332      	adds	r3, #50	@ 0x32
 80077e6:	4a08      	ldr	r2, [pc, #32]	@ (8007808 <UART_SetConfig+0x2d4>)
 80077e8:	fba2 2303 	umull	r2, r3, r2, r3
 80077ec:	095b      	lsrs	r3, r3, #5
 80077ee:	f003 0207 	and.w	r2, r3, #7
 80077f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4422      	add	r2, r4
 80077fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80077fc:	e106      	b.n	8007a0c <UART_SetConfig+0x4d8>
 80077fe:	bf00      	nop
 8007800:	40011000 	.word	0x40011000
 8007804:	40011400 	.word	0x40011400
 8007808:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800780c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007810:	2200      	movs	r2, #0
 8007812:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007816:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800781a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800781e:	4642      	mov	r2, r8
 8007820:	464b      	mov	r3, r9
 8007822:	1891      	adds	r1, r2, r2
 8007824:	6239      	str	r1, [r7, #32]
 8007826:	415b      	adcs	r3, r3
 8007828:	627b      	str	r3, [r7, #36]	@ 0x24
 800782a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800782e:	4641      	mov	r1, r8
 8007830:	1854      	adds	r4, r2, r1
 8007832:	4649      	mov	r1, r9
 8007834:	eb43 0501 	adc.w	r5, r3, r1
 8007838:	f04f 0200 	mov.w	r2, #0
 800783c:	f04f 0300 	mov.w	r3, #0
 8007840:	00eb      	lsls	r3, r5, #3
 8007842:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007846:	00e2      	lsls	r2, r4, #3
 8007848:	4614      	mov	r4, r2
 800784a:	461d      	mov	r5, r3
 800784c:	4643      	mov	r3, r8
 800784e:	18e3      	adds	r3, r4, r3
 8007850:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007854:	464b      	mov	r3, r9
 8007856:	eb45 0303 	adc.w	r3, r5, r3
 800785a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800785e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800786a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800786e:	f04f 0200 	mov.w	r2, #0
 8007872:	f04f 0300 	mov.w	r3, #0
 8007876:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800787a:	4629      	mov	r1, r5
 800787c:	008b      	lsls	r3, r1, #2
 800787e:	4621      	mov	r1, r4
 8007880:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007884:	4621      	mov	r1, r4
 8007886:	008a      	lsls	r2, r1, #2
 8007888:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800788c:	f7f9 f9bc 	bl	8000c08 <__aeabi_uldivmod>
 8007890:	4602      	mov	r2, r0
 8007892:	460b      	mov	r3, r1
 8007894:	4b60      	ldr	r3, [pc, #384]	@ (8007a18 <UART_SetConfig+0x4e4>)
 8007896:	fba3 2302 	umull	r2, r3, r3, r2
 800789a:	095b      	lsrs	r3, r3, #5
 800789c:	011c      	lsls	r4, r3, #4
 800789e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078a2:	2200      	movs	r2, #0
 80078a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80078ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80078b0:	4642      	mov	r2, r8
 80078b2:	464b      	mov	r3, r9
 80078b4:	1891      	adds	r1, r2, r2
 80078b6:	61b9      	str	r1, [r7, #24]
 80078b8:	415b      	adcs	r3, r3
 80078ba:	61fb      	str	r3, [r7, #28]
 80078bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80078c0:	4641      	mov	r1, r8
 80078c2:	1851      	adds	r1, r2, r1
 80078c4:	6139      	str	r1, [r7, #16]
 80078c6:	4649      	mov	r1, r9
 80078c8:	414b      	adcs	r3, r1
 80078ca:	617b      	str	r3, [r7, #20]
 80078cc:	f04f 0200 	mov.w	r2, #0
 80078d0:	f04f 0300 	mov.w	r3, #0
 80078d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80078d8:	4659      	mov	r1, fp
 80078da:	00cb      	lsls	r3, r1, #3
 80078dc:	4651      	mov	r1, sl
 80078de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078e2:	4651      	mov	r1, sl
 80078e4:	00ca      	lsls	r2, r1, #3
 80078e6:	4610      	mov	r0, r2
 80078e8:	4619      	mov	r1, r3
 80078ea:	4603      	mov	r3, r0
 80078ec:	4642      	mov	r2, r8
 80078ee:	189b      	adds	r3, r3, r2
 80078f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80078f4:	464b      	mov	r3, r9
 80078f6:	460a      	mov	r2, r1
 80078f8:	eb42 0303 	adc.w	r3, r2, r3
 80078fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	67bb      	str	r3, [r7, #120]	@ 0x78
 800790a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800790c:	f04f 0200 	mov.w	r2, #0
 8007910:	f04f 0300 	mov.w	r3, #0
 8007914:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007918:	4649      	mov	r1, r9
 800791a:	008b      	lsls	r3, r1, #2
 800791c:	4641      	mov	r1, r8
 800791e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007922:	4641      	mov	r1, r8
 8007924:	008a      	lsls	r2, r1, #2
 8007926:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800792a:	f7f9 f96d 	bl	8000c08 <__aeabi_uldivmod>
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	4611      	mov	r1, r2
 8007934:	4b38      	ldr	r3, [pc, #224]	@ (8007a18 <UART_SetConfig+0x4e4>)
 8007936:	fba3 2301 	umull	r2, r3, r3, r1
 800793a:	095b      	lsrs	r3, r3, #5
 800793c:	2264      	movs	r2, #100	@ 0x64
 800793e:	fb02 f303 	mul.w	r3, r2, r3
 8007942:	1acb      	subs	r3, r1, r3
 8007944:	011b      	lsls	r3, r3, #4
 8007946:	3332      	adds	r3, #50	@ 0x32
 8007948:	4a33      	ldr	r2, [pc, #204]	@ (8007a18 <UART_SetConfig+0x4e4>)
 800794a:	fba2 2303 	umull	r2, r3, r2, r3
 800794e:	095b      	lsrs	r3, r3, #5
 8007950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007954:	441c      	add	r4, r3
 8007956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800795a:	2200      	movs	r2, #0
 800795c:	673b      	str	r3, [r7, #112]	@ 0x70
 800795e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007960:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007964:	4642      	mov	r2, r8
 8007966:	464b      	mov	r3, r9
 8007968:	1891      	adds	r1, r2, r2
 800796a:	60b9      	str	r1, [r7, #8]
 800796c:	415b      	adcs	r3, r3
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007974:	4641      	mov	r1, r8
 8007976:	1851      	adds	r1, r2, r1
 8007978:	6039      	str	r1, [r7, #0]
 800797a:	4649      	mov	r1, r9
 800797c:	414b      	adcs	r3, r1
 800797e:	607b      	str	r3, [r7, #4]
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	f04f 0300 	mov.w	r3, #0
 8007988:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800798c:	4659      	mov	r1, fp
 800798e:	00cb      	lsls	r3, r1, #3
 8007990:	4651      	mov	r1, sl
 8007992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007996:	4651      	mov	r1, sl
 8007998:	00ca      	lsls	r2, r1, #3
 800799a:	4610      	mov	r0, r2
 800799c:	4619      	mov	r1, r3
 800799e:	4603      	mov	r3, r0
 80079a0:	4642      	mov	r2, r8
 80079a2:	189b      	adds	r3, r3, r2
 80079a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079a6:	464b      	mov	r3, r9
 80079a8:	460a      	mov	r2, r1
 80079aa:	eb42 0303 	adc.w	r3, r2, r3
 80079ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80079ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80079bc:	f04f 0200 	mov.w	r2, #0
 80079c0:	f04f 0300 	mov.w	r3, #0
 80079c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80079c8:	4649      	mov	r1, r9
 80079ca:	008b      	lsls	r3, r1, #2
 80079cc:	4641      	mov	r1, r8
 80079ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079d2:	4641      	mov	r1, r8
 80079d4:	008a      	lsls	r2, r1, #2
 80079d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80079da:	f7f9 f915 	bl	8000c08 <__aeabi_uldivmod>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007a18 <UART_SetConfig+0x4e4>)
 80079e4:	fba3 1302 	umull	r1, r3, r3, r2
 80079e8:	095b      	lsrs	r3, r3, #5
 80079ea:	2164      	movs	r1, #100	@ 0x64
 80079ec:	fb01 f303 	mul.w	r3, r1, r3
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	011b      	lsls	r3, r3, #4
 80079f4:	3332      	adds	r3, #50	@ 0x32
 80079f6:	4a08      	ldr	r2, [pc, #32]	@ (8007a18 <UART_SetConfig+0x4e4>)
 80079f8:	fba2 2303 	umull	r2, r3, r2, r3
 80079fc:	095b      	lsrs	r3, r3, #5
 80079fe:	f003 020f 	and.w	r2, r3, #15
 8007a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4422      	add	r2, r4
 8007a0a:	609a      	str	r2, [r3, #8]
}
 8007a0c:	bf00      	nop
 8007a0e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a12:	46bd      	mov	sp, r7
 8007a14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a18:	51eb851f 	.word	0x51eb851f

08007a1c <malloc>:
 8007a1c:	4b02      	ldr	r3, [pc, #8]	@ (8007a28 <malloc+0xc>)
 8007a1e:	4601      	mov	r1, r0
 8007a20:	6818      	ldr	r0, [r3, #0]
 8007a22:	f000 b82d 	b.w	8007a80 <_malloc_r>
 8007a26:	bf00      	nop
 8007a28:	200002b4 	.word	0x200002b4

08007a2c <free>:
 8007a2c:	4b02      	ldr	r3, [pc, #8]	@ (8007a38 <free+0xc>)
 8007a2e:	4601      	mov	r1, r0
 8007a30:	6818      	ldr	r0, [r3, #0]
 8007a32:	f001 bdc9 	b.w	80095c8 <_free_r>
 8007a36:	bf00      	nop
 8007a38:	200002b4 	.word	0x200002b4

08007a3c <sbrk_aligned>:
 8007a3c:	b570      	push	{r4, r5, r6, lr}
 8007a3e:	4e0f      	ldr	r6, [pc, #60]	@ (8007a7c <sbrk_aligned+0x40>)
 8007a40:	460c      	mov	r4, r1
 8007a42:	6831      	ldr	r1, [r6, #0]
 8007a44:	4605      	mov	r5, r0
 8007a46:	b911      	cbnz	r1, 8007a4e <sbrk_aligned+0x12>
 8007a48:	f000 ff12 	bl	8008870 <_sbrk_r>
 8007a4c:	6030      	str	r0, [r6, #0]
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4628      	mov	r0, r5
 8007a52:	f000 ff0d 	bl	8008870 <_sbrk_r>
 8007a56:	1c43      	adds	r3, r0, #1
 8007a58:	d103      	bne.n	8007a62 <sbrk_aligned+0x26>
 8007a5a:	f04f 34ff 	mov.w	r4, #4294967295
 8007a5e:	4620      	mov	r0, r4
 8007a60:	bd70      	pop	{r4, r5, r6, pc}
 8007a62:	1cc4      	adds	r4, r0, #3
 8007a64:	f024 0403 	bic.w	r4, r4, #3
 8007a68:	42a0      	cmp	r0, r4
 8007a6a:	d0f8      	beq.n	8007a5e <sbrk_aligned+0x22>
 8007a6c:	1a21      	subs	r1, r4, r0
 8007a6e:	4628      	mov	r0, r5
 8007a70:	f000 fefe 	bl	8008870 <_sbrk_r>
 8007a74:	3001      	adds	r0, #1
 8007a76:	d1f2      	bne.n	8007a5e <sbrk_aligned+0x22>
 8007a78:	e7ef      	b.n	8007a5a <sbrk_aligned+0x1e>
 8007a7a:	bf00      	nop
 8007a7c:	2001e670 	.word	0x2001e670

08007a80 <_malloc_r>:
 8007a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a84:	1ccd      	adds	r5, r1, #3
 8007a86:	f025 0503 	bic.w	r5, r5, #3
 8007a8a:	3508      	adds	r5, #8
 8007a8c:	2d0c      	cmp	r5, #12
 8007a8e:	bf38      	it	cc
 8007a90:	250c      	movcc	r5, #12
 8007a92:	2d00      	cmp	r5, #0
 8007a94:	4606      	mov	r6, r0
 8007a96:	db01      	blt.n	8007a9c <_malloc_r+0x1c>
 8007a98:	42a9      	cmp	r1, r5
 8007a9a:	d904      	bls.n	8007aa6 <_malloc_r+0x26>
 8007a9c:	230c      	movs	r3, #12
 8007a9e:	6033      	str	r3, [r6, #0]
 8007aa0:	2000      	movs	r0, #0
 8007aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aa6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b7c <_malloc_r+0xfc>
 8007aaa:	f000 f869 	bl	8007b80 <__malloc_lock>
 8007aae:	f8d8 3000 	ldr.w	r3, [r8]
 8007ab2:	461c      	mov	r4, r3
 8007ab4:	bb44      	cbnz	r4, 8007b08 <_malloc_r+0x88>
 8007ab6:	4629      	mov	r1, r5
 8007ab8:	4630      	mov	r0, r6
 8007aba:	f7ff ffbf 	bl	8007a3c <sbrk_aligned>
 8007abe:	1c43      	adds	r3, r0, #1
 8007ac0:	4604      	mov	r4, r0
 8007ac2:	d158      	bne.n	8007b76 <_malloc_r+0xf6>
 8007ac4:	f8d8 4000 	ldr.w	r4, [r8]
 8007ac8:	4627      	mov	r7, r4
 8007aca:	2f00      	cmp	r7, #0
 8007acc:	d143      	bne.n	8007b56 <_malloc_r+0xd6>
 8007ace:	2c00      	cmp	r4, #0
 8007ad0:	d04b      	beq.n	8007b6a <_malloc_r+0xea>
 8007ad2:	6823      	ldr	r3, [r4, #0]
 8007ad4:	4639      	mov	r1, r7
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	eb04 0903 	add.w	r9, r4, r3
 8007adc:	f000 fec8 	bl	8008870 <_sbrk_r>
 8007ae0:	4581      	cmp	r9, r0
 8007ae2:	d142      	bne.n	8007b6a <_malloc_r+0xea>
 8007ae4:	6821      	ldr	r1, [r4, #0]
 8007ae6:	1a6d      	subs	r5, r5, r1
 8007ae8:	4629      	mov	r1, r5
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7ff ffa6 	bl	8007a3c <sbrk_aligned>
 8007af0:	3001      	adds	r0, #1
 8007af2:	d03a      	beq.n	8007b6a <_malloc_r+0xea>
 8007af4:	6823      	ldr	r3, [r4, #0]
 8007af6:	442b      	add	r3, r5
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	f8d8 3000 	ldr.w	r3, [r8]
 8007afe:	685a      	ldr	r2, [r3, #4]
 8007b00:	bb62      	cbnz	r2, 8007b5c <_malloc_r+0xdc>
 8007b02:	f8c8 7000 	str.w	r7, [r8]
 8007b06:	e00f      	b.n	8007b28 <_malloc_r+0xa8>
 8007b08:	6822      	ldr	r2, [r4, #0]
 8007b0a:	1b52      	subs	r2, r2, r5
 8007b0c:	d420      	bmi.n	8007b50 <_malloc_r+0xd0>
 8007b0e:	2a0b      	cmp	r2, #11
 8007b10:	d917      	bls.n	8007b42 <_malloc_r+0xc2>
 8007b12:	1961      	adds	r1, r4, r5
 8007b14:	42a3      	cmp	r3, r4
 8007b16:	6025      	str	r5, [r4, #0]
 8007b18:	bf18      	it	ne
 8007b1a:	6059      	strne	r1, [r3, #4]
 8007b1c:	6863      	ldr	r3, [r4, #4]
 8007b1e:	bf08      	it	eq
 8007b20:	f8c8 1000 	streq.w	r1, [r8]
 8007b24:	5162      	str	r2, [r4, r5]
 8007b26:	604b      	str	r3, [r1, #4]
 8007b28:	4630      	mov	r0, r6
 8007b2a:	f000 f82f 	bl	8007b8c <__malloc_unlock>
 8007b2e:	f104 000b 	add.w	r0, r4, #11
 8007b32:	1d23      	adds	r3, r4, #4
 8007b34:	f020 0007 	bic.w	r0, r0, #7
 8007b38:	1ac2      	subs	r2, r0, r3
 8007b3a:	bf1c      	itt	ne
 8007b3c:	1a1b      	subne	r3, r3, r0
 8007b3e:	50a3      	strne	r3, [r4, r2]
 8007b40:	e7af      	b.n	8007aa2 <_malloc_r+0x22>
 8007b42:	6862      	ldr	r2, [r4, #4]
 8007b44:	42a3      	cmp	r3, r4
 8007b46:	bf0c      	ite	eq
 8007b48:	f8c8 2000 	streq.w	r2, [r8]
 8007b4c:	605a      	strne	r2, [r3, #4]
 8007b4e:	e7eb      	b.n	8007b28 <_malloc_r+0xa8>
 8007b50:	4623      	mov	r3, r4
 8007b52:	6864      	ldr	r4, [r4, #4]
 8007b54:	e7ae      	b.n	8007ab4 <_malloc_r+0x34>
 8007b56:	463c      	mov	r4, r7
 8007b58:	687f      	ldr	r7, [r7, #4]
 8007b5a:	e7b6      	b.n	8007aca <_malloc_r+0x4a>
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	42a3      	cmp	r3, r4
 8007b62:	d1fb      	bne.n	8007b5c <_malloc_r+0xdc>
 8007b64:	2300      	movs	r3, #0
 8007b66:	6053      	str	r3, [r2, #4]
 8007b68:	e7de      	b.n	8007b28 <_malloc_r+0xa8>
 8007b6a:	230c      	movs	r3, #12
 8007b6c:	6033      	str	r3, [r6, #0]
 8007b6e:	4630      	mov	r0, r6
 8007b70:	f000 f80c 	bl	8007b8c <__malloc_unlock>
 8007b74:	e794      	b.n	8007aa0 <_malloc_r+0x20>
 8007b76:	6005      	str	r5, [r0, #0]
 8007b78:	e7d6      	b.n	8007b28 <_malloc_r+0xa8>
 8007b7a:	bf00      	nop
 8007b7c:	2001e674 	.word	0x2001e674

08007b80 <__malloc_lock>:
 8007b80:	4801      	ldr	r0, [pc, #4]	@ (8007b88 <__malloc_lock+0x8>)
 8007b82:	f000 bec2 	b.w	800890a <__retarget_lock_acquire_recursive>
 8007b86:	bf00      	nop
 8007b88:	2001e7b8 	.word	0x2001e7b8

08007b8c <__malloc_unlock>:
 8007b8c:	4801      	ldr	r0, [pc, #4]	@ (8007b94 <__malloc_unlock+0x8>)
 8007b8e:	f000 bebd 	b.w	800890c <__retarget_lock_release_recursive>
 8007b92:	bf00      	nop
 8007b94:	2001e7b8 	.word	0x2001e7b8

08007b98 <_strtoul_l.constprop.0>:
 8007b98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b9c:	4e34      	ldr	r6, [pc, #208]	@ (8007c70 <_strtoul_l.constprop.0+0xd8>)
 8007b9e:	4686      	mov	lr, r0
 8007ba0:	460d      	mov	r5, r1
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ba8:	5d37      	ldrb	r7, [r6, r4]
 8007baa:	f017 0708 	ands.w	r7, r7, #8
 8007bae:	d1f8      	bne.n	8007ba2 <_strtoul_l.constprop.0+0xa>
 8007bb0:	2c2d      	cmp	r4, #45	@ 0x2d
 8007bb2:	d12f      	bne.n	8007c14 <_strtoul_l.constprop.0+0x7c>
 8007bb4:	782c      	ldrb	r4, [r5, #0]
 8007bb6:	2701      	movs	r7, #1
 8007bb8:	1c85      	adds	r5, r0, #2
 8007bba:	f033 0010 	bics.w	r0, r3, #16
 8007bbe:	d109      	bne.n	8007bd4 <_strtoul_l.constprop.0+0x3c>
 8007bc0:	2c30      	cmp	r4, #48	@ 0x30
 8007bc2:	d12c      	bne.n	8007c1e <_strtoul_l.constprop.0+0x86>
 8007bc4:	7828      	ldrb	r0, [r5, #0]
 8007bc6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007bca:	2858      	cmp	r0, #88	@ 0x58
 8007bcc:	d127      	bne.n	8007c1e <_strtoul_l.constprop.0+0x86>
 8007bce:	786c      	ldrb	r4, [r5, #1]
 8007bd0:	2310      	movs	r3, #16
 8007bd2:	3502      	adds	r5, #2
 8007bd4:	f04f 38ff 	mov.w	r8, #4294967295
 8007bd8:	2600      	movs	r6, #0
 8007bda:	fbb8 f8f3 	udiv	r8, r8, r3
 8007bde:	fb03 f908 	mul.w	r9, r3, r8
 8007be2:	ea6f 0909 	mvn.w	r9, r9
 8007be6:	4630      	mov	r0, r6
 8007be8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007bec:	f1bc 0f09 	cmp.w	ip, #9
 8007bf0:	d81c      	bhi.n	8007c2c <_strtoul_l.constprop.0+0x94>
 8007bf2:	4664      	mov	r4, ip
 8007bf4:	42a3      	cmp	r3, r4
 8007bf6:	dd2a      	ble.n	8007c4e <_strtoul_l.constprop.0+0xb6>
 8007bf8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007bfc:	d007      	beq.n	8007c0e <_strtoul_l.constprop.0+0x76>
 8007bfe:	4580      	cmp	r8, r0
 8007c00:	d322      	bcc.n	8007c48 <_strtoul_l.constprop.0+0xb0>
 8007c02:	d101      	bne.n	8007c08 <_strtoul_l.constprop.0+0x70>
 8007c04:	45a1      	cmp	r9, r4
 8007c06:	db1f      	blt.n	8007c48 <_strtoul_l.constprop.0+0xb0>
 8007c08:	fb00 4003 	mla	r0, r0, r3, r4
 8007c0c:	2601      	movs	r6, #1
 8007c0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c12:	e7e9      	b.n	8007be8 <_strtoul_l.constprop.0+0x50>
 8007c14:	2c2b      	cmp	r4, #43	@ 0x2b
 8007c16:	bf04      	itt	eq
 8007c18:	782c      	ldrbeq	r4, [r5, #0]
 8007c1a:	1c85      	addeq	r5, r0, #2
 8007c1c:	e7cd      	b.n	8007bba <_strtoul_l.constprop.0+0x22>
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1d8      	bne.n	8007bd4 <_strtoul_l.constprop.0+0x3c>
 8007c22:	2c30      	cmp	r4, #48	@ 0x30
 8007c24:	bf0c      	ite	eq
 8007c26:	2308      	moveq	r3, #8
 8007c28:	230a      	movne	r3, #10
 8007c2a:	e7d3      	b.n	8007bd4 <_strtoul_l.constprop.0+0x3c>
 8007c2c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007c30:	f1bc 0f19 	cmp.w	ip, #25
 8007c34:	d801      	bhi.n	8007c3a <_strtoul_l.constprop.0+0xa2>
 8007c36:	3c37      	subs	r4, #55	@ 0x37
 8007c38:	e7dc      	b.n	8007bf4 <_strtoul_l.constprop.0+0x5c>
 8007c3a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007c3e:	f1bc 0f19 	cmp.w	ip, #25
 8007c42:	d804      	bhi.n	8007c4e <_strtoul_l.constprop.0+0xb6>
 8007c44:	3c57      	subs	r4, #87	@ 0x57
 8007c46:	e7d5      	b.n	8007bf4 <_strtoul_l.constprop.0+0x5c>
 8007c48:	f04f 36ff 	mov.w	r6, #4294967295
 8007c4c:	e7df      	b.n	8007c0e <_strtoul_l.constprop.0+0x76>
 8007c4e:	1c73      	adds	r3, r6, #1
 8007c50:	d106      	bne.n	8007c60 <_strtoul_l.constprop.0+0xc8>
 8007c52:	2322      	movs	r3, #34	@ 0x22
 8007c54:	f8ce 3000 	str.w	r3, [lr]
 8007c58:	4630      	mov	r0, r6
 8007c5a:	b932      	cbnz	r2, 8007c6a <_strtoul_l.constprop.0+0xd2>
 8007c5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c60:	b107      	cbz	r7, 8007c64 <_strtoul_l.constprop.0+0xcc>
 8007c62:	4240      	negs	r0, r0
 8007c64:	2a00      	cmp	r2, #0
 8007c66:	d0f9      	beq.n	8007c5c <_strtoul_l.constprop.0+0xc4>
 8007c68:	b106      	cbz	r6, 8007c6c <_strtoul_l.constprop.0+0xd4>
 8007c6a:	1e69      	subs	r1, r5, #1
 8007c6c:	6011      	str	r1, [r2, #0]
 8007c6e:	e7f5      	b.n	8007c5c <_strtoul_l.constprop.0+0xc4>
 8007c70:	0800aa35 	.word	0x0800aa35

08007c74 <strtoul>:
 8007c74:	4613      	mov	r3, r2
 8007c76:	460a      	mov	r2, r1
 8007c78:	4601      	mov	r1, r0
 8007c7a:	4802      	ldr	r0, [pc, #8]	@ (8007c84 <strtoul+0x10>)
 8007c7c:	6800      	ldr	r0, [r0, #0]
 8007c7e:	f7ff bf8b 	b.w	8007b98 <_strtoul_l.constprop.0>
 8007c82:	bf00      	nop
 8007c84:	200002b4 	.word	0x200002b4

08007c88 <__cvt>:
 8007c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c8c:	ec57 6b10 	vmov	r6, r7, d0
 8007c90:	2f00      	cmp	r7, #0
 8007c92:	460c      	mov	r4, r1
 8007c94:	4619      	mov	r1, r3
 8007c96:	463b      	mov	r3, r7
 8007c98:	bfbb      	ittet	lt
 8007c9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007c9e:	461f      	movlt	r7, r3
 8007ca0:	2300      	movge	r3, #0
 8007ca2:	232d      	movlt	r3, #45	@ 0x2d
 8007ca4:	700b      	strb	r3, [r1, #0]
 8007ca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ca8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007cac:	4691      	mov	r9, r2
 8007cae:	f023 0820 	bic.w	r8, r3, #32
 8007cb2:	bfbc      	itt	lt
 8007cb4:	4632      	movlt	r2, r6
 8007cb6:	4616      	movlt	r6, r2
 8007cb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007cbc:	d005      	beq.n	8007cca <__cvt+0x42>
 8007cbe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007cc2:	d100      	bne.n	8007cc6 <__cvt+0x3e>
 8007cc4:	3401      	adds	r4, #1
 8007cc6:	2102      	movs	r1, #2
 8007cc8:	e000      	b.n	8007ccc <__cvt+0x44>
 8007cca:	2103      	movs	r1, #3
 8007ccc:	ab03      	add	r3, sp, #12
 8007cce:	9301      	str	r3, [sp, #4]
 8007cd0:	ab02      	add	r3, sp, #8
 8007cd2:	9300      	str	r3, [sp, #0]
 8007cd4:	ec47 6b10 	vmov	d0, r6, r7
 8007cd8:	4653      	mov	r3, sl
 8007cda:	4622      	mov	r2, r4
 8007cdc:	f000 feb0 	bl	8008a40 <_dtoa_r>
 8007ce0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007ce4:	4605      	mov	r5, r0
 8007ce6:	d119      	bne.n	8007d1c <__cvt+0x94>
 8007ce8:	f019 0f01 	tst.w	r9, #1
 8007cec:	d00e      	beq.n	8007d0c <__cvt+0x84>
 8007cee:	eb00 0904 	add.w	r9, r0, r4
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	4630      	mov	r0, r6
 8007cf8:	4639      	mov	r1, r7
 8007cfa:	f7f8 ff15 	bl	8000b28 <__aeabi_dcmpeq>
 8007cfe:	b108      	cbz	r0, 8007d04 <__cvt+0x7c>
 8007d00:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d04:	2230      	movs	r2, #48	@ 0x30
 8007d06:	9b03      	ldr	r3, [sp, #12]
 8007d08:	454b      	cmp	r3, r9
 8007d0a:	d31e      	bcc.n	8007d4a <__cvt+0xc2>
 8007d0c:	9b03      	ldr	r3, [sp, #12]
 8007d0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d10:	1b5b      	subs	r3, r3, r5
 8007d12:	4628      	mov	r0, r5
 8007d14:	6013      	str	r3, [r2, #0]
 8007d16:	b004      	add	sp, #16
 8007d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d20:	eb00 0904 	add.w	r9, r0, r4
 8007d24:	d1e5      	bne.n	8007cf2 <__cvt+0x6a>
 8007d26:	7803      	ldrb	r3, [r0, #0]
 8007d28:	2b30      	cmp	r3, #48	@ 0x30
 8007d2a:	d10a      	bne.n	8007d42 <__cvt+0xba>
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	2300      	movs	r3, #0
 8007d30:	4630      	mov	r0, r6
 8007d32:	4639      	mov	r1, r7
 8007d34:	f7f8 fef8 	bl	8000b28 <__aeabi_dcmpeq>
 8007d38:	b918      	cbnz	r0, 8007d42 <__cvt+0xba>
 8007d3a:	f1c4 0401 	rsb	r4, r4, #1
 8007d3e:	f8ca 4000 	str.w	r4, [sl]
 8007d42:	f8da 3000 	ldr.w	r3, [sl]
 8007d46:	4499      	add	r9, r3
 8007d48:	e7d3      	b.n	8007cf2 <__cvt+0x6a>
 8007d4a:	1c59      	adds	r1, r3, #1
 8007d4c:	9103      	str	r1, [sp, #12]
 8007d4e:	701a      	strb	r2, [r3, #0]
 8007d50:	e7d9      	b.n	8007d06 <__cvt+0x7e>

08007d52 <__exponent>:
 8007d52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d54:	2900      	cmp	r1, #0
 8007d56:	bfba      	itte	lt
 8007d58:	4249      	neglt	r1, r1
 8007d5a:	232d      	movlt	r3, #45	@ 0x2d
 8007d5c:	232b      	movge	r3, #43	@ 0x2b
 8007d5e:	2909      	cmp	r1, #9
 8007d60:	7002      	strb	r2, [r0, #0]
 8007d62:	7043      	strb	r3, [r0, #1]
 8007d64:	dd29      	ble.n	8007dba <__exponent+0x68>
 8007d66:	f10d 0307 	add.w	r3, sp, #7
 8007d6a:	461d      	mov	r5, r3
 8007d6c:	270a      	movs	r7, #10
 8007d6e:	461a      	mov	r2, r3
 8007d70:	fbb1 f6f7 	udiv	r6, r1, r7
 8007d74:	fb07 1416 	mls	r4, r7, r6, r1
 8007d78:	3430      	adds	r4, #48	@ 0x30
 8007d7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007d7e:	460c      	mov	r4, r1
 8007d80:	2c63      	cmp	r4, #99	@ 0x63
 8007d82:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d86:	4631      	mov	r1, r6
 8007d88:	dcf1      	bgt.n	8007d6e <__exponent+0x1c>
 8007d8a:	3130      	adds	r1, #48	@ 0x30
 8007d8c:	1e94      	subs	r4, r2, #2
 8007d8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007d92:	1c41      	adds	r1, r0, #1
 8007d94:	4623      	mov	r3, r4
 8007d96:	42ab      	cmp	r3, r5
 8007d98:	d30a      	bcc.n	8007db0 <__exponent+0x5e>
 8007d9a:	f10d 0309 	add.w	r3, sp, #9
 8007d9e:	1a9b      	subs	r3, r3, r2
 8007da0:	42ac      	cmp	r4, r5
 8007da2:	bf88      	it	hi
 8007da4:	2300      	movhi	r3, #0
 8007da6:	3302      	adds	r3, #2
 8007da8:	4403      	add	r3, r0
 8007daa:	1a18      	subs	r0, r3, r0
 8007dac:	b003      	add	sp, #12
 8007dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007db0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007db4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007db8:	e7ed      	b.n	8007d96 <__exponent+0x44>
 8007dba:	2330      	movs	r3, #48	@ 0x30
 8007dbc:	3130      	adds	r1, #48	@ 0x30
 8007dbe:	7083      	strb	r3, [r0, #2]
 8007dc0:	70c1      	strb	r1, [r0, #3]
 8007dc2:	1d03      	adds	r3, r0, #4
 8007dc4:	e7f1      	b.n	8007daa <__exponent+0x58>
	...

08007dc8 <_printf_float>:
 8007dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dcc:	b08d      	sub	sp, #52	@ 0x34
 8007dce:	460c      	mov	r4, r1
 8007dd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007dd4:	4616      	mov	r6, r2
 8007dd6:	461f      	mov	r7, r3
 8007dd8:	4605      	mov	r5, r0
 8007dda:	f000 fd11 	bl	8008800 <_localeconv_r>
 8007dde:	6803      	ldr	r3, [r0, #0]
 8007de0:	9304      	str	r3, [sp, #16]
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7f8 fa74 	bl	80002d0 <strlen>
 8007de8:	2300      	movs	r3, #0
 8007dea:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dec:	f8d8 3000 	ldr.w	r3, [r8]
 8007df0:	9005      	str	r0, [sp, #20]
 8007df2:	3307      	adds	r3, #7
 8007df4:	f023 0307 	bic.w	r3, r3, #7
 8007df8:	f103 0208 	add.w	r2, r3, #8
 8007dfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e00:	f8d4 b000 	ldr.w	fp, [r4]
 8007e04:	f8c8 2000 	str.w	r2, [r8]
 8007e08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e10:	9307      	str	r3, [sp, #28]
 8007e12:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e1e:	4b9c      	ldr	r3, [pc, #624]	@ (8008090 <_printf_float+0x2c8>)
 8007e20:	f04f 32ff 	mov.w	r2, #4294967295
 8007e24:	f7f8 feb2 	bl	8000b8c <__aeabi_dcmpun>
 8007e28:	bb70      	cbnz	r0, 8007e88 <_printf_float+0xc0>
 8007e2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e2e:	4b98      	ldr	r3, [pc, #608]	@ (8008090 <_printf_float+0x2c8>)
 8007e30:	f04f 32ff 	mov.w	r2, #4294967295
 8007e34:	f7f8 fe8c 	bl	8000b50 <__aeabi_dcmple>
 8007e38:	bb30      	cbnz	r0, 8007e88 <_printf_float+0xc0>
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	4640      	mov	r0, r8
 8007e40:	4649      	mov	r1, r9
 8007e42:	f7f8 fe7b 	bl	8000b3c <__aeabi_dcmplt>
 8007e46:	b110      	cbz	r0, 8007e4e <_printf_float+0x86>
 8007e48:	232d      	movs	r3, #45	@ 0x2d
 8007e4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e4e:	4a91      	ldr	r2, [pc, #580]	@ (8008094 <_printf_float+0x2cc>)
 8007e50:	4b91      	ldr	r3, [pc, #580]	@ (8008098 <_printf_float+0x2d0>)
 8007e52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e56:	bf94      	ite	ls
 8007e58:	4690      	movls	r8, r2
 8007e5a:	4698      	movhi	r8, r3
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	6123      	str	r3, [r4, #16]
 8007e60:	f02b 0304 	bic.w	r3, fp, #4
 8007e64:	6023      	str	r3, [r4, #0]
 8007e66:	f04f 0900 	mov.w	r9, #0
 8007e6a:	9700      	str	r7, [sp, #0]
 8007e6c:	4633      	mov	r3, r6
 8007e6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007e70:	4621      	mov	r1, r4
 8007e72:	4628      	mov	r0, r5
 8007e74:	f000 f9d2 	bl	800821c <_printf_common>
 8007e78:	3001      	adds	r0, #1
 8007e7a:	f040 808d 	bne.w	8007f98 <_printf_float+0x1d0>
 8007e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e82:	b00d      	add	sp, #52	@ 0x34
 8007e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e88:	4642      	mov	r2, r8
 8007e8a:	464b      	mov	r3, r9
 8007e8c:	4640      	mov	r0, r8
 8007e8e:	4649      	mov	r1, r9
 8007e90:	f7f8 fe7c 	bl	8000b8c <__aeabi_dcmpun>
 8007e94:	b140      	cbz	r0, 8007ea8 <_printf_float+0xe0>
 8007e96:	464b      	mov	r3, r9
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	bfbc      	itt	lt
 8007e9c:	232d      	movlt	r3, #45	@ 0x2d
 8007e9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007ea2:	4a7e      	ldr	r2, [pc, #504]	@ (800809c <_printf_float+0x2d4>)
 8007ea4:	4b7e      	ldr	r3, [pc, #504]	@ (80080a0 <_printf_float+0x2d8>)
 8007ea6:	e7d4      	b.n	8007e52 <_printf_float+0x8a>
 8007ea8:	6863      	ldr	r3, [r4, #4]
 8007eaa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007eae:	9206      	str	r2, [sp, #24]
 8007eb0:	1c5a      	adds	r2, r3, #1
 8007eb2:	d13b      	bne.n	8007f2c <_printf_float+0x164>
 8007eb4:	2306      	movs	r3, #6
 8007eb6:	6063      	str	r3, [r4, #4]
 8007eb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	6022      	str	r2, [r4, #0]
 8007ec0:	9303      	str	r3, [sp, #12]
 8007ec2:	ab0a      	add	r3, sp, #40	@ 0x28
 8007ec4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007ec8:	ab09      	add	r3, sp, #36	@ 0x24
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	6861      	ldr	r1, [r4, #4]
 8007ece:	ec49 8b10 	vmov	d0, r8, r9
 8007ed2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	f7ff fed6 	bl	8007c88 <__cvt>
 8007edc:	9b06      	ldr	r3, [sp, #24]
 8007ede:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ee0:	2b47      	cmp	r3, #71	@ 0x47
 8007ee2:	4680      	mov	r8, r0
 8007ee4:	d129      	bne.n	8007f3a <_printf_float+0x172>
 8007ee6:	1cc8      	adds	r0, r1, #3
 8007ee8:	db02      	blt.n	8007ef0 <_printf_float+0x128>
 8007eea:	6863      	ldr	r3, [r4, #4]
 8007eec:	4299      	cmp	r1, r3
 8007eee:	dd41      	ble.n	8007f74 <_printf_float+0x1ac>
 8007ef0:	f1aa 0a02 	sub.w	sl, sl, #2
 8007ef4:	fa5f fa8a 	uxtb.w	sl, sl
 8007ef8:	3901      	subs	r1, #1
 8007efa:	4652      	mov	r2, sl
 8007efc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f00:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f02:	f7ff ff26 	bl	8007d52 <__exponent>
 8007f06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f08:	1813      	adds	r3, r2, r0
 8007f0a:	2a01      	cmp	r2, #1
 8007f0c:	4681      	mov	r9, r0
 8007f0e:	6123      	str	r3, [r4, #16]
 8007f10:	dc02      	bgt.n	8007f18 <_printf_float+0x150>
 8007f12:	6822      	ldr	r2, [r4, #0]
 8007f14:	07d2      	lsls	r2, r2, #31
 8007f16:	d501      	bpl.n	8007f1c <_printf_float+0x154>
 8007f18:	3301      	adds	r3, #1
 8007f1a:	6123      	str	r3, [r4, #16]
 8007f1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d0a2      	beq.n	8007e6a <_printf_float+0xa2>
 8007f24:	232d      	movs	r3, #45	@ 0x2d
 8007f26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f2a:	e79e      	b.n	8007e6a <_printf_float+0xa2>
 8007f2c:	9a06      	ldr	r2, [sp, #24]
 8007f2e:	2a47      	cmp	r2, #71	@ 0x47
 8007f30:	d1c2      	bne.n	8007eb8 <_printf_float+0xf0>
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1c0      	bne.n	8007eb8 <_printf_float+0xf0>
 8007f36:	2301      	movs	r3, #1
 8007f38:	e7bd      	b.n	8007eb6 <_printf_float+0xee>
 8007f3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f3e:	d9db      	bls.n	8007ef8 <_printf_float+0x130>
 8007f40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f44:	d118      	bne.n	8007f78 <_printf_float+0x1b0>
 8007f46:	2900      	cmp	r1, #0
 8007f48:	6863      	ldr	r3, [r4, #4]
 8007f4a:	dd0b      	ble.n	8007f64 <_printf_float+0x19c>
 8007f4c:	6121      	str	r1, [r4, #16]
 8007f4e:	b913      	cbnz	r3, 8007f56 <_printf_float+0x18e>
 8007f50:	6822      	ldr	r2, [r4, #0]
 8007f52:	07d0      	lsls	r0, r2, #31
 8007f54:	d502      	bpl.n	8007f5c <_printf_float+0x194>
 8007f56:	3301      	adds	r3, #1
 8007f58:	440b      	add	r3, r1
 8007f5a:	6123      	str	r3, [r4, #16]
 8007f5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007f5e:	f04f 0900 	mov.w	r9, #0
 8007f62:	e7db      	b.n	8007f1c <_printf_float+0x154>
 8007f64:	b913      	cbnz	r3, 8007f6c <_printf_float+0x1a4>
 8007f66:	6822      	ldr	r2, [r4, #0]
 8007f68:	07d2      	lsls	r2, r2, #31
 8007f6a:	d501      	bpl.n	8007f70 <_printf_float+0x1a8>
 8007f6c:	3302      	adds	r3, #2
 8007f6e:	e7f4      	b.n	8007f5a <_printf_float+0x192>
 8007f70:	2301      	movs	r3, #1
 8007f72:	e7f2      	b.n	8007f5a <_printf_float+0x192>
 8007f74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007f78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f7a:	4299      	cmp	r1, r3
 8007f7c:	db05      	blt.n	8007f8a <_printf_float+0x1c2>
 8007f7e:	6823      	ldr	r3, [r4, #0]
 8007f80:	6121      	str	r1, [r4, #16]
 8007f82:	07d8      	lsls	r0, r3, #31
 8007f84:	d5ea      	bpl.n	8007f5c <_printf_float+0x194>
 8007f86:	1c4b      	adds	r3, r1, #1
 8007f88:	e7e7      	b.n	8007f5a <_printf_float+0x192>
 8007f8a:	2900      	cmp	r1, #0
 8007f8c:	bfd4      	ite	le
 8007f8e:	f1c1 0202 	rsble	r2, r1, #2
 8007f92:	2201      	movgt	r2, #1
 8007f94:	4413      	add	r3, r2
 8007f96:	e7e0      	b.n	8007f5a <_printf_float+0x192>
 8007f98:	6823      	ldr	r3, [r4, #0]
 8007f9a:	055a      	lsls	r2, r3, #21
 8007f9c:	d407      	bmi.n	8007fae <_printf_float+0x1e6>
 8007f9e:	6923      	ldr	r3, [r4, #16]
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	4631      	mov	r1, r6
 8007fa4:	4628      	mov	r0, r5
 8007fa6:	47b8      	blx	r7
 8007fa8:	3001      	adds	r0, #1
 8007faa:	d12b      	bne.n	8008004 <_printf_float+0x23c>
 8007fac:	e767      	b.n	8007e7e <_printf_float+0xb6>
 8007fae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007fb2:	f240 80dd 	bls.w	8008170 <_printf_float+0x3a8>
 8007fb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007fba:	2200      	movs	r2, #0
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	f7f8 fdb3 	bl	8000b28 <__aeabi_dcmpeq>
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	d033      	beq.n	800802e <_printf_float+0x266>
 8007fc6:	4a37      	ldr	r2, [pc, #220]	@ (80080a4 <_printf_float+0x2dc>)
 8007fc8:	2301      	movs	r3, #1
 8007fca:	4631      	mov	r1, r6
 8007fcc:	4628      	mov	r0, r5
 8007fce:	47b8      	blx	r7
 8007fd0:	3001      	adds	r0, #1
 8007fd2:	f43f af54 	beq.w	8007e7e <_printf_float+0xb6>
 8007fd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007fda:	4543      	cmp	r3, r8
 8007fdc:	db02      	blt.n	8007fe4 <_printf_float+0x21c>
 8007fde:	6823      	ldr	r3, [r4, #0]
 8007fe0:	07d8      	lsls	r0, r3, #31
 8007fe2:	d50f      	bpl.n	8008004 <_printf_float+0x23c>
 8007fe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fe8:	4631      	mov	r1, r6
 8007fea:	4628      	mov	r0, r5
 8007fec:	47b8      	blx	r7
 8007fee:	3001      	adds	r0, #1
 8007ff0:	f43f af45 	beq.w	8007e7e <_printf_float+0xb6>
 8007ff4:	f04f 0900 	mov.w	r9, #0
 8007ff8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ffc:	f104 0a1a 	add.w	sl, r4, #26
 8008000:	45c8      	cmp	r8, r9
 8008002:	dc09      	bgt.n	8008018 <_printf_float+0x250>
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	079b      	lsls	r3, r3, #30
 8008008:	f100 8103 	bmi.w	8008212 <_printf_float+0x44a>
 800800c:	68e0      	ldr	r0, [r4, #12]
 800800e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008010:	4298      	cmp	r0, r3
 8008012:	bfb8      	it	lt
 8008014:	4618      	movlt	r0, r3
 8008016:	e734      	b.n	8007e82 <_printf_float+0xba>
 8008018:	2301      	movs	r3, #1
 800801a:	4652      	mov	r2, sl
 800801c:	4631      	mov	r1, r6
 800801e:	4628      	mov	r0, r5
 8008020:	47b8      	blx	r7
 8008022:	3001      	adds	r0, #1
 8008024:	f43f af2b 	beq.w	8007e7e <_printf_float+0xb6>
 8008028:	f109 0901 	add.w	r9, r9, #1
 800802c:	e7e8      	b.n	8008000 <_printf_float+0x238>
 800802e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008030:	2b00      	cmp	r3, #0
 8008032:	dc39      	bgt.n	80080a8 <_printf_float+0x2e0>
 8008034:	4a1b      	ldr	r2, [pc, #108]	@ (80080a4 <_printf_float+0x2dc>)
 8008036:	2301      	movs	r3, #1
 8008038:	4631      	mov	r1, r6
 800803a:	4628      	mov	r0, r5
 800803c:	47b8      	blx	r7
 800803e:	3001      	adds	r0, #1
 8008040:	f43f af1d 	beq.w	8007e7e <_printf_float+0xb6>
 8008044:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008048:	ea59 0303 	orrs.w	r3, r9, r3
 800804c:	d102      	bne.n	8008054 <_printf_float+0x28c>
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	07d9      	lsls	r1, r3, #31
 8008052:	d5d7      	bpl.n	8008004 <_printf_float+0x23c>
 8008054:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008058:	4631      	mov	r1, r6
 800805a:	4628      	mov	r0, r5
 800805c:	47b8      	blx	r7
 800805e:	3001      	adds	r0, #1
 8008060:	f43f af0d 	beq.w	8007e7e <_printf_float+0xb6>
 8008064:	f04f 0a00 	mov.w	sl, #0
 8008068:	f104 0b1a 	add.w	fp, r4, #26
 800806c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800806e:	425b      	negs	r3, r3
 8008070:	4553      	cmp	r3, sl
 8008072:	dc01      	bgt.n	8008078 <_printf_float+0x2b0>
 8008074:	464b      	mov	r3, r9
 8008076:	e793      	b.n	8007fa0 <_printf_float+0x1d8>
 8008078:	2301      	movs	r3, #1
 800807a:	465a      	mov	r2, fp
 800807c:	4631      	mov	r1, r6
 800807e:	4628      	mov	r0, r5
 8008080:	47b8      	blx	r7
 8008082:	3001      	adds	r0, #1
 8008084:	f43f aefb 	beq.w	8007e7e <_printf_float+0xb6>
 8008088:	f10a 0a01 	add.w	sl, sl, #1
 800808c:	e7ee      	b.n	800806c <_printf_float+0x2a4>
 800808e:	bf00      	nop
 8008090:	7fefffff 	.word	0x7fefffff
 8008094:	0800ab35 	.word	0x0800ab35
 8008098:	0800ab39 	.word	0x0800ab39
 800809c:	0800ab3d 	.word	0x0800ab3d
 80080a0:	0800ab41 	.word	0x0800ab41
 80080a4:	0800ab45 	.word	0x0800ab45
 80080a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080ae:	4553      	cmp	r3, sl
 80080b0:	bfa8      	it	ge
 80080b2:	4653      	movge	r3, sl
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	4699      	mov	r9, r3
 80080b8:	dc36      	bgt.n	8008128 <_printf_float+0x360>
 80080ba:	f04f 0b00 	mov.w	fp, #0
 80080be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080c2:	f104 021a 	add.w	r2, r4, #26
 80080c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080c8:	9306      	str	r3, [sp, #24]
 80080ca:	eba3 0309 	sub.w	r3, r3, r9
 80080ce:	455b      	cmp	r3, fp
 80080d0:	dc31      	bgt.n	8008136 <_printf_float+0x36e>
 80080d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080d4:	459a      	cmp	sl, r3
 80080d6:	dc3a      	bgt.n	800814e <_printf_float+0x386>
 80080d8:	6823      	ldr	r3, [r4, #0]
 80080da:	07da      	lsls	r2, r3, #31
 80080dc:	d437      	bmi.n	800814e <_printf_float+0x386>
 80080de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080e0:	ebaa 0903 	sub.w	r9, sl, r3
 80080e4:	9b06      	ldr	r3, [sp, #24]
 80080e6:	ebaa 0303 	sub.w	r3, sl, r3
 80080ea:	4599      	cmp	r9, r3
 80080ec:	bfa8      	it	ge
 80080ee:	4699      	movge	r9, r3
 80080f0:	f1b9 0f00 	cmp.w	r9, #0
 80080f4:	dc33      	bgt.n	800815e <_printf_float+0x396>
 80080f6:	f04f 0800 	mov.w	r8, #0
 80080fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080fe:	f104 0b1a 	add.w	fp, r4, #26
 8008102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008104:	ebaa 0303 	sub.w	r3, sl, r3
 8008108:	eba3 0309 	sub.w	r3, r3, r9
 800810c:	4543      	cmp	r3, r8
 800810e:	f77f af79 	ble.w	8008004 <_printf_float+0x23c>
 8008112:	2301      	movs	r3, #1
 8008114:	465a      	mov	r2, fp
 8008116:	4631      	mov	r1, r6
 8008118:	4628      	mov	r0, r5
 800811a:	47b8      	blx	r7
 800811c:	3001      	adds	r0, #1
 800811e:	f43f aeae 	beq.w	8007e7e <_printf_float+0xb6>
 8008122:	f108 0801 	add.w	r8, r8, #1
 8008126:	e7ec      	b.n	8008102 <_printf_float+0x33a>
 8008128:	4642      	mov	r2, r8
 800812a:	4631      	mov	r1, r6
 800812c:	4628      	mov	r0, r5
 800812e:	47b8      	blx	r7
 8008130:	3001      	adds	r0, #1
 8008132:	d1c2      	bne.n	80080ba <_printf_float+0x2f2>
 8008134:	e6a3      	b.n	8007e7e <_printf_float+0xb6>
 8008136:	2301      	movs	r3, #1
 8008138:	4631      	mov	r1, r6
 800813a:	4628      	mov	r0, r5
 800813c:	9206      	str	r2, [sp, #24]
 800813e:	47b8      	blx	r7
 8008140:	3001      	adds	r0, #1
 8008142:	f43f ae9c 	beq.w	8007e7e <_printf_float+0xb6>
 8008146:	9a06      	ldr	r2, [sp, #24]
 8008148:	f10b 0b01 	add.w	fp, fp, #1
 800814c:	e7bb      	b.n	80080c6 <_printf_float+0x2fe>
 800814e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008152:	4631      	mov	r1, r6
 8008154:	4628      	mov	r0, r5
 8008156:	47b8      	blx	r7
 8008158:	3001      	adds	r0, #1
 800815a:	d1c0      	bne.n	80080de <_printf_float+0x316>
 800815c:	e68f      	b.n	8007e7e <_printf_float+0xb6>
 800815e:	9a06      	ldr	r2, [sp, #24]
 8008160:	464b      	mov	r3, r9
 8008162:	4442      	add	r2, r8
 8008164:	4631      	mov	r1, r6
 8008166:	4628      	mov	r0, r5
 8008168:	47b8      	blx	r7
 800816a:	3001      	adds	r0, #1
 800816c:	d1c3      	bne.n	80080f6 <_printf_float+0x32e>
 800816e:	e686      	b.n	8007e7e <_printf_float+0xb6>
 8008170:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008174:	f1ba 0f01 	cmp.w	sl, #1
 8008178:	dc01      	bgt.n	800817e <_printf_float+0x3b6>
 800817a:	07db      	lsls	r3, r3, #31
 800817c:	d536      	bpl.n	80081ec <_printf_float+0x424>
 800817e:	2301      	movs	r3, #1
 8008180:	4642      	mov	r2, r8
 8008182:	4631      	mov	r1, r6
 8008184:	4628      	mov	r0, r5
 8008186:	47b8      	blx	r7
 8008188:	3001      	adds	r0, #1
 800818a:	f43f ae78 	beq.w	8007e7e <_printf_float+0xb6>
 800818e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008192:	4631      	mov	r1, r6
 8008194:	4628      	mov	r0, r5
 8008196:	47b8      	blx	r7
 8008198:	3001      	adds	r0, #1
 800819a:	f43f ae70 	beq.w	8007e7e <_printf_float+0xb6>
 800819e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081a2:	2200      	movs	r2, #0
 80081a4:	2300      	movs	r3, #0
 80081a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081aa:	f7f8 fcbd 	bl	8000b28 <__aeabi_dcmpeq>
 80081ae:	b9c0      	cbnz	r0, 80081e2 <_printf_float+0x41a>
 80081b0:	4653      	mov	r3, sl
 80081b2:	f108 0201 	add.w	r2, r8, #1
 80081b6:	4631      	mov	r1, r6
 80081b8:	4628      	mov	r0, r5
 80081ba:	47b8      	blx	r7
 80081bc:	3001      	adds	r0, #1
 80081be:	d10c      	bne.n	80081da <_printf_float+0x412>
 80081c0:	e65d      	b.n	8007e7e <_printf_float+0xb6>
 80081c2:	2301      	movs	r3, #1
 80081c4:	465a      	mov	r2, fp
 80081c6:	4631      	mov	r1, r6
 80081c8:	4628      	mov	r0, r5
 80081ca:	47b8      	blx	r7
 80081cc:	3001      	adds	r0, #1
 80081ce:	f43f ae56 	beq.w	8007e7e <_printf_float+0xb6>
 80081d2:	f108 0801 	add.w	r8, r8, #1
 80081d6:	45d0      	cmp	r8, sl
 80081d8:	dbf3      	blt.n	80081c2 <_printf_float+0x3fa>
 80081da:	464b      	mov	r3, r9
 80081dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80081e0:	e6df      	b.n	8007fa2 <_printf_float+0x1da>
 80081e2:	f04f 0800 	mov.w	r8, #0
 80081e6:	f104 0b1a 	add.w	fp, r4, #26
 80081ea:	e7f4      	b.n	80081d6 <_printf_float+0x40e>
 80081ec:	2301      	movs	r3, #1
 80081ee:	4642      	mov	r2, r8
 80081f0:	e7e1      	b.n	80081b6 <_printf_float+0x3ee>
 80081f2:	2301      	movs	r3, #1
 80081f4:	464a      	mov	r2, r9
 80081f6:	4631      	mov	r1, r6
 80081f8:	4628      	mov	r0, r5
 80081fa:	47b8      	blx	r7
 80081fc:	3001      	adds	r0, #1
 80081fe:	f43f ae3e 	beq.w	8007e7e <_printf_float+0xb6>
 8008202:	f108 0801 	add.w	r8, r8, #1
 8008206:	68e3      	ldr	r3, [r4, #12]
 8008208:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800820a:	1a5b      	subs	r3, r3, r1
 800820c:	4543      	cmp	r3, r8
 800820e:	dcf0      	bgt.n	80081f2 <_printf_float+0x42a>
 8008210:	e6fc      	b.n	800800c <_printf_float+0x244>
 8008212:	f04f 0800 	mov.w	r8, #0
 8008216:	f104 0919 	add.w	r9, r4, #25
 800821a:	e7f4      	b.n	8008206 <_printf_float+0x43e>

0800821c <_printf_common>:
 800821c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008220:	4616      	mov	r6, r2
 8008222:	4698      	mov	r8, r3
 8008224:	688a      	ldr	r2, [r1, #8]
 8008226:	690b      	ldr	r3, [r1, #16]
 8008228:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800822c:	4293      	cmp	r3, r2
 800822e:	bfb8      	it	lt
 8008230:	4613      	movlt	r3, r2
 8008232:	6033      	str	r3, [r6, #0]
 8008234:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008238:	4607      	mov	r7, r0
 800823a:	460c      	mov	r4, r1
 800823c:	b10a      	cbz	r2, 8008242 <_printf_common+0x26>
 800823e:	3301      	adds	r3, #1
 8008240:	6033      	str	r3, [r6, #0]
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	0699      	lsls	r1, r3, #26
 8008246:	bf42      	ittt	mi
 8008248:	6833      	ldrmi	r3, [r6, #0]
 800824a:	3302      	addmi	r3, #2
 800824c:	6033      	strmi	r3, [r6, #0]
 800824e:	6825      	ldr	r5, [r4, #0]
 8008250:	f015 0506 	ands.w	r5, r5, #6
 8008254:	d106      	bne.n	8008264 <_printf_common+0x48>
 8008256:	f104 0a19 	add.w	sl, r4, #25
 800825a:	68e3      	ldr	r3, [r4, #12]
 800825c:	6832      	ldr	r2, [r6, #0]
 800825e:	1a9b      	subs	r3, r3, r2
 8008260:	42ab      	cmp	r3, r5
 8008262:	dc26      	bgt.n	80082b2 <_printf_common+0x96>
 8008264:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008268:	6822      	ldr	r2, [r4, #0]
 800826a:	3b00      	subs	r3, #0
 800826c:	bf18      	it	ne
 800826e:	2301      	movne	r3, #1
 8008270:	0692      	lsls	r2, r2, #26
 8008272:	d42b      	bmi.n	80082cc <_printf_common+0xb0>
 8008274:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008278:	4641      	mov	r1, r8
 800827a:	4638      	mov	r0, r7
 800827c:	47c8      	blx	r9
 800827e:	3001      	adds	r0, #1
 8008280:	d01e      	beq.n	80082c0 <_printf_common+0xa4>
 8008282:	6823      	ldr	r3, [r4, #0]
 8008284:	6922      	ldr	r2, [r4, #16]
 8008286:	f003 0306 	and.w	r3, r3, #6
 800828a:	2b04      	cmp	r3, #4
 800828c:	bf02      	ittt	eq
 800828e:	68e5      	ldreq	r5, [r4, #12]
 8008290:	6833      	ldreq	r3, [r6, #0]
 8008292:	1aed      	subeq	r5, r5, r3
 8008294:	68a3      	ldr	r3, [r4, #8]
 8008296:	bf0c      	ite	eq
 8008298:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800829c:	2500      	movne	r5, #0
 800829e:	4293      	cmp	r3, r2
 80082a0:	bfc4      	itt	gt
 80082a2:	1a9b      	subgt	r3, r3, r2
 80082a4:	18ed      	addgt	r5, r5, r3
 80082a6:	2600      	movs	r6, #0
 80082a8:	341a      	adds	r4, #26
 80082aa:	42b5      	cmp	r5, r6
 80082ac:	d11a      	bne.n	80082e4 <_printf_common+0xc8>
 80082ae:	2000      	movs	r0, #0
 80082b0:	e008      	b.n	80082c4 <_printf_common+0xa8>
 80082b2:	2301      	movs	r3, #1
 80082b4:	4652      	mov	r2, sl
 80082b6:	4641      	mov	r1, r8
 80082b8:	4638      	mov	r0, r7
 80082ba:	47c8      	blx	r9
 80082bc:	3001      	adds	r0, #1
 80082be:	d103      	bne.n	80082c8 <_printf_common+0xac>
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295
 80082c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c8:	3501      	adds	r5, #1
 80082ca:	e7c6      	b.n	800825a <_printf_common+0x3e>
 80082cc:	18e1      	adds	r1, r4, r3
 80082ce:	1c5a      	adds	r2, r3, #1
 80082d0:	2030      	movs	r0, #48	@ 0x30
 80082d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082d6:	4422      	add	r2, r4
 80082d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082e0:	3302      	adds	r3, #2
 80082e2:	e7c7      	b.n	8008274 <_printf_common+0x58>
 80082e4:	2301      	movs	r3, #1
 80082e6:	4622      	mov	r2, r4
 80082e8:	4641      	mov	r1, r8
 80082ea:	4638      	mov	r0, r7
 80082ec:	47c8      	blx	r9
 80082ee:	3001      	adds	r0, #1
 80082f0:	d0e6      	beq.n	80082c0 <_printf_common+0xa4>
 80082f2:	3601      	adds	r6, #1
 80082f4:	e7d9      	b.n	80082aa <_printf_common+0x8e>
	...

080082f8 <_printf_i>:
 80082f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082fc:	7e0f      	ldrb	r7, [r1, #24]
 80082fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008300:	2f78      	cmp	r7, #120	@ 0x78
 8008302:	4691      	mov	r9, r2
 8008304:	4680      	mov	r8, r0
 8008306:	460c      	mov	r4, r1
 8008308:	469a      	mov	sl, r3
 800830a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800830e:	d807      	bhi.n	8008320 <_printf_i+0x28>
 8008310:	2f62      	cmp	r7, #98	@ 0x62
 8008312:	d80a      	bhi.n	800832a <_printf_i+0x32>
 8008314:	2f00      	cmp	r7, #0
 8008316:	f000 80d2 	beq.w	80084be <_printf_i+0x1c6>
 800831a:	2f58      	cmp	r7, #88	@ 0x58
 800831c:	f000 80b9 	beq.w	8008492 <_printf_i+0x19a>
 8008320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008324:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008328:	e03a      	b.n	80083a0 <_printf_i+0xa8>
 800832a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800832e:	2b15      	cmp	r3, #21
 8008330:	d8f6      	bhi.n	8008320 <_printf_i+0x28>
 8008332:	a101      	add	r1, pc, #4	@ (adr r1, 8008338 <_printf_i+0x40>)
 8008334:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008338:	08008391 	.word	0x08008391
 800833c:	080083a5 	.word	0x080083a5
 8008340:	08008321 	.word	0x08008321
 8008344:	08008321 	.word	0x08008321
 8008348:	08008321 	.word	0x08008321
 800834c:	08008321 	.word	0x08008321
 8008350:	080083a5 	.word	0x080083a5
 8008354:	08008321 	.word	0x08008321
 8008358:	08008321 	.word	0x08008321
 800835c:	08008321 	.word	0x08008321
 8008360:	08008321 	.word	0x08008321
 8008364:	080084a5 	.word	0x080084a5
 8008368:	080083cf 	.word	0x080083cf
 800836c:	0800845f 	.word	0x0800845f
 8008370:	08008321 	.word	0x08008321
 8008374:	08008321 	.word	0x08008321
 8008378:	080084c7 	.word	0x080084c7
 800837c:	08008321 	.word	0x08008321
 8008380:	080083cf 	.word	0x080083cf
 8008384:	08008321 	.word	0x08008321
 8008388:	08008321 	.word	0x08008321
 800838c:	08008467 	.word	0x08008467
 8008390:	6833      	ldr	r3, [r6, #0]
 8008392:	1d1a      	adds	r2, r3, #4
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6032      	str	r2, [r6, #0]
 8008398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800839c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083a0:	2301      	movs	r3, #1
 80083a2:	e09d      	b.n	80084e0 <_printf_i+0x1e8>
 80083a4:	6833      	ldr	r3, [r6, #0]
 80083a6:	6820      	ldr	r0, [r4, #0]
 80083a8:	1d19      	adds	r1, r3, #4
 80083aa:	6031      	str	r1, [r6, #0]
 80083ac:	0606      	lsls	r6, r0, #24
 80083ae:	d501      	bpl.n	80083b4 <_printf_i+0xbc>
 80083b0:	681d      	ldr	r5, [r3, #0]
 80083b2:	e003      	b.n	80083bc <_printf_i+0xc4>
 80083b4:	0645      	lsls	r5, r0, #25
 80083b6:	d5fb      	bpl.n	80083b0 <_printf_i+0xb8>
 80083b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083bc:	2d00      	cmp	r5, #0
 80083be:	da03      	bge.n	80083c8 <_printf_i+0xd0>
 80083c0:	232d      	movs	r3, #45	@ 0x2d
 80083c2:	426d      	negs	r5, r5
 80083c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083c8:	4859      	ldr	r0, [pc, #356]	@ (8008530 <_printf_i+0x238>)
 80083ca:	230a      	movs	r3, #10
 80083cc:	e011      	b.n	80083f2 <_printf_i+0xfa>
 80083ce:	6821      	ldr	r1, [r4, #0]
 80083d0:	6833      	ldr	r3, [r6, #0]
 80083d2:	0608      	lsls	r0, r1, #24
 80083d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80083d8:	d402      	bmi.n	80083e0 <_printf_i+0xe8>
 80083da:	0649      	lsls	r1, r1, #25
 80083dc:	bf48      	it	mi
 80083de:	b2ad      	uxthmi	r5, r5
 80083e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80083e2:	4853      	ldr	r0, [pc, #332]	@ (8008530 <_printf_i+0x238>)
 80083e4:	6033      	str	r3, [r6, #0]
 80083e6:	bf14      	ite	ne
 80083e8:	230a      	movne	r3, #10
 80083ea:	2308      	moveq	r3, #8
 80083ec:	2100      	movs	r1, #0
 80083ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083f2:	6866      	ldr	r6, [r4, #4]
 80083f4:	60a6      	str	r6, [r4, #8]
 80083f6:	2e00      	cmp	r6, #0
 80083f8:	bfa2      	ittt	ge
 80083fa:	6821      	ldrge	r1, [r4, #0]
 80083fc:	f021 0104 	bicge.w	r1, r1, #4
 8008400:	6021      	strge	r1, [r4, #0]
 8008402:	b90d      	cbnz	r5, 8008408 <_printf_i+0x110>
 8008404:	2e00      	cmp	r6, #0
 8008406:	d04b      	beq.n	80084a0 <_printf_i+0x1a8>
 8008408:	4616      	mov	r6, r2
 800840a:	fbb5 f1f3 	udiv	r1, r5, r3
 800840e:	fb03 5711 	mls	r7, r3, r1, r5
 8008412:	5dc7      	ldrb	r7, [r0, r7]
 8008414:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008418:	462f      	mov	r7, r5
 800841a:	42bb      	cmp	r3, r7
 800841c:	460d      	mov	r5, r1
 800841e:	d9f4      	bls.n	800840a <_printf_i+0x112>
 8008420:	2b08      	cmp	r3, #8
 8008422:	d10b      	bne.n	800843c <_printf_i+0x144>
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	07df      	lsls	r7, r3, #31
 8008428:	d508      	bpl.n	800843c <_printf_i+0x144>
 800842a:	6923      	ldr	r3, [r4, #16]
 800842c:	6861      	ldr	r1, [r4, #4]
 800842e:	4299      	cmp	r1, r3
 8008430:	bfde      	ittt	le
 8008432:	2330      	movle	r3, #48	@ 0x30
 8008434:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008438:	f106 36ff 	addle.w	r6, r6, #4294967295
 800843c:	1b92      	subs	r2, r2, r6
 800843e:	6122      	str	r2, [r4, #16]
 8008440:	f8cd a000 	str.w	sl, [sp]
 8008444:	464b      	mov	r3, r9
 8008446:	aa03      	add	r2, sp, #12
 8008448:	4621      	mov	r1, r4
 800844a:	4640      	mov	r0, r8
 800844c:	f7ff fee6 	bl	800821c <_printf_common>
 8008450:	3001      	adds	r0, #1
 8008452:	d14a      	bne.n	80084ea <_printf_i+0x1f2>
 8008454:	f04f 30ff 	mov.w	r0, #4294967295
 8008458:	b004      	add	sp, #16
 800845a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	f043 0320 	orr.w	r3, r3, #32
 8008464:	6023      	str	r3, [r4, #0]
 8008466:	4833      	ldr	r0, [pc, #204]	@ (8008534 <_printf_i+0x23c>)
 8008468:	2778      	movs	r7, #120	@ 0x78
 800846a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	6831      	ldr	r1, [r6, #0]
 8008472:	061f      	lsls	r7, r3, #24
 8008474:	f851 5b04 	ldr.w	r5, [r1], #4
 8008478:	d402      	bmi.n	8008480 <_printf_i+0x188>
 800847a:	065f      	lsls	r7, r3, #25
 800847c:	bf48      	it	mi
 800847e:	b2ad      	uxthmi	r5, r5
 8008480:	6031      	str	r1, [r6, #0]
 8008482:	07d9      	lsls	r1, r3, #31
 8008484:	bf44      	itt	mi
 8008486:	f043 0320 	orrmi.w	r3, r3, #32
 800848a:	6023      	strmi	r3, [r4, #0]
 800848c:	b11d      	cbz	r5, 8008496 <_printf_i+0x19e>
 800848e:	2310      	movs	r3, #16
 8008490:	e7ac      	b.n	80083ec <_printf_i+0xf4>
 8008492:	4827      	ldr	r0, [pc, #156]	@ (8008530 <_printf_i+0x238>)
 8008494:	e7e9      	b.n	800846a <_printf_i+0x172>
 8008496:	6823      	ldr	r3, [r4, #0]
 8008498:	f023 0320 	bic.w	r3, r3, #32
 800849c:	6023      	str	r3, [r4, #0]
 800849e:	e7f6      	b.n	800848e <_printf_i+0x196>
 80084a0:	4616      	mov	r6, r2
 80084a2:	e7bd      	b.n	8008420 <_printf_i+0x128>
 80084a4:	6833      	ldr	r3, [r6, #0]
 80084a6:	6825      	ldr	r5, [r4, #0]
 80084a8:	6961      	ldr	r1, [r4, #20]
 80084aa:	1d18      	adds	r0, r3, #4
 80084ac:	6030      	str	r0, [r6, #0]
 80084ae:	062e      	lsls	r6, r5, #24
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	d501      	bpl.n	80084b8 <_printf_i+0x1c0>
 80084b4:	6019      	str	r1, [r3, #0]
 80084b6:	e002      	b.n	80084be <_printf_i+0x1c6>
 80084b8:	0668      	lsls	r0, r5, #25
 80084ba:	d5fb      	bpl.n	80084b4 <_printf_i+0x1bc>
 80084bc:	8019      	strh	r1, [r3, #0]
 80084be:	2300      	movs	r3, #0
 80084c0:	6123      	str	r3, [r4, #16]
 80084c2:	4616      	mov	r6, r2
 80084c4:	e7bc      	b.n	8008440 <_printf_i+0x148>
 80084c6:	6833      	ldr	r3, [r6, #0]
 80084c8:	1d1a      	adds	r2, r3, #4
 80084ca:	6032      	str	r2, [r6, #0]
 80084cc:	681e      	ldr	r6, [r3, #0]
 80084ce:	6862      	ldr	r2, [r4, #4]
 80084d0:	2100      	movs	r1, #0
 80084d2:	4630      	mov	r0, r6
 80084d4:	f7f7 feac 	bl	8000230 <memchr>
 80084d8:	b108      	cbz	r0, 80084de <_printf_i+0x1e6>
 80084da:	1b80      	subs	r0, r0, r6
 80084dc:	6060      	str	r0, [r4, #4]
 80084de:	6863      	ldr	r3, [r4, #4]
 80084e0:	6123      	str	r3, [r4, #16]
 80084e2:	2300      	movs	r3, #0
 80084e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084e8:	e7aa      	b.n	8008440 <_printf_i+0x148>
 80084ea:	6923      	ldr	r3, [r4, #16]
 80084ec:	4632      	mov	r2, r6
 80084ee:	4649      	mov	r1, r9
 80084f0:	4640      	mov	r0, r8
 80084f2:	47d0      	blx	sl
 80084f4:	3001      	adds	r0, #1
 80084f6:	d0ad      	beq.n	8008454 <_printf_i+0x15c>
 80084f8:	6823      	ldr	r3, [r4, #0]
 80084fa:	079b      	lsls	r3, r3, #30
 80084fc:	d413      	bmi.n	8008526 <_printf_i+0x22e>
 80084fe:	68e0      	ldr	r0, [r4, #12]
 8008500:	9b03      	ldr	r3, [sp, #12]
 8008502:	4298      	cmp	r0, r3
 8008504:	bfb8      	it	lt
 8008506:	4618      	movlt	r0, r3
 8008508:	e7a6      	b.n	8008458 <_printf_i+0x160>
 800850a:	2301      	movs	r3, #1
 800850c:	4632      	mov	r2, r6
 800850e:	4649      	mov	r1, r9
 8008510:	4640      	mov	r0, r8
 8008512:	47d0      	blx	sl
 8008514:	3001      	adds	r0, #1
 8008516:	d09d      	beq.n	8008454 <_printf_i+0x15c>
 8008518:	3501      	adds	r5, #1
 800851a:	68e3      	ldr	r3, [r4, #12]
 800851c:	9903      	ldr	r1, [sp, #12]
 800851e:	1a5b      	subs	r3, r3, r1
 8008520:	42ab      	cmp	r3, r5
 8008522:	dcf2      	bgt.n	800850a <_printf_i+0x212>
 8008524:	e7eb      	b.n	80084fe <_printf_i+0x206>
 8008526:	2500      	movs	r5, #0
 8008528:	f104 0619 	add.w	r6, r4, #25
 800852c:	e7f5      	b.n	800851a <_printf_i+0x222>
 800852e:	bf00      	nop
 8008530:	0800ab47 	.word	0x0800ab47
 8008534:	0800ab58 	.word	0x0800ab58

08008538 <std>:
 8008538:	2300      	movs	r3, #0
 800853a:	b510      	push	{r4, lr}
 800853c:	4604      	mov	r4, r0
 800853e:	e9c0 3300 	strd	r3, r3, [r0]
 8008542:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008546:	6083      	str	r3, [r0, #8]
 8008548:	8181      	strh	r1, [r0, #12]
 800854a:	6643      	str	r3, [r0, #100]	@ 0x64
 800854c:	81c2      	strh	r2, [r0, #14]
 800854e:	6183      	str	r3, [r0, #24]
 8008550:	4619      	mov	r1, r3
 8008552:	2208      	movs	r2, #8
 8008554:	305c      	adds	r0, #92	@ 0x5c
 8008556:	f000 f914 	bl	8008782 <memset>
 800855a:	4b0d      	ldr	r3, [pc, #52]	@ (8008590 <std+0x58>)
 800855c:	6263      	str	r3, [r4, #36]	@ 0x24
 800855e:	4b0d      	ldr	r3, [pc, #52]	@ (8008594 <std+0x5c>)
 8008560:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008562:	4b0d      	ldr	r3, [pc, #52]	@ (8008598 <std+0x60>)
 8008564:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008566:	4b0d      	ldr	r3, [pc, #52]	@ (800859c <std+0x64>)
 8008568:	6323      	str	r3, [r4, #48]	@ 0x30
 800856a:	4b0d      	ldr	r3, [pc, #52]	@ (80085a0 <std+0x68>)
 800856c:	6224      	str	r4, [r4, #32]
 800856e:	429c      	cmp	r4, r3
 8008570:	d006      	beq.n	8008580 <std+0x48>
 8008572:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008576:	4294      	cmp	r4, r2
 8008578:	d002      	beq.n	8008580 <std+0x48>
 800857a:	33d0      	adds	r3, #208	@ 0xd0
 800857c:	429c      	cmp	r4, r3
 800857e:	d105      	bne.n	800858c <std+0x54>
 8008580:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008588:	f000 b9be 	b.w	8008908 <__retarget_lock_init_recursive>
 800858c:	bd10      	pop	{r4, pc}
 800858e:	bf00      	nop
 8008590:	080086fd 	.word	0x080086fd
 8008594:	0800871f 	.word	0x0800871f
 8008598:	08008757 	.word	0x08008757
 800859c:	0800877b 	.word	0x0800877b
 80085a0:	2001e678 	.word	0x2001e678

080085a4 <stdio_exit_handler>:
 80085a4:	4a02      	ldr	r2, [pc, #8]	@ (80085b0 <stdio_exit_handler+0xc>)
 80085a6:	4903      	ldr	r1, [pc, #12]	@ (80085b4 <stdio_exit_handler+0x10>)
 80085a8:	4803      	ldr	r0, [pc, #12]	@ (80085b8 <stdio_exit_handler+0x14>)
 80085aa:	f000 b869 	b.w	8008680 <_fwalk_sglue>
 80085ae:	bf00      	nop
 80085b0:	200002a8 	.word	0x200002a8
 80085b4:	0800a119 	.word	0x0800a119
 80085b8:	200002b8 	.word	0x200002b8

080085bc <cleanup_stdio>:
 80085bc:	6841      	ldr	r1, [r0, #4]
 80085be:	4b0c      	ldr	r3, [pc, #48]	@ (80085f0 <cleanup_stdio+0x34>)
 80085c0:	4299      	cmp	r1, r3
 80085c2:	b510      	push	{r4, lr}
 80085c4:	4604      	mov	r4, r0
 80085c6:	d001      	beq.n	80085cc <cleanup_stdio+0x10>
 80085c8:	f001 fda6 	bl	800a118 <_fflush_r>
 80085cc:	68a1      	ldr	r1, [r4, #8]
 80085ce:	4b09      	ldr	r3, [pc, #36]	@ (80085f4 <cleanup_stdio+0x38>)
 80085d0:	4299      	cmp	r1, r3
 80085d2:	d002      	beq.n	80085da <cleanup_stdio+0x1e>
 80085d4:	4620      	mov	r0, r4
 80085d6:	f001 fd9f 	bl	800a118 <_fflush_r>
 80085da:	68e1      	ldr	r1, [r4, #12]
 80085dc:	4b06      	ldr	r3, [pc, #24]	@ (80085f8 <cleanup_stdio+0x3c>)
 80085de:	4299      	cmp	r1, r3
 80085e0:	d004      	beq.n	80085ec <cleanup_stdio+0x30>
 80085e2:	4620      	mov	r0, r4
 80085e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085e8:	f001 bd96 	b.w	800a118 <_fflush_r>
 80085ec:	bd10      	pop	{r4, pc}
 80085ee:	bf00      	nop
 80085f0:	2001e678 	.word	0x2001e678
 80085f4:	2001e6e0 	.word	0x2001e6e0
 80085f8:	2001e748 	.word	0x2001e748

080085fc <global_stdio_init.part.0>:
 80085fc:	b510      	push	{r4, lr}
 80085fe:	4b0b      	ldr	r3, [pc, #44]	@ (800862c <global_stdio_init.part.0+0x30>)
 8008600:	4c0b      	ldr	r4, [pc, #44]	@ (8008630 <global_stdio_init.part.0+0x34>)
 8008602:	4a0c      	ldr	r2, [pc, #48]	@ (8008634 <global_stdio_init.part.0+0x38>)
 8008604:	601a      	str	r2, [r3, #0]
 8008606:	4620      	mov	r0, r4
 8008608:	2200      	movs	r2, #0
 800860a:	2104      	movs	r1, #4
 800860c:	f7ff ff94 	bl	8008538 <std>
 8008610:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008614:	2201      	movs	r2, #1
 8008616:	2109      	movs	r1, #9
 8008618:	f7ff ff8e 	bl	8008538 <std>
 800861c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008620:	2202      	movs	r2, #2
 8008622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008626:	2112      	movs	r1, #18
 8008628:	f7ff bf86 	b.w	8008538 <std>
 800862c:	2001e7b0 	.word	0x2001e7b0
 8008630:	2001e678 	.word	0x2001e678
 8008634:	080085a5 	.word	0x080085a5

08008638 <__sfp_lock_acquire>:
 8008638:	4801      	ldr	r0, [pc, #4]	@ (8008640 <__sfp_lock_acquire+0x8>)
 800863a:	f000 b966 	b.w	800890a <__retarget_lock_acquire_recursive>
 800863e:	bf00      	nop
 8008640:	2001e7b9 	.word	0x2001e7b9

08008644 <__sfp_lock_release>:
 8008644:	4801      	ldr	r0, [pc, #4]	@ (800864c <__sfp_lock_release+0x8>)
 8008646:	f000 b961 	b.w	800890c <__retarget_lock_release_recursive>
 800864a:	bf00      	nop
 800864c:	2001e7b9 	.word	0x2001e7b9

08008650 <__sinit>:
 8008650:	b510      	push	{r4, lr}
 8008652:	4604      	mov	r4, r0
 8008654:	f7ff fff0 	bl	8008638 <__sfp_lock_acquire>
 8008658:	6a23      	ldr	r3, [r4, #32]
 800865a:	b11b      	cbz	r3, 8008664 <__sinit+0x14>
 800865c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008660:	f7ff bff0 	b.w	8008644 <__sfp_lock_release>
 8008664:	4b04      	ldr	r3, [pc, #16]	@ (8008678 <__sinit+0x28>)
 8008666:	6223      	str	r3, [r4, #32]
 8008668:	4b04      	ldr	r3, [pc, #16]	@ (800867c <__sinit+0x2c>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d1f5      	bne.n	800865c <__sinit+0xc>
 8008670:	f7ff ffc4 	bl	80085fc <global_stdio_init.part.0>
 8008674:	e7f2      	b.n	800865c <__sinit+0xc>
 8008676:	bf00      	nop
 8008678:	080085bd 	.word	0x080085bd
 800867c:	2001e7b0 	.word	0x2001e7b0

08008680 <_fwalk_sglue>:
 8008680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008684:	4607      	mov	r7, r0
 8008686:	4688      	mov	r8, r1
 8008688:	4614      	mov	r4, r2
 800868a:	2600      	movs	r6, #0
 800868c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008690:	f1b9 0901 	subs.w	r9, r9, #1
 8008694:	d505      	bpl.n	80086a2 <_fwalk_sglue+0x22>
 8008696:	6824      	ldr	r4, [r4, #0]
 8008698:	2c00      	cmp	r4, #0
 800869a:	d1f7      	bne.n	800868c <_fwalk_sglue+0xc>
 800869c:	4630      	mov	r0, r6
 800869e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086a2:	89ab      	ldrh	r3, [r5, #12]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d907      	bls.n	80086b8 <_fwalk_sglue+0x38>
 80086a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086ac:	3301      	adds	r3, #1
 80086ae:	d003      	beq.n	80086b8 <_fwalk_sglue+0x38>
 80086b0:	4629      	mov	r1, r5
 80086b2:	4638      	mov	r0, r7
 80086b4:	47c0      	blx	r8
 80086b6:	4306      	orrs	r6, r0
 80086b8:	3568      	adds	r5, #104	@ 0x68
 80086ba:	e7e9      	b.n	8008690 <_fwalk_sglue+0x10>

080086bc <siprintf>:
 80086bc:	b40e      	push	{r1, r2, r3}
 80086be:	b500      	push	{lr}
 80086c0:	b09c      	sub	sp, #112	@ 0x70
 80086c2:	ab1d      	add	r3, sp, #116	@ 0x74
 80086c4:	9002      	str	r0, [sp, #8]
 80086c6:	9006      	str	r0, [sp, #24]
 80086c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80086cc:	4809      	ldr	r0, [pc, #36]	@ (80086f4 <siprintf+0x38>)
 80086ce:	9107      	str	r1, [sp, #28]
 80086d0:	9104      	str	r1, [sp, #16]
 80086d2:	4909      	ldr	r1, [pc, #36]	@ (80086f8 <siprintf+0x3c>)
 80086d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086d8:	9105      	str	r1, [sp, #20]
 80086da:	6800      	ldr	r0, [r0, #0]
 80086dc:	9301      	str	r3, [sp, #4]
 80086de:	a902      	add	r1, sp, #8
 80086e0:	f001 fb9a 	bl	8009e18 <_svfiprintf_r>
 80086e4:	9b02      	ldr	r3, [sp, #8]
 80086e6:	2200      	movs	r2, #0
 80086e8:	701a      	strb	r2, [r3, #0]
 80086ea:	b01c      	add	sp, #112	@ 0x70
 80086ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80086f0:	b003      	add	sp, #12
 80086f2:	4770      	bx	lr
 80086f4:	200002b4 	.word	0x200002b4
 80086f8:	ffff0208 	.word	0xffff0208

080086fc <__sread>:
 80086fc:	b510      	push	{r4, lr}
 80086fe:	460c      	mov	r4, r1
 8008700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008704:	f000 f8a2 	bl	800884c <_read_r>
 8008708:	2800      	cmp	r0, #0
 800870a:	bfab      	itete	ge
 800870c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800870e:	89a3      	ldrhlt	r3, [r4, #12]
 8008710:	181b      	addge	r3, r3, r0
 8008712:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008716:	bfac      	ite	ge
 8008718:	6563      	strge	r3, [r4, #84]	@ 0x54
 800871a:	81a3      	strhlt	r3, [r4, #12]
 800871c:	bd10      	pop	{r4, pc}

0800871e <__swrite>:
 800871e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008722:	461f      	mov	r7, r3
 8008724:	898b      	ldrh	r3, [r1, #12]
 8008726:	05db      	lsls	r3, r3, #23
 8008728:	4605      	mov	r5, r0
 800872a:	460c      	mov	r4, r1
 800872c:	4616      	mov	r6, r2
 800872e:	d505      	bpl.n	800873c <__swrite+0x1e>
 8008730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008734:	2302      	movs	r3, #2
 8008736:	2200      	movs	r2, #0
 8008738:	f000 f876 	bl	8008828 <_lseek_r>
 800873c:	89a3      	ldrh	r3, [r4, #12]
 800873e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008742:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008746:	81a3      	strh	r3, [r4, #12]
 8008748:	4632      	mov	r2, r6
 800874a:	463b      	mov	r3, r7
 800874c:	4628      	mov	r0, r5
 800874e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008752:	f000 b89d 	b.w	8008890 <_write_r>

08008756 <__sseek>:
 8008756:	b510      	push	{r4, lr}
 8008758:	460c      	mov	r4, r1
 800875a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800875e:	f000 f863 	bl	8008828 <_lseek_r>
 8008762:	1c43      	adds	r3, r0, #1
 8008764:	89a3      	ldrh	r3, [r4, #12]
 8008766:	bf15      	itete	ne
 8008768:	6560      	strne	r0, [r4, #84]	@ 0x54
 800876a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800876e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008772:	81a3      	strheq	r3, [r4, #12]
 8008774:	bf18      	it	ne
 8008776:	81a3      	strhne	r3, [r4, #12]
 8008778:	bd10      	pop	{r4, pc}

0800877a <__sclose>:
 800877a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800877e:	f000 b843 	b.w	8008808 <_close_r>

08008782 <memset>:
 8008782:	4402      	add	r2, r0
 8008784:	4603      	mov	r3, r0
 8008786:	4293      	cmp	r3, r2
 8008788:	d100      	bne.n	800878c <memset+0xa>
 800878a:	4770      	bx	lr
 800878c:	f803 1b01 	strb.w	r1, [r3], #1
 8008790:	e7f9      	b.n	8008786 <memset+0x4>

08008792 <strchr>:
 8008792:	b2c9      	uxtb	r1, r1
 8008794:	4603      	mov	r3, r0
 8008796:	4618      	mov	r0, r3
 8008798:	f813 2b01 	ldrb.w	r2, [r3], #1
 800879c:	b112      	cbz	r2, 80087a4 <strchr+0x12>
 800879e:	428a      	cmp	r2, r1
 80087a0:	d1f9      	bne.n	8008796 <strchr+0x4>
 80087a2:	4770      	bx	lr
 80087a4:	2900      	cmp	r1, #0
 80087a6:	bf18      	it	ne
 80087a8:	2000      	movne	r0, #0
 80087aa:	4770      	bx	lr

080087ac <strncpy>:
 80087ac:	b510      	push	{r4, lr}
 80087ae:	3901      	subs	r1, #1
 80087b0:	4603      	mov	r3, r0
 80087b2:	b132      	cbz	r2, 80087c2 <strncpy+0x16>
 80087b4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80087b8:	f803 4b01 	strb.w	r4, [r3], #1
 80087bc:	3a01      	subs	r2, #1
 80087be:	2c00      	cmp	r4, #0
 80087c0:	d1f7      	bne.n	80087b2 <strncpy+0x6>
 80087c2:	441a      	add	r2, r3
 80087c4:	2100      	movs	r1, #0
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d100      	bne.n	80087cc <strncpy+0x20>
 80087ca:	bd10      	pop	{r4, pc}
 80087cc:	f803 1b01 	strb.w	r1, [r3], #1
 80087d0:	e7f9      	b.n	80087c6 <strncpy+0x1a>

080087d2 <strstr>:
 80087d2:	780a      	ldrb	r2, [r1, #0]
 80087d4:	b570      	push	{r4, r5, r6, lr}
 80087d6:	b96a      	cbnz	r2, 80087f4 <strstr+0x22>
 80087d8:	bd70      	pop	{r4, r5, r6, pc}
 80087da:	429a      	cmp	r2, r3
 80087dc:	d109      	bne.n	80087f2 <strstr+0x20>
 80087de:	460c      	mov	r4, r1
 80087e0:	4605      	mov	r5, r0
 80087e2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d0f6      	beq.n	80087d8 <strstr+0x6>
 80087ea:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80087ee:	429e      	cmp	r6, r3
 80087f0:	d0f7      	beq.n	80087e2 <strstr+0x10>
 80087f2:	3001      	adds	r0, #1
 80087f4:	7803      	ldrb	r3, [r0, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1ef      	bne.n	80087da <strstr+0x8>
 80087fa:	4618      	mov	r0, r3
 80087fc:	e7ec      	b.n	80087d8 <strstr+0x6>
	...

08008800 <_localeconv_r>:
 8008800:	4800      	ldr	r0, [pc, #0]	@ (8008804 <_localeconv_r+0x4>)
 8008802:	4770      	bx	lr
 8008804:	200003f4 	.word	0x200003f4

08008808 <_close_r>:
 8008808:	b538      	push	{r3, r4, r5, lr}
 800880a:	4d06      	ldr	r5, [pc, #24]	@ (8008824 <_close_r+0x1c>)
 800880c:	2300      	movs	r3, #0
 800880e:	4604      	mov	r4, r0
 8008810:	4608      	mov	r0, r1
 8008812:	602b      	str	r3, [r5, #0]
 8008814:	f7fa fcce 	bl	80031b4 <_close>
 8008818:	1c43      	adds	r3, r0, #1
 800881a:	d102      	bne.n	8008822 <_close_r+0x1a>
 800881c:	682b      	ldr	r3, [r5, #0]
 800881e:	b103      	cbz	r3, 8008822 <_close_r+0x1a>
 8008820:	6023      	str	r3, [r4, #0]
 8008822:	bd38      	pop	{r3, r4, r5, pc}
 8008824:	2001e7b4 	.word	0x2001e7b4

08008828 <_lseek_r>:
 8008828:	b538      	push	{r3, r4, r5, lr}
 800882a:	4d07      	ldr	r5, [pc, #28]	@ (8008848 <_lseek_r+0x20>)
 800882c:	4604      	mov	r4, r0
 800882e:	4608      	mov	r0, r1
 8008830:	4611      	mov	r1, r2
 8008832:	2200      	movs	r2, #0
 8008834:	602a      	str	r2, [r5, #0]
 8008836:	461a      	mov	r2, r3
 8008838:	f7fa fce3 	bl	8003202 <_lseek>
 800883c:	1c43      	adds	r3, r0, #1
 800883e:	d102      	bne.n	8008846 <_lseek_r+0x1e>
 8008840:	682b      	ldr	r3, [r5, #0]
 8008842:	b103      	cbz	r3, 8008846 <_lseek_r+0x1e>
 8008844:	6023      	str	r3, [r4, #0]
 8008846:	bd38      	pop	{r3, r4, r5, pc}
 8008848:	2001e7b4 	.word	0x2001e7b4

0800884c <_read_r>:
 800884c:	b538      	push	{r3, r4, r5, lr}
 800884e:	4d07      	ldr	r5, [pc, #28]	@ (800886c <_read_r+0x20>)
 8008850:	4604      	mov	r4, r0
 8008852:	4608      	mov	r0, r1
 8008854:	4611      	mov	r1, r2
 8008856:	2200      	movs	r2, #0
 8008858:	602a      	str	r2, [r5, #0]
 800885a:	461a      	mov	r2, r3
 800885c:	f7fa fc71 	bl	8003142 <_read>
 8008860:	1c43      	adds	r3, r0, #1
 8008862:	d102      	bne.n	800886a <_read_r+0x1e>
 8008864:	682b      	ldr	r3, [r5, #0]
 8008866:	b103      	cbz	r3, 800886a <_read_r+0x1e>
 8008868:	6023      	str	r3, [r4, #0]
 800886a:	bd38      	pop	{r3, r4, r5, pc}
 800886c:	2001e7b4 	.word	0x2001e7b4

08008870 <_sbrk_r>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	4d06      	ldr	r5, [pc, #24]	@ (800888c <_sbrk_r+0x1c>)
 8008874:	2300      	movs	r3, #0
 8008876:	4604      	mov	r4, r0
 8008878:	4608      	mov	r0, r1
 800887a:	602b      	str	r3, [r5, #0]
 800887c:	f7fa fcce 	bl	800321c <_sbrk>
 8008880:	1c43      	adds	r3, r0, #1
 8008882:	d102      	bne.n	800888a <_sbrk_r+0x1a>
 8008884:	682b      	ldr	r3, [r5, #0]
 8008886:	b103      	cbz	r3, 800888a <_sbrk_r+0x1a>
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	bd38      	pop	{r3, r4, r5, pc}
 800888c:	2001e7b4 	.word	0x2001e7b4

08008890 <_write_r>:
 8008890:	b538      	push	{r3, r4, r5, lr}
 8008892:	4d07      	ldr	r5, [pc, #28]	@ (80088b0 <_write_r+0x20>)
 8008894:	4604      	mov	r4, r0
 8008896:	4608      	mov	r0, r1
 8008898:	4611      	mov	r1, r2
 800889a:	2200      	movs	r2, #0
 800889c:	602a      	str	r2, [r5, #0]
 800889e:	461a      	mov	r2, r3
 80088a0:	f7fa fc6c 	bl	800317c <_write>
 80088a4:	1c43      	adds	r3, r0, #1
 80088a6:	d102      	bne.n	80088ae <_write_r+0x1e>
 80088a8:	682b      	ldr	r3, [r5, #0]
 80088aa:	b103      	cbz	r3, 80088ae <_write_r+0x1e>
 80088ac:	6023      	str	r3, [r4, #0]
 80088ae:	bd38      	pop	{r3, r4, r5, pc}
 80088b0:	2001e7b4 	.word	0x2001e7b4

080088b4 <__errno>:
 80088b4:	4b01      	ldr	r3, [pc, #4]	@ (80088bc <__errno+0x8>)
 80088b6:	6818      	ldr	r0, [r3, #0]
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	200002b4 	.word	0x200002b4

080088c0 <__libc_init_array>:
 80088c0:	b570      	push	{r4, r5, r6, lr}
 80088c2:	4d0d      	ldr	r5, [pc, #52]	@ (80088f8 <__libc_init_array+0x38>)
 80088c4:	4c0d      	ldr	r4, [pc, #52]	@ (80088fc <__libc_init_array+0x3c>)
 80088c6:	1b64      	subs	r4, r4, r5
 80088c8:	10a4      	asrs	r4, r4, #2
 80088ca:	2600      	movs	r6, #0
 80088cc:	42a6      	cmp	r6, r4
 80088ce:	d109      	bne.n	80088e4 <__libc_init_array+0x24>
 80088d0:	4d0b      	ldr	r5, [pc, #44]	@ (8008900 <__libc_init_array+0x40>)
 80088d2:	4c0c      	ldr	r4, [pc, #48]	@ (8008904 <__libc_init_array+0x44>)
 80088d4:	f001 ffa0 	bl	800a818 <_init>
 80088d8:	1b64      	subs	r4, r4, r5
 80088da:	10a4      	asrs	r4, r4, #2
 80088dc:	2600      	movs	r6, #0
 80088de:	42a6      	cmp	r6, r4
 80088e0:	d105      	bne.n	80088ee <__libc_init_array+0x2e>
 80088e2:	bd70      	pop	{r4, r5, r6, pc}
 80088e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80088e8:	4798      	blx	r3
 80088ea:	3601      	adds	r6, #1
 80088ec:	e7ee      	b.n	80088cc <__libc_init_array+0xc>
 80088ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80088f2:	4798      	blx	r3
 80088f4:	3601      	adds	r6, #1
 80088f6:	e7f2      	b.n	80088de <__libc_init_array+0x1e>
 80088f8:	0800adb0 	.word	0x0800adb0
 80088fc:	0800adb0 	.word	0x0800adb0
 8008900:	0800adb0 	.word	0x0800adb0
 8008904:	0800adb4 	.word	0x0800adb4

08008908 <__retarget_lock_init_recursive>:
 8008908:	4770      	bx	lr

0800890a <__retarget_lock_acquire_recursive>:
 800890a:	4770      	bx	lr

0800890c <__retarget_lock_release_recursive>:
 800890c:	4770      	bx	lr

0800890e <memcpy>:
 800890e:	440a      	add	r2, r1
 8008910:	4291      	cmp	r1, r2
 8008912:	f100 33ff 	add.w	r3, r0, #4294967295
 8008916:	d100      	bne.n	800891a <memcpy+0xc>
 8008918:	4770      	bx	lr
 800891a:	b510      	push	{r4, lr}
 800891c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008920:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008924:	4291      	cmp	r1, r2
 8008926:	d1f9      	bne.n	800891c <memcpy+0xe>
 8008928:	bd10      	pop	{r4, pc}

0800892a <quorem>:
 800892a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892e:	6903      	ldr	r3, [r0, #16]
 8008930:	690c      	ldr	r4, [r1, #16]
 8008932:	42a3      	cmp	r3, r4
 8008934:	4607      	mov	r7, r0
 8008936:	db7e      	blt.n	8008a36 <quorem+0x10c>
 8008938:	3c01      	subs	r4, #1
 800893a:	f101 0814 	add.w	r8, r1, #20
 800893e:	00a3      	lsls	r3, r4, #2
 8008940:	f100 0514 	add.w	r5, r0, #20
 8008944:	9300      	str	r3, [sp, #0]
 8008946:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800894a:	9301      	str	r3, [sp, #4]
 800894c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008950:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008954:	3301      	adds	r3, #1
 8008956:	429a      	cmp	r2, r3
 8008958:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800895c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008960:	d32e      	bcc.n	80089c0 <quorem+0x96>
 8008962:	f04f 0a00 	mov.w	sl, #0
 8008966:	46c4      	mov	ip, r8
 8008968:	46ae      	mov	lr, r5
 800896a:	46d3      	mov	fp, sl
 800896c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008970:	b298      	uxth	r0, r3
 8008972:	fb06 a000 	mla	r0, r6, r0, sl
 8008976:	0c02      	lsrs	r2, r0, #16
 8008978:	0c1b      	lsrs	r3, r3, #16
 800897a:	fb06 2303 	mla	r3, r6, r3, r2
 800897e:	f8de 2000 	ldr.w	r2, [lr]
 8008982:	b280      	uxth	r0, r0
 8008984:	b292      	uxth	r2, r2
 8008986:	1a12      	subs	r2, r2, r0
 8008988:	445a      	add	r2, fp
 800898a:	f8de 0000 	ldr.w	r0, [lr]
 800898e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008992:	b29b      	uxth	r3, r3
 8008994:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008998:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800899c:	b292      	uxth	r2, r2
 800899e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80089a2:	45e1      	cmp	r9, ip
 80089a4:	f84e 2b04 	str.w	r2, [lr], #4
 80089a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80089ac:	d2de      	bcs.n	800896c <quorem+0x42>
 80089ae:	9b00      	ldr	r3, [sp, #0]
 80089b0:	58eb      	ldr	r3, [r5, r3]
 80089b2:	b92b      	cbnz	r3, 80089c0 <quorem+0x96>
 80089b4:	9b01      	ldr	r3, [sp, #4]
 80089b6:	3b04      	subs	r3, #4
 80089b8:	429d      	cmp	r5, r3
 80089ba:	461a      	mov	r2, r3
 80089bc:	d32f      	bcc.n	8008a1e <quorem+0xf4>
 80089be:	613c      	str	r4, [r7, #16]
 80089c0:	4638      	mov	r0, r7
 80089c2:	f001 f8c5 	bl	8009b50 <__mcmp>
 80089c6:	2800      	cmp	r0, #0
 80089c8:	db25      	blt.n	8008a16 <quorem+0xec>
 80089ca:	4629      	mov	r1, r5
 80089cc:	2000      	movs	r0, #0
 80089ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80089d2:	f8d1 c000 	ldr.w	ip, [r1]
 80089d6:	fa1f fe82 	uxth.w	lr, r2
 80089da:	fa1f f38c 	uxth.w	r3, ip
 80089de:	eba3 030e 	sub.w	r3, r3, lr
 80089e2:	4403      	add	r3, r0
 80089e4:	0c12      	lsrs	r2, r2, #16
 80089e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80089ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089f4:	45c1      	cmp	r9, r8
 80089f6:	f841 3b04 	str.w	r3, [r1], #4
 80089fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80089fe:	d2e6      	bcs.n	80089ce <quorem+0xa4>
 8008a00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a08:	b922      	cbnz	r2, 8008a14 <quorem+0xea>
 8008a0a:	3b04      	subs	r3, #4
 8008a0c:	429d      	cmp	r5, r3
 8008a0e:	461a      	mov	r2, r3
 8008a10:	d30b      	bcc.n	8008a2a <quorem+0x100>
 8008a12:	613c      	str	r4, [r7, #16]
 8008a14:	3601      	adds	r6, #1
 8008a16:	4630      	mov	r0, r6
 8008a18:	b003      	add	sp, #12
 8008a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1e:	6812      	ldr	r2, [r2, #0]
 8008a20:	3b04      	subs	r3, #4
 8008a22:	2a00      	cmp	r2, #0
 8008a24:	d1cb      	bne.n	80089be <quorem+0x94>
 8008a26:	3c01      	subs	r4, #1
 8008a28:	e7c6      	b.n	80089b8 <quorem+0x8e>
 8008a2a:	6812      	ldr	r2, [r2, #0]
 8008a2c:	3b04      	subs	r3, #4
 8008a2e:	2a00      	cmp	r2, #0
 8008a30:	d1ef      	bne.n	8008a12 <quorem+0xe8>
 8008a32:	3c01      	subs	r4, #1
 8008a34:	e7ea      	b.n	8008a0c <quorem+0xe2>
 8008a36:	2000      	movs	r0, #0
 8008a38:	e7ee      	b.n	8008a18 <quorem+0xee>
 8008a3a:	0000      	movs	r0, r0
 8008a3c:	0000      	movs	r0, r0
	...

08008a40 <_dtoa_r>:
 8008a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a44:	69c7      	ldr	r7, [r0, #28]
 8008a46:	b099      	sub	sp, #100	@ 0x64
 8008a48:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008a4c:	ec55 4b10 	vmov	r4, r5, d0
 8008a50:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008a52:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a54:	4683      	mov	fp, r0
 8008a56:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a5a:	b97f      	cbnz	r7, 8008a7c <_dtoa_r+0x3c>
 8008a5c:	2010      	movs	r0, #16
 8008a5e:	f7fe ffdd 	bl	8007a1c <malloc>
 8008a62:	4602      	mov	r2, r0
 8008a64:	f8cb 001c 	str.w	r0, [fp, #28]
 8008a68:	b920      	cbnz	r0, 8008a74 <_dtoa_r+0x34>
 8008a6a:	4ba7      	ldr	r3, [pc, #668]	@ (8008d08 <_dtoa_r+0x2c8>)
 8008a6c:	21ef      	movs	r1, #239	@ 0xef
 8008a6e:	48a7      	ldr	r0, [pc, #668]	@ (8008d0c <_dtoa_r+0x2cc>)
 8008a70:	f001 fb94 	bl	800a19c <__assert_func>
 8008a74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008a78:	6007      	str	r7, [r0, #0]
 8008a7a:	60c7      	str	r7, [r0, #12]
 8008a7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008a80:	6819      	ldr	r1, [r3, #0]
 8008a82:	b159      	cbz	r1, 8008a9c <_dtoa_r+0x5c>
 8008a84:	685a      	ldr	r2, [r3, #4]
 8008a86:	604a      	str	r2, [r1, #4]
 8008a88:	2301      	movs	r3, #1
 8008a8a:	4093      	lsls	r3, r2
 8008a8c:	608b      	str	r3, [r1, #8]
 8008a8e:	4658      	mov	r0, fp
 8008a90:	f000 fe24 	bl	80096dc <_Bfree>
 8008a94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	601a      	str	r2, [r3, #0]
 8008a9c:	1e2b      	subs	r3, r5, #0
 8008a9e:	bfb9      	ittee	lt
 8008aa0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008aa4:	9303      	strlt	r3, [sp, #12]
 8008aa6:	2300      	movge	r3, #0
 8008aa8:	6033      	strge	r3, [r6, #0]
 8008aaa:	9f03      	ldr	r7, [sp, #12]
 8008aac:	4b98      	ldr	r3, [pc, #608]	@ (8008d10 <_dtoa_r+0x2d0>)
 8008aae:	bfbc      	itt	lt
 8008ab0:	2201      	movlt	r2, #1
 8008ab2:	6032      	strlt	r2, [r6, #0]
 8008ab4:	43bb      	bics	r3, r7
 8008ab6:	d112      	bne.n	8008ade <_dtoa_r+0x9e>
 8008ab8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008aba:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008abe:	6013      	str	r3, [r2, #0]
 8008ac0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008ac4:	4323      	orrs	r3, r4
 8008ac6:	f000 854d 	beq.w	8009564 <_dtoa_r+0xb24>
 8008aca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008acc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008d24 <_dtoa_r+0x2e4>
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	f000 854f 	beq.w	8009574 <_dtoa_r+0xb34>
 8008ad6:	f10a 0303 	add.w	r3, sl, #3
 8008ada:	f000 bd49 	b.w	8009570 <_dtoa_r+0xb30>
 8008ade:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	ec51 0b17 	vmov	r0, r1, d7
 8008ae8:	2300      	movs	r3, #0
 8008aea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008aee:	f7f8 f81b 	bl	8000b28 <__aeabi_dcmpeq>
 8008af2:	4680      	mov	r8, r0
 8008af4:	b158      	cbz	r0, 8008b0e <_dtoa_r+0xce>
 8008af6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008af8:	2301      	movs	r3, #1
 8008afa:	6013      	str	r3, [r2, #0]
 8008afc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008afe:	b113      	cbz	r3, 8008b06 <_dtoa_r+0xc6>
 8008b00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008b02:	4b84      	ldr	r3, [pc, #528]	@ (8008d14 <_dtoa_r+0x2d4>)
 8008b04:	6013      	str	r3, [r2, #0]
 8008b06:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008d28 <_dtoa_r+0x2e8>
 8008b0a:	f000 bd33 	b.w	8009574 <_dtoa_r+0xb34>
 8008b0e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008b12:	aa16      	add	r2, sp, #88	@ 0x58
 8008b14:	a917      	add	r1, sp, #92	@ 0x5c
 8008b16:	4658      	mov	r0, fp
 8008b18:	f001 f8ca 	bl	8009cb0 <__d2b>
 8008b1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008b20:	4681      	mov	r9, r0
 8008b22:	2e00      	cmp	r6, #0
 8008b24:	d077      	beq.n	8008c16 <_dtoa_r+0x1d6>
 8008b26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b28:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008b2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008b38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008b3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008b40:	4619      	mov	r1, r3
 8008b42:	2200      	movs	r2, #0
 8008b44:	4b74      	ldr	r3, [pc, #464]	@ (8008d18 <_dtoa_r+0x2d8>)
 8008b46:	f7f7 fbcf 	bl	80002e8 <__aeabi_dsub>
 8008b4a:	a369      	add	r3, pc, #420	@ (adr r3, 8008cf0 <_dtoa_r+0x2b0>)
 8008b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b50:	f7f7 fd82 	bl	8000658 <__aeabi_dmul>
 8008b54:	a368      	add	r3, pc, #416	@ (adr r3, 8008cf8 <_dtoa_r+0x2b8>)
 8008b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5a:	f7f7 fbc7 	bl	80002ec <__adddf3>
 8008b5e:	4604      	mov	r4, r0
 8008b60:	4630      	mov	r0, r6
 8008b62:	460d      	mov	r5, r1
 8008b64:	f7f7 fd0e 	bl	8000584 <__aeabi_i2d>
 8008b68:	a365      	add	r3, pc, #404	@ (adr r3, 8008d00 <_dtoa_r+0x2c0>)
 8008b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6e:	f7f7 fd73 	bl	8000658 <__aeabi_dmul>
 8008b72:	4602      	mov	r2, r0
 8008b74:	460b      	mov	r3, r1
 8008b76:	4620      	mov	r0, r4
 8008b78:	4629      	mov	r1, r5
 8008b7a:	f7f7 fbb7 	bl	80002ec <__adddf3>
 8008b7e:	4604      	mov	r4, r0
 8008b80:	460d      	mov	r5, r1
 8008b82:	f7f8 f819 	bl	8000bb8 <__aeabi_d2iz>
 8008b86:	2200      	movs	r2, #0
 8008b88:	4607      	mov	r7, r0
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	4629      	mov	r1, r5
 8008b90:	f7f7 ffd4 	bl	8000b3c <__aeabi_dcmplt>
 8008b94:	b140      	cbz	r0, 8008ba8 <_dtoa_r+0x168>
 8008b96:	4638      	mov	r0, r7
 8008b98:	f7f7 fcf4 	bl	8000584 <__aeabi_i2d>
 8008b9c:	4622      	mov	r2, r4
 8008b9e:	462b      	mov	r3, r5
 8008ba0:	f7f7 ffc2 	bl	8000b28 <__aeabi_dcmpeq>
 8008ba4:	b900      	cbnz	r0, 8008ba8 <_dtoa_r+0x168>
 8008ba6:	3f01      	subs	r7, #1
 8008ba8:	2f16      	cmp	r7, #22
 8008baa:	d851      	bhi.n	8008c50 <_dtoa_r+0x210>
 8008bac:	4b5b      	ldr	r3, [pc, #364]	@ (8008d1c <_dtoa_r+0x2dc>)
 8008bae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bba:	f7f7 ffbf 	bl	8000b3c <__aeabi_dcmplt>
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	d048      	beq.n	8008c54 <_dtoa_r+0x214>
 8008bc2:	3f01      	subs	r7, #1
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	9312      	str	r3, [sp, #72]	@ 0x48
 8008bc8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008bca:	1b9b      	subs	r3, r3, r6
 8008bcc:	1e5a      	subs	r2, r3, #1
 8008bce:	bf44      	itt	mi
 8008bd0:	f1c3 0801 	rsbmi	r8, r3, #1
 8008bd4:	2300      	movmi	r3, #0
 8008bd6:	9208      	str	r2, [sp, #32]
 8008bd8:	bf54      	ite	pl
 8008bda:	f04f 0800 	movpl.w	r8, #0
 8008bde:	9308      	strmi	r3, [sp, #32]
 8008be0:	2f00      	cmp	r7, #0
 8008be2:	db39      	blt.n	8008c58 <_dtoa_r+0x218>
 8008be4:	9b08      	ldr	r3, [sp, #32]
 8008be6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008be8:	443b      	add	r3, r7
 8008bea:	9308      	str	r3, [sp, #32]
 8008bec:	2300      	movs	r3, #0
 8008bee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bf2:	2b09      	cmp	r3, #9
 8008bf4:	d864      	bhi.n	8008cc0 <_dtoa_r+0x280>
 8008bf6:	2b05      	cmp	r3, #5
 8008bf8:	bfc4      	itt	gt
 8008bfa:	3b04      	subgt	r3, #4
 8008bfc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c00:	f1a3 0302 	sub.w	r3, r3, #2
 8008c04:	bfcc      	ite	gt
 8008c06:	2400      	movgt	r4, #0
 8008c08:	2401      	movle	r4, #1
 8008c0a:	2b03      	cmp	r3, #3
 8008c0c:	d863      	bhi.n	8008cd6 <_dtoa_r+0x296>
 8008c0e:	e8df f003 	tbb	[pc, r3]
 8008c12:	372a      	.short	0x372a
 8008c14:	5535      	.short	0x5535
 8008c16:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008c1a:	441e      	add	r6, r3
 8008c1c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008c20:	2b20      	cmp	r3, #32
 8008c22:	bfc1      	itttt	gt
 8008c24:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008c28:	409f      	lslgt	r7, r3
 8008c2a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008c2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008c32:	bfd6      	itet	le
 8008c34:	f1c3 0320 	rsble	r3, r3, #32
 8008c38:	ea47 0003 	orrgt.w	r0, r7, r3
 8008c3c:	fa04 f003 	lslle.w	r0, r4, r3
 8008c40:	f7f7 fc90 	bl	8000564 <__aeabi_ui2d>
 8008c44:	2201      	movs	r2, #1
 8008c46:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008c4a:	3e01      	subs	r6, #1
 8008c4c:	9214      	str	r2, [sp, #80]	@ 0x50
 8008c4e:	e777      	b.n	8008b40 <_dtoa_r+0x100>
 8008c50:	2301      	movs	r3, #1
 8008c52:	e7b8      	b.n	8008bc6 <_dtoa_r+0x186>
 8008c54:	9012      	str	r0, [sp, #72]	@ 0x48
 8008c56:	e7b7      	b.n	8008bc8 <_dtoa_r+0x188>
 8008c58:	427b      	negs	r3, r7
 8008c5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	eba8 0807 	sub.w	r8, r8, r7
 8008c62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008c64:	e7c4      	b.n	8008bf0 <_dtoa_r+0x1b0>
 8008c66:	2300      	movs	r3, #0
 8008c68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	dc35      	bgt.n	8008cdc <_dtoa_r+0x29c>
 8008c70:	2301      	movs	r3, #1
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	9307      	str	r3, [sp, #28]
 8008c76:	461a      	mov	r2, r3
 8008c78:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c7a:	e00b      	b.n	8008c94 <_dtoa_r+0x254>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e7f3      	b.n	8008c68 <_dtoa_r+0x228>
 8008c80:	2300      	movs	r3, #0
 8008c82:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c86:	18fb      	adds	r3, r7, r3
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	9307      	str	r3, [sp, #28]
 8008c90:	bfb8      	it	lt
 8008c92:	2301      	movlt	r3, #1
 8008c94:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008c98:	2100      	movs	r1, #0
 8008c9a:	2204      	movs	r2, #4
 8008c9c:	f102 0514 	add.w	r5, r2, #20
 8008ca0:	429d      	cmp	r5, r3
 8008ca2:	d91f      	bls.n	8008ce4 <_dtoa_r+0x2a4>
 8008ca4:	6041      	str	r1, [r0, #4]
 8008ca6:	4658      	mov	r0, fp
 8008ca8:	f000 fcd8 	bl	800965c <_Balloc>
 8008cac:	4682      	mov	sl, r0
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	d13c      	bne.n	8008d2c <_dtoa_r+0x2ec>
 8008cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8008d20 <_dtoa_r+0x2e0>)
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	f240 11af 	movw	r1, #431	@ 0x1af
 8008cba:	e6d8      	b.n	8008a6e <_dtoa_r+0x2e>
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e7e0      	b.n	8008c82 <_dtoa_r+0x242>
 8008cc0:	2401      	movs	r4, #1
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cc6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	9307      	str	r3, [sp, #28]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	2312      	movs	r3, #18
 8008cd4:	e7d0      	b.n	8008c78 <_dtoa_r+0x238>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cda:	e7f5      	b.n	8008cc8 <_dtoa_r+0x288>
 8008cdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cde:	9300      	str	r3, [sp, #0]
 8008ce0:	9307      	str	r3, [sp, #28]
 8008ce2:	e7d7      	b.n	8008c94 <_dtoa_r+0x254>
 8008ce4:	3101      	adds	r1, #1
 8008ce6:	0052      	lsls	r2, r2, #1
 8008ce8:	e7d8      	b.n	8008c9c <_dtoa_r+0x25c>
 8008cea:	bf00      	nop
 8008cec:	f3af 8000 	nop.w
 8008cf0:	636f4361 	.word	0x636f4361
 8008cf4:	3fd287a7 	.word	0x3fd287a7
 8008cf8:	8b60c8b3 	.word	0x8b60c8b3
 8008cfc:	3fc68a28 	.word	0x3fc68a28
 8008d00:	509f79fb 	.word	0x509f79fb
 8008d04:	3fd34413 	.word	0x3fd34413
 8008d08:	0800ab76 	.word	0x0800ab76
 8008d0c:	0800ab8d 	.word	0x0800ab8d
 8008d10:	7ff00000 	.word	0x7ff00000
 8008d14:	0800ab46 	.word	0x0800ab46
 8008d18:	3ff80000 	.word	0x3ff80000
 8008d1c:	0800ac88 	.word	0x0800ac88
 8008d20:	0800abe5 	.word	0x0800abe5
 8008d24:	0800ab72 	.word	0x0800ab72
 8008d28:	0800ab45 	.word	0x0800ab45
 8008d2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008d30:	6018      	str	r0, [r3, #0]
 8008d32:	9b07      	ldr	r3, [sp, #28]
 8008d34:	2b0e      	cmp	r3, #14
 8008d36:	f200 80a4 	bhi.w	8008e82 <_dtoa_r+0x442>
 8008d3a:	2c00      	cmp	r4, #0
 8008d3c:	f000 80a1 	beq.w	8008e82 <_dtoa_r+0x442>
 8008d40:	2f00      	cmp	r7, #0
 8008d42:	dd33      	ble.n	8008dac <_dtoa_r+0x36c>
 8008d44:	4bad      	ldr	r3, [pc, #692]	@ (8008ffc <_dtoa_r+0x5bc>)
 8008d46:	f007 020f 	and.w	r2, r7, #15
 8008d4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d4e:	ed93 7b00 	vldr	d7, [r3]
 8008d52:	05f8      	lsls	r0, r7, #23
 8008d54:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008d58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008d5c:	d516      	bpl.n	8008d8c <_dtoa_r+0x34c>
 8008d5e:	4ba8      	ldr	r3, [pc, #672]	@ (8009000 <_dtoa_r+0x5c0>)
 8008d60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d68:	f7f7 fda0 	bl	80008ac <__aeabi_ddiv>
 8008d6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d70:	f004 040f 	and.w	r4, r4, #15
 8008d74:	2603      	movs	r6, #3
 8008d76:	4da2      	ldr	r5, [pc, #648]	@ (8009000 <_dtoa_r+0x5c0>)
 8008d78:	b954      	cbnz	r4, 8008d90 <_dtoa_r+0x350>
 8008d7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d82:	f7f7 fd93 	bl	80008ac <__aeabi_ddiv>
 8008d86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d8a:	e028      	b.n	8008dde <_dtoa_r+0x39e>
 8008d8c:	2602      	movs	r6, #2
 8008d8e:	e7f2      	b.n	8008d76 <_dtoa_r+0x336>
 8008d90:	07e1      	lsls	r1, r4, #31
 8008d92:	d508      	bpl.n	8008da6 <_dtoa_r+0x366>
 8008d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d9c:	f7f7 fc5c 	bl	8000658 <__aeabi_dmul>
 8008da0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008da4:	3601      	adds	r6, #1
 8008da6:	1064      	asrs	r4, r4, #1
 8008da8:	3508      	adds	r5, #8
 8008daa:	e7e5      	b.n	8008d78 <_dtoa_r+0x338>
 8008dac:	f000 80d2 	beq.w	8008f54 <_dtoa_r+0x514>
 8008db0:	427c      	negs	r4, r7
 8008db2:	4b92      	ldr	r3, [pc, #584]	@ (8008ffc <_dtoa_r+0x5bc>)
 8008db4:	4d92      	ldr	r5, [pc, #584]	@ (8009000 <_dtoa_r+0x5c0>)
 8008db6:	f004 020f 	and.w	r2, r4, #15
 8008dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008dc6:	f7f7 fc47 	bl	8000658 <__aeabi_dmul>
 8008dca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dce:	1124      	asrs	r4, r4, #4
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	2602      	movs	r6, #2
 8008dd4:	2c00      	cmp	r4, #0
 8008dd6:	f040 80b2 	bne.w	8008f3e <_dtoa_r+0x4fe>
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1d3      	bne.n	8008d86 <_dtoa_r+0x346>
 8008dde:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008de0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f000 80b7 	beq.w	8008f58 <_dtoa_r+0x518>
 8008dea:	4b86      	ldr	r3, [pc, #536]	@ (8009004 <_dtoa_r+0x5c4>)
 8008dec:	2200      	movs	r2, #0
 8008dee:	4620      	mov	r0, r4
 8008df0:	4629      	mov	r1, r5
 8008df2:	f7f7 fea3 	bl	8000b3c <__aeabi_dcmplt>
 8008df6:	2800      	cmp	r0, #0
 8008df8:	f000 80ae 	beq.w	8008f58 <_dtoa_r+0x518>
 8008dfc:	9b07      	ldr	r3, [sp, #28]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	f000 80aa 	beq.w	8008f58 <_dtoa_r+0x518>
 8008e04:	9b00      	ldr	r3, [sp, #0]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	dd37      	ble.n	8008e7a <_dtoa_r+0x43a>
 8008e0a:	1e7b      	subs	r3, r7, #1
 8008e0c:	9304      	str	r3, [sp, #16]
 8008e0e:	4620      	mov	r0, r4
 8008e10:	4b7d      	ldr	r3, [pc, #500]	@ (8009008 <_dtoa_r+0x5c8>)
 8008e12:	2200      	movs	r2, #0
 8008e14:	4629      	mov	r1, r5
 8008e16:	f7f7 fc1f 	bl	8000658 <__aeabi_dmul>
 8008e1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e1e:	9c00      	ldr	r4, [sp, #0]
 8008e20:	3601      	adds	r6, #1
 8008e22:	4630      	mov	r0, r6
 8008e24:	f7f7 fbae 	bl	8000584 <__aeabi_i2d>
 8008e28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e2c:	f7f7 fc14 	bl	8000658 <__aeabi_dmul>
 8008e30:	4b76      	ldr	r3, [pc, #472]	@ (800900c <_dtoa_r+0x5cc>)
 8008e32:	2200      	movs	r2, #0
 8008e34:	f7f7 fa5a 	bl	80002ec <__adddf3>
 8008e38:	4605      	mov	r5, r0
 8008e3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008e3e:	2c00      	cmp	r4, #0
 8008e40:	f040 808d 	bne.w	8008f5e <_dtoa_r+0x51e>
 8008e44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e48:	4b71      	ldr	r3, [pc, #452]	@ (8009010 <_dtoa_r+0x5d0>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f7f7 fa4c 	bl	80002e8 <__aeabi_dsub>
 8008e50:	4602      	mov	r2, r0
 8008e52:	460b      	mov	r3, r1
 8008e54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e58:	462a      	mov	r2, r5
 8008e5a:	4633      	mov	r3, r6
 8008e5c:	f7f7 fe8c 	bl	8000b78 <__aeabi_dcmpgt>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	f040 828b 	bne.w	800937c <_dtoa_r+0x93c>
 8008e66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e6a:	462a      	mov	r2, r5
 8008e6c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008e70:	f7f7 fe64 	bl	8000b3c <__aeabi_dcmplt>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	f040 8128 	bne.w	80090ca <_dtoa_r+0x68a>
 8008e7a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008e7e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008e82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f2c0 815a 	blt.w	800913e <_dtoa_r+0x6fe>
 8008e8a:	2f0e      	cmp	r7, #14
 8008e8c:	f300 8157 	bgt.w	800913e <_dtoa_r+0x6fe>
 8008e90:	4b5a      	ldr	r3, [pc, #360]	@ (8008ffc <_dtoa_r+0x5bc>)
 8008e92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e96:	ed93 7b00 	vldr	d7, [r3]
 8008e9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	ed8d 7b00 	vstr	d7, [sp]
 8008ea2:	da03      	bge.n	8008eac <_dtoa_r+0x46c>
 8008ea4:	9b07      	ldr	r3, [sp, #28]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f340 8101 	ble.w	80090ae <_dtoa_r+0x66e>
 8008eac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008eb0:	4656      	mov	r6, sl
 8008eb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	4629      	mov	r1, r5
 8008eba:	f7f7 fcf7 	bl	80008ac <__aeabi_ddiv>
 8008ebe:	f7f7 fe7b 	bl	8000bb8 <__aeabi_d2iz>
 8008ec2:	4680      	mov	r8, r0
 8008ec4:	f7f7 fb5e 	bl	8000584 <__aeabi_i2d>
 8008ec8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ecc:	f7f7 fbc4 	bl	8000658 <__aeabi_dmul>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	4629      	mov	r1, r5
 8008ed8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008edc:	f7f7 fa04 	bl	80002e8 <__aeabi_dsub>
 8008ee0:	f806 4b01 	strb.w	r4, [r6], #1
 8008ee4:	9d07      	ldr	r5, [sp, #28]
 8008ee6:	eba6 040a 	sub.w	r4, r6, sl
 8008eea:	42a5      	cmp	r5, r4
 8008eec:	4602      	mov	r2, r0
 8008eee:	460b      	mov	r3, r1
 8008ef0:	f040 8117 	bne.w	8009122 <_dtoa_r+0x6e2>
 8008ef4:	f7f7 f9fa 	bl	80002ec <__adddf3>
 8008ef8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008efc:	4604      	mov	r4, r0
 8008efe:	460d      	mov	r5, r1
 8008f00:	f7f7 fe3a 	bl	8000b78 <__aeabi_dcmpgt>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	f040 80f9 	bne.w	80090fc <_dtoa_r+0x6bc>
 8008f0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f0e:	4620      	mov	r0, r4
 8008f10:	4629      	mov	r1, r5
 8008f12:	f7f7 fe09 	bl	8000b28 <__aeabi_dcmpeq>
 8008f16:	b118      	cbz	r0, 8008f20 <_dtoa_r+0x4e0>
 8008f18:	f018 0f01 	tst.w	r8, #1
 8008f1c:	f040 80ee 	bne.w	80090fc <_dtoa_r+0x6bc>
 8008f20:	4649      	mov	r1, r9
 8008f22:	4658      	mov	r0, fp
 8008f24:	f000 fbda 	bl	80096dc <_Bfree>
 8008f28:	2300      	movs	r3, #0
 8008f2a:	7033      	strb	r3, [r6, #0]
 8008f2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f2e:	3701      	adds	r7, #1
 8008f30:	601f      	str	r7, [r3, #0]
 8008f32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f000 831d 	beq.w	8009574 <_dtoa_r+0xb34>
 8008f3a:	601e      	str	r6, [r3, #0]
 8008f3c:	e31a      	b.n	8009574 <_dtoa_r+0xb34>
 8008f3e:	07e2      	lsls	r2, r4, #31
 8008f40:	d505      	bpl.n	8008f4e <_dtoa_r+0x50e>
 8008f42:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f46:	f7f7 fb87 	bl	8000658 <__aeabi_dmul>
 8008f4a:	3601      	adds	r6, #1
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	1064      	asrs	r4, r4, #1
 8008f50:	3508      	adds	r5, #8
 8008f52:	e73f      	b.n	8008dd4 <_dtoa_r+0x394>
 8008f54:	2602      	movs	r6, #2
 8008f56:	e742      	b.n	8008dde <_dtoa_r+0x39e>
 8008f58:	9c07      	ldr	r4, [sp, #28]
 8008f5a:	9704      	str	r7, [sp, #16]
 8008f5c:	e761      	b.n	8008e22 <_dtoa_r+0x3e2>
 8008f5e:	4b27      	ldr	r3, [pc, #156]	@ (8008ffc <_dtoa_r+0x5bc>)
 8008f60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f62:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f6a:	4454      	add	r4, sl
 8008f6c:	2900      	cmp	r1, #0
 8008f6e:	d053      	beq.n	8009018 <_dtoa_r+0x5d8>
 8008f70:	4928      	ldr	r1, [pc, #160]	@ (8009014 <_dtoa_r+0x5d4>)
 8008f72:	2000      	movs	r0, #0
 8008f74:	f7f7 fc9a 	bl	80008ac <__aeabi_ddiv>
 8008f78:	4633      	mov	r3, r6
 8008f7a:	462a      	mov	r2, r5
 8008f7c:	f7f7 f9b4 	bl	80002e8 <__aeabi_dsub>
 8008f80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f84:	4656      	mov	r6, sl
 8008f86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f8a:	f7f7 fe15 	bl	8000bb8 <__aeabi_d2iz>
 8008f8e:	4605      	mov	r5, r0
 8008f90:	f7f7 faf8 	bl	8000584 <__aeabi_i2d>
 8008f94:	4602      	mov	r2, r0
 8008f96:	460b      	mov	r3, r1
 8008f98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f9c:	f7f7 f9a4 	bl	80002e8 <__aeabi_dsub>
 8008fa0:	3530      	adds	r5, #48	@ 0x30
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008faa:	f806 5b01 	strb.w	r5, [r6], #1
 8008fae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008fb2:	f7f7 fdc3 	bl	8000b3c <__aeabi_dcmplt>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	d171      	bne.n	800909e <_dtoa_r+0x65e>
 8008fba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008fbe:	4911      	ldr	r1, [pc, #68]	@ (8009004 <_dtoa_r+0x5c4>)
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	f7f7 f991 	bl	80002e8 <__aeabi_dsub>
 8008fc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008fca:	f7f7 fdb7 	bl	8000b3c <__aeabi_dcmplt>
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	f040 8095 	bne.w	80090fe <_dtoa_r+0x6be>
 8008fd4:	42a6      	cmp	r6, r4
 8008fd6:	f43f af50 	beq.w	8008e7a <_dtoa_r+0x43a>
 8008fda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008fde:	4b0a      	ldr	r3, [pc, #40]	@ (8009008 <_dtoa_r+0x5c8>)
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f7f7 fb39 	bl	8000658 <__aeabi_dmul>
 8008fe6:	4b08      	ldr	r3, [pc, #32]	@ (8009008 <_dtoa_r+0x5c8>)
 8008fe8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008fec:	2200      	movs	r2, #0
 8008fee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ff2:	f7f7 fb31 	bl	8000658 <__aeabi_dmul>
 8008ff6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ffa:	e7c4      	b.n	8008f86 <_dtoa_r+0x546>
 8008ffc:	0800ac88 	.word	0x0800ac88
 8009000:	0800ac60 	.word	0x0800ac60
 8009004:	3ff00000 	.word	0x3ff00000
 8009008:	40240000 	.word	0x40240000
 800900c:	401c0000 	.word	0x401c0000
 8009010:	40140000 	.word	0x40140000
 8009014:	3fe00000 	.word	0x3fe00000
 8009018:	4631      	mov	r1, r6
 800901a:	4628      	mov	r0, r5
 800901c:	f7f7 fb1c 	bl	8000658 <__aeabi_dmul>
 8009020:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009024:	9415      	str	r4, [sp, #84]	@ 0x54
 8009026:	4656      	mov	r6, sl
 8009028:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800902c:	f7f7 fdc4 	bl	8000bb8 <__aeabi_d2iz>
 8009030:	4605      	mov	r5, r0
 8009032:	f7f7 faa7 	bl	8000584 <__aeabi_i2d>
 8009036:	4602      	mov	r2, r0
 8009038:	460b      	mov	r3, r1
 800903a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800903e:	f7f7 f953 	bl	80002e8 <__aeabi_dsub>
 8009042:	3530      	adds	r5, #48	@ 0x30
 8009044:	f806 5b01 	strb.w	r5, [r6], #1
 8009048:	4602      	mov	r2, r0
 800904a:	460b      	mov	r3, r1
 800904c:	42a6      	cmp	r6, r4
 800904e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009052:	f04f 0200 	mov.w	r2, #0
 8009056:	d124      	bne.n	80090a2 <_dtoa_r+0x662>
 8009058:	4bac      	ldr	r3, [pc, #688]	@ (800930c <_dtoa_r+0x8cc>)
 800905a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800905e:	f7f7 f945 	bl	80002ec <__adddf3>
 8009062:	4602      	mov	r2, r0
 8009064:	460b      	mov	r3, r1
 8009066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800906a:	f7f7 fd85 	bl	8000b78 <__aeabi_dcmpgt>
 800906e:	2800      	cmp	r0, #0
 8009070:	d145      	bne.n	80090fe <_dtoa_r+0x6be>
 8009072:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009076:	49a5      	ldr	r1, [pc, #660]	@ (800930c <_dtoa_r+0x8cc>)
 8009078:	2000      	movs	r0, #0
 800907a:	f7f7 f935 	bl	80002e8 <__aeabi_dsub>
 800907e:	4602      	mov	r2, r0
 8009080:	460b      	mov	r3, r1
 8009082:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009086:	f7f7 fd59 	bl	8000b3c <__aeabi_dcmplt>
 800908a:	2800      	cmp	r0, #0
 800908c:	f43f aef5 	beq.w	8008e7a <_dtoa_r+0x43a>
 8009090:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009092:	1e73      	subs	r3, r6, #1
 8009094:	9315      	str	r3, [sp, #84]	@ 0x54
 8009096:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800909a:	2b30      	cmp	r3, #48	@ 0x30
 800909c:	d0f8      	beq.n	8009090 <_dtoa_r+0x650>
 800909e:	9f04      	ldr	r7, [sp, #16]
 80090a0:	e73e      	b.n	8008f20 <_dtoa_r+0x4e0>
 80090a2:	4b9b      	ldr	r3, [pc, #620]	@ (8009310 <_dtoa_r+0x8d0>)
 80090a4:	f7f7 fad8 	bl	8000658 <__aeabi_dmul>
 80090a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090ac:	e7bc      	b.n	8009028 <_dtoa_r+0x5e8>
 80090ae:	d10c      	bne.n	80090ca <_dtoa_r+0x68a>
 80090b0:	4b98      	ldr	r3, [pc, #608]	@ (8009314 <_dtoa_r+0x8d4>)
 80090b2:	2200      	movs	r2, #0
 80090b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80090b8:	f7f7 face 	bl	8000658 <__aeabi_dmul>
 80090bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090c0:	f7f7 fd50 	bl	8000b64 <__aeabi_dcmpge>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	f000 8157 	beq.w	8009378 <_dtoa_r+0x938>
 80090ca:	2400      	movs	r4, #0
 80090cc:	4625      	mov	r5, r4
 80090ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090d0:	43db      	mvns	r3, r3
 80090d2:	9304      	str	r3, [sp, #16]
 80090d4:	4656      	mov	r6, sl
 80090d6:	2700      	movs	r7, #0
 80090d8:	4621      	mov	r1, r4
 80090da:	4658      	mov	r0, fp
 80090dc:	f000 fafe 	bl	80096dc <_Bfree>
 80090e0:	2d00      	cmp	r5, #0
 80090e2:	d0dc      	beq.n	800909e <_dtoa_r+0x65e>
 80090e4:	b12f      	cbz	r7, 80090f2 <_dtoa_r+0x6b2>
 80090e6:	42af      	cmp	r7, r5
 80090e8:	d003      	beq.n	80090f2 <_dtoa_r+0x6b2>
 80090ea:	4639      	mov	r1, r7
 80090ec:	4658      	mov	r0, fp
 80090ee:	f000 faf5 	bl	80096dc <_Bfree>
 80090f2:	4629      	mov	r1, r5
 80090f4:	4658      	mov	r0, fp
 80090f6:	f000 faf1 	bl	80096dc <_Bfree>
 80090fa:	e7d0      	b.n	800909e <_dtoa_r+0x65e>
 80090fc:	9704      	str	r7, [sp, #16]
 80090fe:	4633      	mov	r3, r6
 8009100:	461e      	mov	r6, r3
 8009102:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009106:	2a39      	cmp	r2, #57	@ 0x39
 8009108:	d107      	bne.n	800911a <_dtoa_r+0x6da>
 800910a:	459a      	cmp	sl, r3
 800910c:	d1f8      	bne.n	8009100 <_dtoa_r+0x6c0>
 800910e:	9a04      	ldr	r2, [sp, #16]
 8009110:	3201      	adds	r2, #1
 8009112:	9204      	str	r2, [sp, #16]
 8009114:	2230      	movs	r2, #48	@ 0x30
 8009116:	f88a 2000 	strb.w	r2, [sl]
 800911a:	781a      	ldrb	r2, [r3, #0]
 800911c:	3201      	adds	r2, #1
 800911e:	701a      	strb	r2, [r3, #0]
 8009120:	e7bd      	b.n	800909e <_dtoa_r+0x65e>
 8009122:	4b7b      	ldr	r3, [pc, #492]	@ (8009310 <_dtoa_r+0x8d0>)
 8009124:	2200      	movs	r2, #0
 8009126:	f7f7 fa97 	bl	8000658 <__aeabi_dmul>
 800912a:	2200      	movs	r2, #0
 800912c:	2300      	movs	r3, #0
 800912e:	4604      	mov	r4, r0
 8009130:	460d      	mov	r5, r1
 8009132:	f7f7 fcf9 	bl	8000b28 <__aeabi_dcmpeq>
 8009136:	2800      	cmp	r0, #0
 8009138:	f43f aebb 	beq.w	8008eb2 <_dtoa_r+0x472>
 800913c:	e6f0      	b.n	8008f20 <_dtoa_r+0x4e0>
 800913e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009140:	2a00      	cmp	r2, #0
 8009142:	f000 80db 	beq.w	80092fc <_dtoa_r+0x8bc>
 8009146:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009148:	2a01      	cmp	r2, #1
 800914a:	f300 80bf 	bgt.w	80092cc <_dtoa_r+0x88c>
 800914e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009150:	2a00      	cmp	r2, #0
 8009152:	f000 80b7 	beq.w	80092c4 <_dtoa_r+0x884>
 8009156:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800915a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800915c:	4646      	mov	r6, r8
 800915e:	9a08      	ldr	r2, [sp, #32]
 8009160:	2101      	movs	r1, #1
 8009162:	441a      	add	r2, r3
 8009164:	4658      	mov	r0, fp
 8009166:	4498      	add	r8, r3
 8009168:	9208      	str	r2, [sp, #32]
 800916a:	f000 fb6b 	bl	8009844 <__i2b>
 800916e:	4605      	mov	r5, r0
 8009170:	b15e      	cbz	r6, 800918a <_dtoa_r+0x74a>
 8009172:	9b08      	ldr	r3, [sp, #32]
 8009174:	2b00      	cmp	r3, #0
 8009176:	dd08      	ble.n	800918a <_dtoa_r+0x74a>
 8009178:	42b3      	cmp	r3, r6
 800917a:	9a08      	ldr	r2, [sp, #32]
 800917c:	bfa8      	it	ge
 800917e:	4633      	movge	r3, r6
 8009180:	eba8 0803 	sub.w	r8, r8, r3
 8009184:	1af6      	subs	r6, r6, r3
 8009186:	1ad3      	subs	r3, r2, r3
 8009188:	9308      	str	r3, [sp, #32]
 800918a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800918c:	b1f3      	cbz	r3, 80091cc <_dtoa_r+0x78c>
 800918e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009190:	2b00      	cmp	r3, #0
 8009192:	f000 80b7 	beq.w	8009304 <_dtoa_r+0x8c4>
 8009196:	b18c      	cbz	r4, 80091bc <_dtoa_r+0x77c>
 8009198:	4629      	mov	r1, r5
 800919a:	4622      	mov	r2, r4
 800919c:	4658      	mov	r0, fp
 800919e:	f000 fc11 	bl	80099c4 <__pow5mult>
 80091a2:	464a      	mov	r2, r9
 80091a4:	4601      	mov	r1, r0
 80091a6:	4605      	mov	r5, r0
 80091a8:	4658      	mov	r0, fp
 80091aa:	f000 fb61 	bl	8009870 <__multiply>
 80091ae:	4649      	mov	r1, r9
 80091b0:	9004      	str	r0, [sp, #16]
 80091b2:	4658      	mov	r0, fp
 80091b4:	f000 fa92 	bl	80096dc <_Bfree>
 80091b8:	9b04      	ldr	r3, [sp, #16]
 80091ba:	4699      	mov	r9, r3
 80091bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091be:	1b1a      	subs	r2, r3, r4
 80091c0:	d004      	beq.n	80091cc <_dtoa_r+0x78c>
 80091c2:	4649      	mov	r1, r9
 80091c4:	4658      	mov	r0, fp
 80091c6:	f000 fbfd 	bl	80099c4 <__pow5mult>
 80091ca:	4681      	mov	r9, r0
 80091cc:	2101      	movs	r1, #1
 80091ce:	4658      	mov	r0, fp
 80091d0:	f000 fb38 	bl	8009844 <__i2b>
 80091d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091d6:	4604      	mov	r4, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f000 81cf 	beq.w	800957c <_dtoa_r+0xb3c>
 80091de:	461a      	mov	r2, r3
 80091e0:	4601      	mov	r1, r0
 80091e2:	4658      	mov	r0, fp
 80091e4:	f000 fbee 	bl	80099c4 <__pow5mult>
 80091e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	4604      	mov	r4, r0
 80091ee:	f300 8095 	bgt.w	800931c <_dtoa_r+0x8dc>
 80091f2:	9b02      	ldr	r3, [sp, #8]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f040 8087 	bne.w	8009308 <_dtoa_r+0x8c8>
 80091fa:	9b03      	ldr	r3, [sp, #12]
 80091fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009200:	2b00      	cmp	r3, #0
 8009202:	f040 8089 	bne.w	8009318 <_dtoa_r+0x8d8>
 8009206:	9b03      	ldr	r3, [sp, #12]
 8009208:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800920c:	0d1b      	lsrs	r3, r3, #20
 800920e:	051b      	lsls	r3, r3, #20
 8009210:	b12b      	cbz	r3, 800921e <_dtoa_r+0x7de>
 8009212:	9b08      	ldr	r3, [sp, #32]
 8009214:	3301      	adds	r3, #1
 8009216:	9308      	str	r3, [sp, #32]
 8009218:	f108 0801 	add.w	r8, r8, #1
 800921c:	2301      	movs	r3, #1
 800921e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009220:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009222:	2b00      	cmp	r3, #0
 8009224:	f000 81b0 	beq.w	8009588 <_dtoa_r+0xb48>
 8009228:	6923      	ldr	r3, [r4, #16]
 800922a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800922e:	6918      	ldr	r0, [r3, #16]
 8009230:	f000 fabc 	bl	80097ac <__hi0bits>
 8009234:	f1c0 0020 	rsb	r0, r0, #32
 8009238:	9b08      	ldr	r3, [sp, #32]
 800923a:	4418      	add	r0, r3
 800923c:	f010 001f 	ands.w	r0, r0, #31
 8009240:	d077      	beq.n	8009332 <_dtoa_r+0x8f2>
 8009242:	f1c0 0320 	rsb	r3, r0, #32
 8009246:	2b04      	cmp	r3, #4
 8009248:	dd6b      	ble.n	8009322 <_dtoa_r+0x8e2>
 800924a:	9b08      	ldr	r3, [sp, #32]
 800924c:	f1c0 001c 	rsb	r0, r0, #28
 8009250:	4403      	add	r3, r0
 8009252:	4480      	add	r8, r0
 8009254:	4406      	add	r6, r0
 8009256:	9308      	str	r3, [sp, #32]
 8009258:	f1b8 0f00 	cmp.w	r8, #0
 800925c:	dd05      	ble.n	800926a <_dtoa_r+0x82a>
 800925e:	4649      	mov	r1, r9
 8009260:	4642      	mov	r2, r8
 8009262:	4658      	mov	r0, fp
 8009264:	f000 fc08 	bl	8009a78 <__lshift>
 8009268:	4681      	mov	r9, r0
 800926a:	9b08      	ldr	r3, [sp, #32]
 800926c:	2b00      	cmp	r3, #0
 800926e:	dd05      	ble.n	800927c <_dtoa_r+0x83c>
 8009270:	4621      	mov	r1, r4
 8009272:	461a      	mov	r2, r3
 8009274:	4658      	mov	r0, fp
 8009276:	f000 fbff 	bl	8009a78 <__lshift>
 800927a:	4604      	mov	r4, r0
 800927c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800927e:	2b00      	cmp	r3, #0
 8009280:	d059      	beq.n	8009336 <_dtoa_r+0x8f6>
 8009282:	4621      	mov	r1, r4
 8009284:	4648      	mov	r0, r9
 8009286:	f000 fc63 	bl	8009b50 <__mcmp>
 800928a:	2800      	cmp	r0, #0
 800928c:	da53      	bge.n	8009336 <_dtoa_r+0x8f6>
 800928e:	1e7b      	subs	r3, r7, #1
 8009290:	9304      	str	r3, [sp, #16]
 8009292:	4649      	mov	r1, r9
 8009294:	2300      	movs	r3, #0
 8009296:	220a      	movs	r2, #10
 8009298:	4658      	mov	r0, fp
 800929a:	f000 fa41 	bl	8009720 <__multadd>
 800929e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092a0:	4681      	mov	r9, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f000 8172 	beq.w	800958c <_dtoa_r+0xb4c>
 80092a8:	2300      	movs	r3, #0
 80092aa:	4629      	mov	r1, r5
 80092ac:	220a      	movs	r2, #10
 80092ae:	4658      	mov	r0, fp
 80092b0:	f000 fa36 	bl	8009720 <__multadd>
 80092b4:	9b00      	ldr	r3, [sp, #0]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	4605      	mov	r5, r0
 80092ba:	dc67      	bgt.n	800938c <_dtoa_r+0x94c>
 80092bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092be:	2b02      	cmp	r3, #2
 80092c0:	dc41      	bgt.n	8009346 <_dtoa_r+0x906>
 80092c2:	e063      	b.n	800938c <_dtoa_r+0x94c>
 80092c4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80092c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80092ca:	e746      	b.n	800915a <_dtoa_r+0x71a>
 80092cc:	9b07      	ldr	r3, [sp, #28]
 80092ce:	1e5c      	subs	r4, r3, #1
 80092d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092d2:	42a3      	cmp	r3, r4
 80092d4:	bfbf      	itttt	lt
 80092d6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80092d8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80092da:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80092dc:	1ae3      	sublt	r3, r4, r3
 80092de:	bfb4      	ite	lt
 80092e0:	18d2      	addlt	r2, r2, r3
 80092e2:	1b1c      	subge	r4, r3, r4
 80092e4:	9b07      	ldr	r3, [sp, #28]
 80092e6:	bfbc      	itt	lt
 80092e8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80092ea:	2400      	movlt	r4, #0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	bfb5      	itete	lt
 80092f0:	eba8 0603 	sublt.w	r6, r8, r3
 80092f4:	9b07      	ldrge	r3, [sp, #28]
 80092f6:	2300      	movlt	r3, #0
 80092f8:	4646      	movge	r6, r8
 80092fa:	e730      	b.n	800915e <_dtoa_r+0x71e>
 80092fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80092fe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009300:	4646      	mov	r6, r8
 8009302:	e735      	b.n	8009170 <_dtoa_r+0x730>
 8009304:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009306:	e75c      	b.n	80091c2 <_dtoa_r+0x782>
 8009308:	2300      	movs	r3, #0
 800930a:	e788      	b.n	800921e <_dtoa_r+0x7de>
 800930c:	3fe00000 	.word	0x3fe00000
 8009310:	40240000 	.word	0x40240000
 8009314:	40140000 	.word	0x40140000
 8009318:	9b02      	ldr	r3, [sp, #8]
 800931a:	e780      	b.n	800921e <_dtoa_r+0x7de>
 800931c:	2300      	movs	r3, #0
 800931e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009320:	e782      	b.n	8009228 <_dtoa_r+0x7e8>
 8009322:	d099      	beq.n	8009258 <_dtoa_r+0x818>
 8009324:	9a08      	ldr	r2, [sp, #32]
 8009326:	331c      	adds	r3, #28
 8009328:	441a      	add	r2, r3
 800932a:	4498      	add	r8, r3
 800932c:	441e      	add	r6, r3
 800932e:	9208      	str	r2, [sp, #32]
 8009330:	e792      	b.n	8009258 <_dtoa_r+0x818>
 8009332:	4603      	mov	r3, r0
 8009334:	e7f6      	b.n	8009324 <_dtoa_r+0x8e4>
 8009336:	9b07      	ldr	r3, [sp, #28]
 8009338:	9704      	str	r7, [sp, #16]
 800933a:	2b00      	cmp	r3, #0
 800933c:	dc20      	bgt.n	8009380 <_dtoa_r+0x940>
 800933e:	9300      	str	r3, [sp, #0]
 8009340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009342:	2b02      	cmp	r3, #2
 8009344:	dd1e      	ble.n	8009384 <_dtoa_r+0x944>
 8009346:	9b00      	ldr	r3, [sp, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	f47f aec0 	bne.w	80090ce <_dtoa_r+0x68e>
 800934e:	4621      	mov	r1, r4
 8009350:	2205      	movs	r2, #5
 8009352:	4658      	mov	r0, fp
 8009354:	f000 f9e4 	bl	8009720 <__multadd>
 8009358:	4601      	mov	r1, r0
 800935a:	4604      	mov	r4, r0
 800935c:	4648      	mov	r0, r9
 800935e:	f000 fbf7 	bl	8009b50 <__mcmp>
 8009362:	2800      	cmp	r0, #0
 8009364:	f77f aeb3 	ble.w	80090ce <_dtoa_r+0x68e>
 8009368:	4656      	mov	r6, sl
 800936a:	2331      	movs	r3, #49	@ 0x31
 800936c:	f806 3b01 	strb.w	r3, [r6], #1
 8009370:	9b04      	ldr	r3, [sp, #16]
 8009372:	3301      	adds	r3, #1
 8009374:	9304      	str	r3, [sp, #16]
 8009376:	e6ae      	b.n	80090d6 <_dtoa_r+0x696>
 8009378:	9c07      	ldr	r4, [sp, #28]
 800937a:	9704      	str	r7, [sp, #16]
 800937c:	4625      	mov	r5, r4
 800937e:	e7f3      	b.n	8009368 <_dtoa_r+0x928>
 8009380:	9b07      	ldr	r3, [sp, #28]
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 8104 	beq.w	8009594 <_dtoa_r+0xb54>
 800938c:	2e00      	cmp	r6, #0
 800938e:	dd05      	ble.n	800939c <_dtoa_r+0x95c>
 8009390:	4629      	mov	r1, r5
 8009392:	4632      	mov	r2, r6
 8009394:	4658      	mov	r0, fp
 8009396:	f000 fb6f 	bl	8009a78 <__lshift>
 800939a:	4605      	mov	r5, r0
 800939c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d05a      	beq.n	8009458 <_dtoa_r+0xa18>
 80093a2:	6869      	ldr	r1, [r5, #4]
 80093a4:	4658      	mov	r0, fp
 80093a6:	f000 f959 	bl	800965c <_Balloc>
 80093aa:	4606      	mov	r6, r0
 80093ac:	b928      	cbnz	r0, 80093ba <_dtoa_r+0x97a>
 80093ae:	4b84      	ldr	r3, [pc, #528]	@ (80095c0 <_dtoa_r+0xb80>)
 80093b0:	4602      	mov	r2, r0
 80093b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80093b6:	f7ff bb5a 	b.w	8008a6e <_dtoa_r+0x2e>
 80093ba:	692a      	ldr	r2, [r5, #16]
 80093bc:	3202      	adds	r2, #2
 80093be:	0092      	lsls	r2, r2, #2
 80093c0:	f105 010c 	add.w	r1, r5, #12
 80093c4:	300c      	adds	r0, #12
 80093c6:	f7ff faa2 	bl	800890e <memcpy>
 80093ca:	2201      	movs	r2, #1
 80093cc:	4631      	mov	r1, r6
 80093ce:	4658      	mov	r0, fp
 80093d0:	f000 fb52 	bl	8009a78 <__lshift>
 80093d4:	f10a 0301 	add.w	r3, sl, #1
 80093d8:	9307      	str	r3, [sp, #28]
 80093da:	9b00      	ldr	r3, [sp, #0]
 80093dc:	4453      	add	r3, sl
 80093de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093e0:	9b02      	ldr	r3, [sp, #8]
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	462f      	mov	r7, r5
 80093e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80093ea:	4605      	mov	r5, r0
 80093ec:	9b07      	ldr	r3, [sp, #28]
 80093ee:	4621      	mov	r1, r4
 80093f0:	3b01      	subs	r3, #1
 80093f2:	4648      	mov	r0, r9
 80093f4:	9300      	str	r3, [sp, #0]
 80093f6:	f7ff fa98 	bl	800892a <quorem>
 80093fa:	4639      	mov	r1, r7
 80093fc:	9002      	str	r0, [sp, #8]
 80093fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009402:	4648      	mov	r0, r9
 8009404:	f000 fba4 	bl	8009b50 <__mcmp>
 8009408:	462a      	mov	r2, r5
 800940a:	9008      	str	r0, [sp, #32]
 800940c:	4621      	mov	r1, r4
 800940e:	4658      	mov	r0, fp
 8009410:	f000 fbba 	bl	8009b88 <__mdiff>
 8009414:	68c2      	ldr	r2, [r0, #12]
 8009416:	4606      	mov	r6, r0
 8009418:	bb02      	cbnz	r2, 800945c <_dtoa_r+0xa1c>
 800941a:	4601      	mov	r1, r0
 800941c:	4648      	mov	r0, r9
 800941e:	f000 fb97 	bl	8009b50 <__mcmp>
 8009422:	4602      	mov	r2, r0
 8009424:	4631      	mov	r1, r6
 8009426:	4658      	mov	r0, fp
 8009428:	920e      	str	r2, [sp, #56]	@ 0x38
 800942a:	f000 f957 	bl	80096dc <_Bfree>
 800942e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009430:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009432:	9e07      	ldr	r6, [sp, #28]
 8009434:	ea43 0102 	orr.w	r1, r3, r2
 8009438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800943a:	4319      	orrs	r1, r3
 800943c:	d110      	bne.n	8009460 <_dtoa_r+0xa20>
 800943e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009442:	d029      	beq.n	8009498 <_dtoa_r+0xa58>
 8009444:	9b08      	ldr	r3, [sp, #32]
 8009446:	2b00      	cmp	r3, #0
 8009448:	dd02      	ble.n	8009450 <_dtoa_r+0xa10>
 800944a:	9b02      	ldr	r3, [sp, #8]
 800944c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009450:	9b00      	ldr	r3, [sp, #0]
 8009452:	f883 8000 	strb.w	r8, [r3]
 8009456:	e63f      	b.n	80090d8 <_dtoa_r+0x698>
 8009458:	4628      	mov	r0, r5
 800945a:	e7bb      	b.n	80093d4 <_dtoa_r+0x994>
 800945c:	2201      	movs	r2, #1
 800945e:	e7e1      	b.n	8009424 <_dtoa_r+0x9e4>
 8009460:	9b08      	ldr	r3, [sp, #32]
 8009462:	2b00      	cmp	r3, #0
 8009464:	db04      	blt.n	8009470 <_dtoa_r+0xa30>
 8009466:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009468:	430b      	orrs	r3, r1
 800946a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800946c:	430b      	orrs	r3, r1
 800946e:	d120      	bne.n	80094b2 <_dtoa_r+0xa72>
 8009470:	2a00      	cmp	r2, #0
 8009472:	dded      	ble.n	8009450 <_dtoa_r+0xa10>
 8009474:	4649      	mov	r1, r9
 8009476:	2201      	movs	r2, #1
 8009478:	4658      	mov	r0, fp
 800947a:	f000 fafd 	bl	8009a78 <__lshift>
 800947e:	4621      	mov	r1, r4
 8009480:	4681      	mov	r9, r0
 8009482:	f000 fb65 	bl	8009b50 <__mcmp>
 8009486:	2800      	cmp	r0, #0
 8009488:	dc03      	bgt.n	8009492 <_dtoa_r+0xa52>
 800948a:	d1e1      	bne.n	8009450 <_dtoa_r+0xa10>
 800948c:	f018 0f01 	tst.w	r8, #1
 8009490:	d0de      	beq.n	8009450 <_dtoa_r+0xa10>
 8009492:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009496:	d1d8      	bne.n	800944a <_dtoa_r+0xa0a>
 8009498:	9a00      	ldr	r2, [sp, #0]
 800949a:	2339      	movs	r3, #57	@ 0x39
 800949c:	7013      	strb	r3, [r2, #0]
 800949e:	4633      	mov	r3, r6
 80094a0:	461e      	mov	r6, r3
 80094a2:	3b01      	subs	r3, #1
 80094a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80094a8:	2a39      	cmp	r2, #57	@ 0x39
 80094aa:	d052      	beq.n	8009552 <_dtoa_r+0xb12>
 80094ac:	3201      	adds	r2, #1
 80094ae:	701a      	strb	r2, [r3, #0]
 80094b0:	e612      	b.n	80090d8 <_dtoa_r+0x698>
 80094b2:	2a00      	cmp	r2, #0
 80094b4:	dd07      	ble.n	80094c6 <_dtoa_r+0xa86>
 80094b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80094ba:	d0ed      	beq.n	8009498 <_dtoa_r+0xa58>
 80094bc:	9a00      	ldr	r2, [sp, #0]
 80094be:	f108 0301 	add.w	r3, r8, #1
 80094c2:	7013      	strb	r3, [r2, #0]
 80094c4:	e608      	b.n	80090d8 <_dtoa_r+0x698>
 80094c6:	9b07      	ldr	r3, [sp, #28]
 80094c8:	9a07      	ldr	r2, [sp, #28]
 80094ca:	f803 8c01 	strb.w	r8, [r3, #-1]
 80094ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d028      	beq.n	8009526 <_dtoa_r+0xae6>
 80094d4:	4649      	mov	r1, r9
 80094d6:	2300      	movs	r3, #0
 80094d8:	220a      	movs	r2, #10
 80094da:	4658      	mov	r0, fp
 80094dc:	f000 f920 	bl	8009720 <__multadd>
 80094e0:	42af      	cmp	r7, r5
 80094e2:	4681      	mov	r9, r0
 80094e4:	f04f 0300 	mov.w	r3, #0
 80094e8:	f04f 020a 	mov.w	r2, #10
 80094ec:	4639      	mov	r1, r7
 80094ee:	4658      	mov	r0, fp
 80094f0:	d107      	bne.n	8009502 <_dtoa_r+0xac2>
 80094f2:	f000 f915 	bl	8009720 <__multadd>
 80094f6:	4607      	mov	r7, r0
 80094f8:	4605      	mov	r5, r0
 80094fa:	9b07      	ldr	r3, [sp, #28]
 80094fc:	3301      	adds	r3, #1
 80094fe:	9307      	str	r3, [sp, #28]
 8009500:	e774      	b.n	80093ec <_dtoa_r+0x9ac>
 8009502:	f000 f90d 	bl	8009720 <__multadd>
 8009506:	4629      	mov	r1, r5
 8009508:	4607      	mov	r7, r0
 800950a:	2300      	movs	r3, #0
 800950c:	220a      	movs	r2, #10
 800950e:	4658      	mov	r0, fp
 8009510:	f000 f906 	bl	8009720 <__multadd>
 8009514:	4605      	mov	r5, r0
 8009516:	e7f0      	b.n	80094fa <_dtoa_r+0xaba>
 8009518:	9b00      	ldr	r3, [sp, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	bfcc      	ite	gt
 800951e:	461e      	movgt	r6, r3
 8009520:	2601      	movle	r6, #1
 8009522:	4456      	add	r6, sl
 8009524:	2700      	movs	r7, #0
 8009526:	4649      	mov	r1, r9
 8009528:	2201      	movs	r2, #1
 800952a:	4658      	mov	r0, fp
 800952c:	f000 faa4 	bl	8009a78 <__lshift>
 8009530:	4621      	mov	r1, r4
 8009532:	4681      	mov	r9, r0
 8009534:	f000 fb0c 	bl	8009b50 <__mcmp>
 8009538:	2800      	cmp	r0, #0
 800953a:	dcb0      	bgt.n	800949e <_dtoa_r+0xa5e>
 800953c:	d102      	bne.n	8009544 <_dtoa_r+0xb04>
 800953e:	f018 0f01 	tst.w	r8, #1
 8009542:	d1ac      	bne.n	800949e <_dtoa_r+0xa5e>
 8009544:	4633      	mov	r3, r6
 8009546:	461e      	mov	r6, r3
 8009548:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800954c:	2a30      	cmp	r2, #48	@ 0x30
 800954e:	d0fa      	beq.n	8009546 <_dtoa_r+0xb06>
 8009550:	e5c2      	b.n	80090d8 <_dtoa_r+0x698>
 8009552:	459a      	cmp	sl, r3
 8009554:	d1a4      	bne.n	80094a0 <_dtoa_r+0xa60>
 8009556:	9b04      	ldr	r3, [sp, #16]
 8009558:	3301      	adds	r3, #1
 800955a:	9304      	str	r3, [sp, #16]
 800955c:	2331      	movs	r3, #49	@ 0x31
 800955e:	f88a 3000 	strb.w	r3, [sl]
 8009562:	e5b9      	b.n	80090d8 <_dtoa_r+0x698>
 8009564:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009566:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80095c4 <_dtoa_r+0xb84>
 800956a:	b11b      	cbz	r3, 8009574 <_dtoa_r+0xb34>
 800956c:	f10a 0308 	add.w	r3, sl, #8
 8009570:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	4650      	mov	r0, sl
 8009576:	b019      	add	sp, #100	@ 0x64
 8009578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800957c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800957e:	2b01      	cmp	r3, #1
 8009580:	f77f ae37 	ble.w	80091f2 <_dtoa_r+0x7b2>
 8009584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009586:	930a      	str	r3, [sp, #40]	@ 0x28
 8009588:	2001      	movs	r0, #1
 800958a:	e655      	b.n	8009238 <_dtoa_r+0x7f8>
 800958c:	9b00      	ldr	r3, [sp, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	f77f aed6 	ble.w	8009340 <_dtoa_r+0x900>
 8009594:	4656      	mov	r6, sl
 8009596:	4621      	mov	r1, r4
 8009598:	4648      	mov	r0, r9
 800959a:	f7ff f9c6 	bl	800892a <quorem>
 800959e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80095a2:	f806 8b01 	strb.w	r8, [r6], #1
 80095a6:	9b00      	ldr	r3, [sp, #0]
 80095a8:	eba6 020a 	sub.w	r2, r6, sl
 80095ac:	4293      	cmp	r3, r2
 80095ae:	ddb3      	ble.n	8009518 <_dtoa_r+0xad8>
 80095b0:	4649      	mov	r1, r9
 80095b2:	2300      	movs	r3, #0
 80095b4:	220a      	movs	r2, #10
 80095b6:	4658      	mov	r0, fp
 80095b8:	f000 f8b2 	bl	8009720 <__multadd>
 80095bc:	4681      	mov	r9, r0
 80095be:	e7ea      	b.n	8009596 <_dtoa_r+0xb56>
 80095c0:	0800abe5 	.word	0x0800abe5
 80095c4:	0800ab69 	.word	0x0800ab69

080095c8 <_free_r>:
 80095c8:	b538      	push	{r3, r4, r5, lr}
 80095ca:	4605      	mov	r5, r0
 80095cc:	2900      	cmp	r1, #0
 80095ce:	d041      	beq.n	8009654 <_free_r+0x8c>
 80095d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095d4:	1f0c      	subs	r4, r1, #4
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	bfb8      	it	lt
 80095da:	18e4      	addlt	r4, r4, r3
 80095dc:	f7fe fad0 	bl	8007b80 <__malloc_lock>
 80095e0:	4a1d      	ldr	r2, [pc, #116]	@ (8009658 <_free_r+0x90>)
 80095e2:	6813      	ldr	r3, [r2, #0]
 80095e4:	b933      	cbnz	r3, 80095f4 <_free_r+0x2c>
 80095e6:	6063      	str	r3, [r4, #4]
 80095e8:	6014      	str	r4, [r2, #0]
 80095ea:	4628      	mov	r0, r5
 80095ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095f0:	f7fe bacc 	b.w	8007b8c <__malloc_unlock>
 80095f4:	42a3      	cmp	r3, r4
 80095f6:	d908      	bls.n	800960a <_free_r+0x42>
 80095f8:	6820      	ldr	r0, [r4, #0]
 80095fa:	1821      	adds	r1, r4, r0
 80095fc:	428b      	cmp	r3, r1
 80095fe:	bf01      	itttt	eq
 8009600:	6819      	ldreq	r1, [r3, #0]
 8009602:	685b      	ldreq	r3, [r3, #4]
 8009604:	1809      	addeq	r1, r1, r0
 8009606:	6021      	streq	r1, [r4, #0]
 8009608:	e7ed      	b.n	80095e6 <_free_r+0x1e>
 800960a:	461a      	mov	r2, r3
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	b10b      	cbz	r3, 8009614 <_free_r+0x4c>
 8009610:	42a3      	cmp	r3, r4
 8009612:	d9fa      	bls.n	800960a <_free_r+0x42>
 8009614:	6811      	ldr	r1, [r2, #0]
 8009616:	1850      	adds	r0, r2, r1
 8009618:	42a0      	cmp	r0, r4
 800961a:	d10b      	bne.n	8009634 <_free_r+0x6c>
 800961c:	6820      	ldr	r0, [r4, #0]
 800961e:	4401      	add	r1, r0
 8009620:	1850      	adds	r0, r2, r1
 8009622:	4283      	cmp	r3, r0
 8009624:	6011      	str	r1, [r2, #0]
 8009626:	d1e0      	bne.n	80095ea <_free_r+0x22>
 8009628:	6818      	ldr	r0, [r3, #0]
 800962a:	685b      	ldr	r3, [r3, #4]
 800962c:	6053      	str	r3, [r2, #4]
 800962e:	4408      	add	r0, r1
 8009630:	6010      	str	r0, [r2, #0]
 8009632:	e7da      	b.n	80095ea <_free_r+0x22>
 8009634:	d902      	bls.n	800963c <_free_r+0x74>
 8009636:	230c      	movs	r3, #12
 8009638:	602b      	str	r3, [r5, #0]
 800963a:	e7d6      	b.n	80095ea <_free_r+0x22>
 800963c:	6820      	ldr	r0, [r4, #0]
 800963e:	1821      	adds	r1, r4, r0
 8009640:	428b      	cmp	r3, r1
 8009642:	bf04      	itt	eq
 8009644:	6819      	ldreq	r1, [r3, #0]
 8009646:	685b      	ldreq	r3, [r3, #4]
 8009648:	6063      	str	r3, [r4, #4]
 800964a:	bf04      	itt	eq
 800964c:	1809      	addeq	r1, r1, r0
 800964e:	6021      	streq	r1, [r4, #0]
 8009650:	6054      	str	r4, [r2, #4]
 8009652:	e7ca      	b.n	80095ea <_free_r+0x22>
 8009654:	bd38      	pop	{r3, r4, r5, pc}
 8009656:	bf00      	nop
 8009658:	2001e674 	.word	0x2001e674

0800965c <_Balloc>:
 800965c:	b570      	push	{r4, r5, r6, lr}
 800965e:	69c6      	ldr	r6, [r0, #28]
 8009660:	4604      	mov	r4, r0
 8009662:	460d      	mov	r5, r1
 8009664:	b976      	cbnz	r6, 8009684 <_Balloc+0x28>
 8009666:	2010      	movs	r0, #16
 8009668:	f7fe f9d8 	bl	8007a1c <malloc>
 800966c:	4602      	mov	r2, r0
 800966e:	61e0      	str	r0, [r4, #28]
 8009670:	b920      	cbnz	r0, 800967c <_Balloc+0x20>
 8009672:	4b18      	ldr	r3, [pc, #96]	@ (80096d4 <_Balloc+0x78>)
 8009674:	4818      	ldr	r0, [pc, #96]	@ (80096d8 <_Balloc+0x7c>)
 8009676:	216b      	movs	r1, #107	@ 0x6b
 8009678:	f000 fd90 	bl	800a19c <__assert_func>
 800967c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009680:	6006      	str	r6, [r0, #0]
 8009682:	60c6      	str	r6, [r0, #12]
 8009684:	69e6      	ldr	r6, [r4, #28]
 8009686:	68f3      	ldr	r3, [r6, #12]
 8009688:	b183      	cbz	r3, 80096ac <_Balloc+0x50>
 800968a:	69e3      	ldr	r3, [r4, #28]
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009692:	b9b8      	cbnz	r0, 80096c4 <_Balloc+0x68>
 8009694:	2101      	movs	r1, #1
 8009696:	fa01 f605 	lsl.w	r6, r1, r5
 800969a:	1d72      	adds	r2, r6, #5
 800969c:	0092      	lsls	r2, r2, #2
 800969e:	4620      	mov	r0, r4
 80096a0:	f000 fd9a 	bl	800a1d8 <_calloc_r>
 80096a4:	b160      	cbz	r0, 80096c0 <_Balloc+0x64>
 80096a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096aa:	e00e      	b.n	80096ca <_Balloc+0x6e>
 80096ac:	2221      	movs	r2, #33	@ 0x21
 80096ae:	2104      	movs	r1, #4
 80096b0:	4620      	mov	r0, r4
 80096b2:	f000 fd91 	bl	800a1d8 <_calloc_r>
 80096b6:	69e3      	ldr	r3, [r4, #28]
 80096b8:	60f0      	str	r0, [r6, #12]
 80096ba:	68db      	ldr	r3, [r3, #12]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d1e4      	bne.n	800968a <_Balloc+0x2e>
 80096c0:	2000      	movs	r0, #0
 80096c2:	bd70      	pop	{r4, r5, r6, pc}
 80096c4:	6802      	ldr	r2, [r0, #0]
 80096c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096ca:	2300      	movs	r3, #0
 80096cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096d0:	e7f7      	b.n	80096c2 <_Balloc+0x66>
 80096d2:	bf00      	nop
 80096d4:	0800ab76 	.word	0x0800ab76
 80096d8:	0800abf6 	.word	0x0800abf6

080096dc <_Bfree>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	69c6      	ldr	r6, [r0, #28]
 80096e0:	4605      	mov	r5, r0
 80096e2:	460c      	mov	r4, r1
 80096e4:	b976      	cbnz	r6, 8009704 <_Bfree+0x28>
 80096e6:	2010      	movs	r0, #16
 80096e8:	f7fe f998 	bl	8007a1c <malloc>
 80096ec:	4602      	mov	r2, r0
 80096ee:	61e8      	str	r0, [r5, #28]
 80096f0:	b920      	cbnz	r0, 80096fc <_Bfree+0x20>
 80096f2:	4b09      	ldr	r3, [pc, #36]	@ (8009718 <_Bfree+0x3c>)
 80096f4:	4809      	ldr	r0, [pc, #36]	@ (800971c <_Bfree+0x40>)
 80096f6:	218f      	movs	r1, #143	@ 0x8f
 80096f8:	f000 fd50 	bl	800a19c <__assert_func>
 80096fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009700:	6006      	str	r6, [r0, #0]
 8009702:	60c6      	str	r6, [r0, #12]
 8009704:	b13c      	cbz	r4, 8009716 <_Bfree+0x3a>
 8009706:	69eb      	ldr	r3, [r5, #28]
 8009708:	6862      	ldr	r2, [r4, #4]
 800970a:	68db      	ldr	r3, [r3, #12]
 800970c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009710:	6021      	str	r1, [r4, #0]
 8009712:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009716:	bd70      	pop	{r4, r5, r6, pc}
 8009718:	0800ab76 	.word	0x0800ab76
 800971c:	0800abf6 	.word	0x0800abf6

08009720 <__multadd>:
 8009720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009724:	690d      	ldr	r5, [r1, #16]
 8009726:	4607      	mov	r7, r0
 8009728:	460c      	mov	r4, r1
 800972a:	461e      	mov	r6, r3
 800972c:	f101 0c14 	add.w	ip, r1, #20
 8009730:	2000      	movs	r0, #0
 8009732:	f8dc 3000 	ldr.w	r3, [ip]
 8009736:	b299      	uxth	r1, r3
 8009738:	fb02 6101 	mla	r1, r2, r1, r6
 800973c:	0c1e      	lsrs	r6, r3, #16
 800973e:	0c0b      	lsrs	r3, r1, #16
 8009740:	fb02 3306 	mla	r3, r2, r6, r3
 8009744:	b289      	uxth	r1, r1
 8009746:	3001      	adds	r0, #1
 8009748:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800974c:	4285      	cmp	r5, r0
 800974e:	f84c 1b04 	str.w	r1, [ip], #4
 8009752:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009756:	dcec      	bgt.n	8009732 <__multadd+0x12>
 8009758:	b30e      	cbz	r6, 800979e <__multadd+0x7e>
 800975a:	68a3      	ldr	r3, [r4, #8]
 800975c:	42ab      	cmp	r3, r5
 800975e:	dc19      	bgt.n	8009794 <__multadd+0x74>
 8009760:	6861      	ldr	r1, [r4, #4]
 8009762:	4638      	mov	r0, r7
 8009764:	3101      	adds	r1, #1
 8009766:	f7ff ff79 	bl	800965c <_Balloc>
 800976a:	4680      	mov	r8, r0
 800976c:	b928      	cbnz	r0, 800977a <__multadd+0x5a>
 800976e:	4602      	mov	r2, r0
 8009770:	4b0c      	ldr	r3, [pc, #48]	@ (80097a4 <__multadd+0x84>)
 8009772:	480d      	ldr	r0, [pc, #52]	@ (80097a8 <__multadd+0x88>)
 8009774:	21ba      	movs	r1, #186	@ 0xba
 8009776:	f000 fd11 	bl	800a19c <__assert_func>
 800977a:	6922      	ldr	r2, [r4, #16]
 800977c:	3202      	adds	r2, #2
 800977e:	f104 010c 	add.w	r1, r4, #12
 8009782:	0092      	lsls	r2, r2, #2
 8009784:	300c      	adds	r0, #12
 8009786:	f7ff f8c2 	bl	800890e <memcpy>
 800978a:	4621      	mov	r1, r4
 800978c:	4638      	mov	r0, r7
 800978e:	f7ff ffa5 	bl	80096dc <_Bfree>
 8009792:	4644      	mov	r4, r8
 8009794:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009798:	3501      	adds	r5, #1
 800979a:	615e      	str	r6, [r3, #20]
 800979c:	6125      	str	r5, [r4, #16]
 800979e:	4620      	mov	r0, r4
 80097a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097a4:	0800abe5 	.word	0x0800abe5
 80097a8:	0800abf6 	.word	0x0800abf6

080097ac <__hi0bits>:
 80097ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80097b0:	4603      	mov	r3, r0
 80097b2:	bf36      	itet	cc
 80097b4:	0403      	lslcc	r3, r0, #16
 80097b6:	2000      	movcs	r0, #0
 80097b8:	2010      	movcc	r0, #16
 80097ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097be:	bf3c      	itt	cc
 80097c0:	021b      	lslcc	r3, r3, #8
 80097c2:	3008      	addcc	r0, #8
 80097c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097c8:	bf3c      	itt	cc
 80097ca:	011b      	lslcc	r3, r3, #4
 80097cc:	3004      	addcc	r0, #4
 80097ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097d2:	bf3c      	itt	cc
 80097d4:	009b      	lslcc	r3, r3, #2
 80097d6:	3002      	addcc	r0, #2
 80097d8:	2b00      	cmp	r3, #0
 80097da:	db05      	blt.n	80097e8 <__hi0bits+0x3c>
 80097dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80097e0:	f100 0001 	add.w	r0, r0, #1
 80097e4:	bf08      	it	eq
 80097e6:	2020      	moveq	r0, #32
 80097e8:	4770      	bx	lr

080097ea <__lo0bits>:
 80097ea:	6803      	ldr	r3, [r0, #0]
 80097ec:	4602      	mov	r2, r0
 80097ee:	f013 0007 	ands.w	r0, r3, #7
 80097f2:	d00b      	beq.n	800980c <__lo0bits+0x22>
 80097f4:	07d9      	lsls	r1, r3, #31
 80097f6:	d421      	bmi.n	800983c <__lo0bits+0x52>
 80097f8:	0798      	lsls	r0, r3, #30
 80097fa:	bf49      	itett	mi
 80097fc:	085b      	lsrmi	r3, r3, #1
 80097fe:	089b      	lsrpl	r3, r3, #2
 8009800:	2001      	movmi	r0, #1
 8009802:	6013      	strmi	r3, [r2, #0]
 8009804:	bf5c      	itt	pl
 8009806:	6013      	strpl	r3, [r2, #0]
 8009808:	2002      	movpl	r0, #2
 800980a:	4770      	bx	lr
 800980c:	b299      	uxth	r1, r3
 800980e:	b909      	cbnz	r1, 8009814 <__lo0bits+0x2a>
 8009810:	0c1b      	lsrs	r3, r3, #16
 8009812:	2010      	movs	r0, #16
 8009814:	b2d9      	uxtb	r1, r3
 8009816:	b909      	cbnz	r1, 800981c <__lo0bits+0x32>
 8009818:	3008      	adds	r0, #8
 800981a:	0a1b      	lsrs	r3, r3, #8
 800981c:	0719      	lsls	r1, r3, #28
 800981e:	bf04      	itt	eq
 8009820:	091b      	lsreq	r3, r3, #4
 8009822:	3004      	addeq	r0, #4
 8009824:	0799      	lsls	r1, r3, #30
 8009826:	bf04      	itt	eq
 8009828:	089b      	lsreq	r3, r3, #2
 800982a:	3002      	addeq	r0, #2
 800982c:	07d9      	lsls	r1, r3, #31
 800982e:	d403      	bmi.n	8009838 <__lo0bits+0x4e>
 8009830:	085b      	lsrs	r3, r3, #1
 8009832:	f100 0001 	add.w	r0, r0, #1
 8009836:	d003      	beq.n	8009840 <__lo0bits+0x56>
 8009838:	6013      	str	r3, [r2, #0]
 800983a:	4770      	bx	lr
 800983c:	2000      	movs	r0, #0
 800983e:	4770      	bx	lr
 8009840:	2020      	movs	r0, #32
 8009842:	4770      	bx	lr

08009844 <__i2b>:
 8009844:	b510      	push	{r4, lr}
 8009846:	460c      	mov	r4, r1
 8009848:	2101      	movs	r1, #1
 800984a:	f7ff ff07 	bl	800965c <_Balloc>
 800984e:	4602      	mov	r2, r0
 8009850:	b928      	cbnz	r0, 800985e <__i2b+0x1a>
 8009852:	4b05      	ldr	r3, [pc, #20]	@ (8009868 <__i2b+0x24>)
 8009854:	4805      	ldr	r0, [pc, #20]	@ (800986c <__i2b+0x28>)
 8009856:	f240 1145 	movw	r1, #325	@ 0x145
 800985a:	f000 fc9f 	bl	800a19c <__assert_func>
 800985e:	2301      	movs	r3, #1
 8009860:	6144      	str	r4, [r0, #20]
 8009862:	6103      	str	r3, [r0, #16]
 8009864:	bd10      	pop	{r4, pc}
 8009866:	bf00      	nop
 8009868:	0800abe5 	.word	0x0800abe5
 800986c:	0800abf6 	.word	0x0800abf6

08009870 <__multiply>:
 8009870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009874:	4614      	mov	r4, r2
 8009876:	690a      	ldr	r2, [r1, #16]
 8009878:	6923      	ldr	r3, [r4, #16]
 800987a:	429a      	cmp	r2, r3
 800987c:	bfa8      	it	ge
 800987e:	4623      	movge	r3, r4
 8009880:	460f      	mov	r7, r1
 8009882:	bfa4      	itt	ge
 8009884:	460c      	movge	r4, r1
 8009886:	461f      	movge	r7, r3
 8009888:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800988c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009890:	68a3      	ldr	r3, [r4, #8]
 8009892:	6861      	ldr	r1, [r4, #4]
 8009894:	eb0a 0609 	add.w	r6, sl, r9
 8009898:	42b3      	cmp	r3, r6
 800989a:	b085      	sub	sp, #20
 800989c:	bfb8      	it	lt
 800989e:	3101      	addlt	r1, #1
 80098a0:	f7ff fedc 	bl	800965c <_Balloc>
 80098a4:	b930      	cbnz	r0, 80098b4 <__multiply+0x44>
 80098a6:	4602      	mov	r2, r0
 80098a8:	4b44      	ldr	r3, [pc, #272]	@ (80099bc <__multiply+0x14c>)
 80098aa:	4845      	ldr	r0, [pc, #276]	@ (80099c0 <__multiply+0x150>)
 80098ac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80098b0:	f000 fc74 	bl	800a19c <__assert_func>
 80098b4:	f100 0514 	add.w	r5, r0, #20
 80098b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80098bc:	462b      	mov	r3, r5
 80098be:	2200      	movs	r2, #0
 80098c0:	4543      	cmp	r3, r8
 80098c2:	d321      	bcc.n	8009908 <__multiply+0x98>
 80098c4:	f107 0114 	add.w	r1, r7, #20
 80098c8:	f104 0214 	add.w	r2, r4, #20
 80098cc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80098d0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80098d4:	9302      	str	r3, [sp, #8]
 80098d6:	1b13      	subs	r3, r2, r4
 80098d8:	3b15      	subs	r3, #21
 80098da:	f023 0303 	bic.w	r3, r3, #3
 80098de:	3304      	adds	r3, #4
 80098e0:	f104 0715 	add.w	r7, r4, #21
 80098e4:	42ba      	cmp	r2, r7
 80098e6:	bf38      	it	cc
 80098e8:	2304      	movcc	r3, #4
 80098ea:	9301      	str	r3, [sp, #4]
 80098ec:	9b02      	ldr	r3, [sp, #8]
 80098ee:	9103      	str	r1, [sp, #12]
 80098f0:	428b      	cmp	r3, r1
 80098f2:	d80c      	bhi.n	800990e <__multiply+0x9e>
 80098f4:	2e00      	cmp	r6, #0
 80098f6:	dd03      	ble.n	8009900 <__multiply+0x90>
 80098f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d05b      	beq.n	80099b8 <__multiply+0x148>
 8009900:	6106      	str	r6, [r0, #16]
 8009902:	b005      	add	sp, #20
 8009904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009908:	f843 2b04 	str.w	r2, [r3], #4
 800990c:	e7d8      	b.n	80098c0 <__multiply+0x50>
 800990e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009912:	f1ba 0f00 	cmp.w	sl, #0
 8009916:	d024      	beq.n	8009962 <__multiply+0xf2>
 8009918:	f104 0e14 	add.w	lr, r4, #20
 800991c:	46a9      	mov	r9, r5
 800991e:	f04f 0c00 	mov.w	ip, #0
 8009922:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009926:	f8d9 3000 	ldr.w	r3, [r9]
 800992a:	fa1f fb87 	uxth.w	fp, r7
 800992e:	b29b      	uxth	r3, r3
 8009930:	fb0a 330b 	mla	r3, sl, fp, r3
 8009934:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009938:	f8d9 7000 	ldr.w	r7, [r9]
 800993c:	4463      	add	r3, ip
 800993e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009942:	fb0a c70b 	mla	r7, sl, fp, ip
 8009946:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800994a:	b29b      	uxth	r3, r3
 800994c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009950:	4572      	cmp	r2, lr
 8009952:	f849 3b04 	str.w	r3, [r9], #4
 8009956:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800995a:	d8e2      	bhi.n	8009922 <__multiply+0xb2>
 800995c:	9b01      	ldr	r3, [sp, #4]
 800995e:	f845 c003 	str.w	ip, [r5, r3]
 8009962:	9b03      	ldr	r3, [sp, #12]
 8009964:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009968:	3104      	adds	r1, #4
 800996a:	f1b9 0f00 	cmp.w	r9, #0
 800996e:	d021      	beq.n	80099b4 <__multiply+0x144>
 8009970:	682b      	ldr	r3, [r5, #0]
 8009972:	f104 0c14 	add.w	ip, r4, #20
 8009976:	46ae      	mov	lr, r5
 8009978:	f04f 0a00 	mov.w	sl, #0
 800997c:	f8bc b000 	ldrh.w	fp, [ip]
 8009980:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009984:	fb09 770b 	mla	r7, r9, fp, r7
 8009988:	4457      	add	r7, sl
 800998a:	b29b      	uxth	r3, r3
 800998c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009990:	f84e 3b04 	str.w	r3, [lr], #4
 8009994:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009998:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800999c:	f8be 3000 	ldrh.w	r3, [lr]
 80099a0:	fb09 330a 	mla	r3, r9, sl, r3
 80099a4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80099a8:	4562      	cmp	r2, ip
 80099aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80099ae:	d8e5      	bhi.n	800997c <__multiply+0x10c>
 80099b0:	9f01      	ldr	r7, [sp, #4]
 80099b2:	51eb      	str	r3, [r5, r7]
 80099b4:	3504      	adds	r5, #4
 80099b6:	e799      	b.n	80098ec <__multiply+0x7c>
 80099b8:	3e01      	subs	r6, #1
 80099ba:	e79b      	b.n	80098f4 <__multiply+0x84>
 80099bc:	0800abe5 	.word	0x0800abe5
 80099c0:	0800abf6 	.word	0x0800abf6

080099c4 <__pow5mult>:
 80099c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099c8:	4615      	mov	r5, r2
 80099ca:	f012 0203 	ands.w	r2, r2, #3
 80099ce:	4607      	mov	r7, r0
 80099d0:	460e      	mov	r6, r1
 80099d2:	d007      	beq.n	80099e4 <__pow5mult+0x20>
 80099d4:	4c25      	ldr	r4, [pc, #148]	@ (8009a6c <__pow5mult+0xa8>)
 80099d6:	3a01      	subs	r2, #1
 80099d8:	2300      	movs	r3, #0
 80099da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80099de:	f7ff fe9f 	bl	8009720 <__multadd>
 80099e2:	4606      	mov	r6, r0
 80099e4:	10ad      	asrs	r5, r5, #2
 80099e6:	d03d      	beq.n	8009a64 <__pow5mult+0xa0>
 80099e8:	69fc      	ldr	r4, [r7, #28]
 80099ea:	b97c      	cbnz	r4, 8009a0c <__pow5mult+0x48>
 80099ec:	2010      	movs	r0, #16
 80099ee:	f7fe f815 	bl	8007a1c <malloc>
 80099f2:	4602      	mov	r2, r0
 80099f4:	61f8      	str	r0, [r7, #28]
 80099f6:	b928      	cbnz	r0, 8009a04 <__pow5mult+0x40>
 80099f8:	4b1d      	ldr	r3, [pc, #116]	@ (8009a70 <__pow5mult+0xac>)
 80099fa:	481e      	ldr	r0, [pc, #120]	@ (8009a74 <__pow5mult+0xb0>)
 80099fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009a00:	f000 fbcc 	bl	800a19c <__assert_func>
 8009a04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a08:	6004      	str	r4, [r0, #0]
 8009a0a:	60c4      	str	r4, [r0, #12]
 8009a0c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009a10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a14:	b94c      	cbnz	r4, 8009a2a <__pow5mult+0x66>
 8009a16:	f240 2171 	movw	r1, #625	@ 0x271
 8009a1a:	4638      	mov	r0, r7
 8009a1c:	f7ff ff12 	bl	8009844 <__i2b>
 8009a20:	2300      	movs	r3, #0
 8009a22:	f8c8 0008 	str.w	r0, [r8, #8]
 8009a26:	4604      	mov	r4, r0
 8009a28:	6003      	str	r3, [r0, #0]
 8009a2a:	f04f 0900 	mov.w	r9, #0
 8009a2e:	07eb      	lsls	r3, r5, #31
 8009a30:	d50a      	bpl.n	8009a48 <__pow5mult+0x84>
 8009a32:	4631      	mov	r1, r6
 8009a34:	4622      	mov	r2, r4
 8009a36:	4638      	mov	r0, r7
 8009a38:	f7ff ff1a 	bl	8009870 <__multiply>
 8009a3c:	4631      	mov	r1, r6
 8009a3e:	4680      	mov	r8, r0
 8009a40:	4638      	mov	r0, r7
 8009a42:	f7ff fe4b 	bl	80096dc <_Bfree>
 8009a46:	4646      	mov	r6, r8
 8009a48:	106d      	asrs	r5, r5, #1
 8009a4a:	d00b      	beq.n	8009a64 <__pow5mult+0xa0>
 8009a4c:	6820      	ldr	r0, [r4, #0]
 8009a4e:	b938      	cbnz	r0, 8009a60 <__pow5mult+0x9c>
 8009a50:	4622      	mov	r2, r4
 8009a52:	4621      	mov	r1, r4
 8009a54:	4638      	mov	r0, r7
 8009a56:	f7ff ff0b 	bl	8009870 <__multiply>
 8009a5a:	6020      	str	r0, [r4, #0]
 8009a5c:	f8c0 9000 	str.w	r9, [r0]
 8009a60:	4604      	mov	r4, r0
 8009a62:	e7e4      	b.n	8009a2e <__pow5mult+0x6a>
 8009a64:	4630      	mov	r0, r6
 8009a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a6a:	bf00      	nop
 8009a6c:	0800ac50 	.word	0x0800ac50
 8009a70:	0800ab76 	.word	0x0800ab76
 8009a74:	0800abf6 	.word	0x0800abf6

08009a78 <__lshift>:
 8009a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a7c:	460c      	mov	r4, r1
 8009a7e:	6849      	ldr	r1, [r1, #4]
 8009a80:	6923      	ldr	r3, [r4, #16]
 8009a82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a86:	68a3      	ldr	r3, [r4, #8]
 8009a88:	4607      	mov	r7, r0
 8009a8a:	4691      	mov	r9, r2
 8009a8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a90:	f108 0601 	add.w	r6, r8, #1
 8009a94:	42b3      	cmp	r3, r6
 8009a96:	db0b      	blt.n	8009ab0 <__lshift+0x38>
 8009a98:	4638      	mov	r0, r7
 8009a9a:	f7ff fddf 	bl	800965c <_Balloc>
 8009a9e:	4605      	mov	r5, r0
 8009aa0:	b948      	cbnz	r0, 8009ab6 <__lshift+0x3e>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	4b28      	ldr	r3, [pc, #160]	@ (8009b48 <__lshift+0xd0>)
 8009aa6:	4829      	ldr	r0, [pc, #164]	@ (8009b4c <__lshift+0xd4>)
 8009aa8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009aac:	f000 fb76 	bl	800a19c <__assert_func>
 8009ab0:	3101      	adds	r1, #1
 8009ab2:	005b      	lsls	r3, r3, #1
 8009ab4:	e7ee      	b.n	8009a94 <__lshift+0x1c>
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	f100 0114 	add.w	r1, r0, #20
 8009abc:	f100 0210 	add.w	r2, r0, #16
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	4553      	cmp	r3, sl
 8009ac4:	db33      	blt.n	8009b2e <__lshift+0xb6>
 8009ac6:	6920      	ldr	r0, [r4, #16]
 8009ac8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009acc:	f104 0314 	add.w	r3, r4, #20
 8009ad0:	f019 091f 	ands.w	r9, r9, #31
 8009ad4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ad8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009adc:	d02b      	beq.n	8009b36 <__lshift+0xbe>
 8009ade:	f1c9 0e20 	rsb	lr, r9, #32
 8009ae2:	468a      	mov	sl, r1
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	6818      	ldr	r0, [r3, #0]
 8009ae8:	fa00 f009 	lsl.w	r0, r0, r9
 8009aec:	4310      	orrs	r0, r2
 8009aee:	f84a 0b04 	str.w	r0, [sl], #4
 8009af2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009af6:	459c      	cmp	ip, r3
 8009af8:	fa22 f20e 	lsr.w	r2, r2, lr
 8009afc:	d8f3      	bhi.n	8009ae6 <__lshift+0x6e>
 8009afe:	ebac 0304 	sub.w	r3, ip, r4
 8009b02:	3b15      	subs	r3, #21
 8009b04:	f023 0303 	bic.w	r3, r3, #3
 8009b08:	3304      	adds	r3, #4
 8009b0a:	f104 0015 	add.w	r0, r4, #21
 8009b0e:	4584      	cmp	ip, r0
 8009b10:	bf38      	it	cc
 8009b12:	2304      	movcc	r3, #4
 8009b14:	50ca      	str	r2, [r1, r3]
 8009b16:	b10a      	cbz	r2, 8009b1c <__lshift+0xa4>
 8009b18:	f108 0602 	add.w	r6, r8, #2
 8009b1c:	3e01      	subs	r6, #1
 8009b1e:	4638      	mov	r0, r7
 8009b20:	612e      	str	r6, [r5, #16]
 8009b22:	4621      	mov	r1, r4
 8009b24:	f7ff fdda 	bl	80096dc <_Bfree>
 8009b28:	4628      	mov	r0, r5
 8009b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009b32:	3301      	adds	r3, #1
 8009b34:	e7c5      	b.n	8009ac2 <__lshift+0x4a>
 8009b36:	3904      	subs	r1, #4
 8009b38:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b3c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009b40:	459c      	cmp	ip, r3
 8009b42:	d8f9      	bhi.n	8009b38 <__lshift+0xc0>
 8009b44:	e7ea      	b.n	8009b1c <__lshift+0xa4>
 8009b46:	bf00      	nop
 8009b48:	0800abe5 	.word	0x0800abe5
 8009b4c:	0800abf6 	.word	0x0800abf6

08009b50 <__mcmp>:
 8009b50:	690a      	ldr	r2, [r1, #16]
 8009b52:	4603      	mov	r3, r0
 8009b54:	6900      	ldr	r0, [r0, #16]
 8009b56:	1a80      	subs	r0, r0, r2
 8009b58:	b530      	push	{r4, r5, lr}
 8009b5a:	d10e      	bne.n	8009b7a <__mcmp+0x2a>
 8009b5c:	3314      	adds	r3, #20
 8009b5e:	3114      	adds	r1, #20
 8009b60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009b64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009b68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009b6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009b70:	4295      	cmp	r5, r2
 8009b72:	d003      	beq.n	8009b7c <__mcmp+0x2c>
 8009b74:	d205      	bcs.n	8009b82 <__mcmp+0x32>
 8009b76:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7a:	bd30      	pop	{r4, r5, pc}
 8009b7c:	42a3      	cmp	r3, r4
 8009b7e:	d3f3      	bcc.n	8009b68 <__mcmp+0x18>
 8009b80:	e7fb      	b.n	8009b7a <__mcmp+0x2a>
 8009b82:	2001      	movs	r0, #1
 8009b84:	e7f9      	b.n	8009b7a <__mcmp+0x2a>
	...

08009b88 <__mdiff>:
 8009b88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b8c:	4689      	mov	r9, r1
 8009b8e:	4606      	mov	r6, r0
 8009b90:	4611      	mov	r1, r2
 8009b92:	4648      	mov	r0, r9
 8009b94:	4614      	mov	r4, r2
 8009b96:	f7ff ffdb 	bl	8009b50 <__mcmp>
 8009b9a:	1e05      	subs	r5, r0, #0
 8009b9c:	d112      	bne.n	8009bc4 <__mdiff+0x3c>
 8009b9e:	4629      	mov	r1, r5
 8009ba0:	4630      	mov	r0, r6
 8009ba2:	f7ff fd5b 	bl	800965c <_Balloc>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	b928      	cbnz	r0, 8009bb6 <__mdiff+0x2e>
 8009baa:	4b3f      	ldr	r3, [pc, #252]	@ (8009ca8 <__mdiff+0x120>)
 8009bac:	f240 2137 	movw	r1, #567	@ 0x237
 8009bb0:	483e      	ldr	r0, [pc, #248]	@ (8009cac <__mdiff+0x124>)
 8009bb2:	f000 faf3 	bl	800a19c <__assert_func>
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009bbc:	4610      	mov	r0, r2
 8009bbe:	b003      	add	sp, #12
 8009bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc4:	bfbc      	itt	lt
 8009bc6:	464b      	movlt	r3, r9
 8009bc8:	46a1      	movlt	r9, r4
 8009bca:	4630      	mov	r0, r6
 8009bcc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009bd0:	bfba      	itte	lt
 8009bd2:	461c      	movlt	r4, r3
 8009bd4:	2501      	movlt	r5, #1
 8009bd6:	2500      	movge	r5, #0
 8009bd8:	f7ff fd40 	bl	800965c <_Balloc>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	b918      	cbnz	r0, 8009be8 <__mdiff+0x60>
 8009be0:	4b31      	ldr	r3, [pc, #196]	@ (8009ca8 <__mdiff+0x120>)
 8009be2:	f240 2145 	movw	r1, #581	@ 0x245
 8009be6:	e7e3      	b.n	8009bb0 <__mdiff+0x28>
 8009be8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009bec:	6926      	ldr	r6, [r4, #16]
 8009bee:	60c5      	str	r5, [r0, #12]
 8009bf0:	f109 0310 	add.w	r3, r9, #16
 8009bf4:	f109 0514 	add.w	r5, r9, #20
 8009bf8:	f104 0e14 	add.w	lr, r4, #20
 8009bfc:	f100 0b14 	add.w	fp, r0, #20
 8009c00:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009c04:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009c08:	9301      	str	r3, [sp, #4]
 8009c0a:	46d9      	mov	r9, fp
 8009c0c:	f04f 0c00 	mov.w	ip, #0
 8009c10:	9b01      	ldr	r3, [sp, #4]
 8009c12:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009c16:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009c1a:	9301      	str	r3, [sp, #4]
 8009c1c:	fa1f f38a 	uxth.w	r3, sl
 8009c20:	4619      	mov	r1, r3
 8009c22:	b283      	uxth	r3, r0
 8009c24:	1acb      	subs	r3, r1, r3
 8009c26:	0c00      	lsrs	r0, r0, #16
 8009c28:	4463      	add	r3, ip
 8009c2a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009c2e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009c32:	b29b      	uxth	r3, r3
 8009c34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009c38:	4576      	cmp	r6, lr
 8009c3a:	f849 3b04 	str.w	r3, [r9], #4
 8009c3e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c42:	d8e5      	bhi.n	8009c10 <__mdiff+0x88>
 8009c44:	1b33      	subs	r3, r6, r4
 8009c46:	3b15      	subs	r3, #21
 8009c48:	f023 0303 	bic.w	r3, r3, #3
 8009c4c:	3415      	adds	r4, #21
 8009c4e:	3304      	adds	r3, #4
 8009c50:	42a6      	cmp	r6, r4
 8009c52:	bf38      	it	cc
 8009c54:	2304      	movcc	r3, #4
 8009c56:	441d      	add	r5, r3
 8009c58:	445b      	add	r3, fp
 8009c5a:	461e      	mov	r6, r3
 8009c5c:	462c      	mov	r4, r5
 8009c5e:	4544      	cmp	r4, r8
 8009c60:	d30e      	bcc.n	8009c80 <__mdiff+0xf8>
 8009c62:	f108 0103 	add.w	r1, r8, #3
 8009c66:	1b49      	subs	r1, r1, r5
 8009c68:	f021 0103 	bic.w	r1, r1, #3
 8009c6c:	3d03      	subs	r5, #3
 8009c6e:	45a8      	cmp	r8, r5
 8009c70:	bf38      	it	cc
 8009c72:	2100      	movcc	r1, #0
 8009c74:	440b      	add	r3, r1
 8009c76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c7a:	b191      	cbz	r1, 8009ca2 <__mdiff+0x11a>
 8009c7c:	6117      	str	r7, [r2, #16]
 8009c7e:	e79d      	b.n	8009bbc <__mdiff+0x34>
 8009c80:	f854 1b04 	ldr.w	r1, [r4], #4
 8009c84:	46e6      	mov	lr, ip
 8009c86:	0c08      	lsrs	r0, r1, #16
 8009c88:	fa1c fc81 	uxtah	ip, ip, r1
 8009c8c:	4471      	add	r1, lr
 8009c8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009c92:	b289      	uxth	r1, r1
 8009c94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009c98:	f846 1b04 	str.w	r1, [r6], #4
 8009c9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ca0:	e7dd      	b.n	8009c5e <__mdiff+0xd6>
 8009ca2:	3f01      	subs	r7, #1
 8009ca4:	e7e7      	b.n	8009c76 <__mdiff+0xee>
 8009ca6:	bf00      	nop
 8009ca8:	0800abe5 	.word	0x0800abe5
 8009cac:	0800abf6 	.word	0x0800abf6

08009cb0 <__d2b>:
 8009cb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009cb4:	460f      	mov	r7, r1
 8009cb6:	2101      	movs	r1, #1
 8009cb8:	ec59 8b10 	vmov	r8, r9, d0
 8009cbc:	4616      	mov	r6, r2
 8009cbe:	f7ff fccd 	bl	800965c <_Balloc>
 8009cc2:	4604      	mov	r4, r0
 8009cc4:	b930      	cbnz	r0, 8009cd4 <__d2b+0x24>
 8009cc6:	4602      	mov	r2, r0
 8009cc8:	4b23      	ldr	r3, [pc, #140]	@ (8009d58 <__d2b+0xa8>)
 8009cca:	4824      	ldr	r0, [pc, #144]	@ (8009d5c <__d2b+0xac>)
 8009ccc:	f240 310f 	movw	r1, #783	@ 0x30f
 8009cd0:	f000 fa64 	bl	800a19c <__assert_func>
 8009cd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009cd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009cdc:	b10d      	cbz	r5, 8009ce2 <__d2b+0x32>
 8009cde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ce2:	9301      	str	r3, [sp, #4]
 8009ce4:	f1b8 0300 	subs.w	r3, r8, #0
 8009ce8:	d023      	beq.n	8009d32 <__d2b+0x82>
 8009cea:	4668      	mov	r0, sp
 8009cec:	9300      	str	r3, [sp, #0]
 8009cee:	f7ff fd7c 	bl	80097ea <__lo0bits>
 8009cf2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009cf6:	b1d0      	cbz	r0, 8009d2e <__d2b+0x7e>
 8009cf8:	f1c0 0320 	rsb	r3, r0, #32
 8009cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8009d00:	430b      	orrs	r3, r1
 8009d02:	40c2      	lsrs	r2, r0
 8009d04:	6163      	str	r3, [r4, #20]
 8009d06:	9201      	str	r2, [sp, #4]
 8009d08:	9b01      	ldr	r3, [sp, #4]
 8009d0a:	61a3      	str	r3, [r4, #24]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	bf0c      	ite	eq
 8009d10:	2201      	moveq	r2, #1
 8009d12:	2202      	movne	r2, #2
 8009d14:	6122      	str	r2, [r4, #16]
 8009d16:	b1a5      	cbz	r5, 8009d42 <__d2b+0x92>
 8009d18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009d1c:	4405      	add	r5, r0
 8009d1e:	603d      	str	r5, [r7, #0]
 8009d20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009d24:	6030      	str	r0, [r6, #0]
 8009d26:	4620      	mov	r0, r4
 8009d28:	b003      	add	sp, #12
 8009d2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d2e:	6161      	str	r1, [r4, #20]
 8009d30:	e7ea      	b.n	8009d08 <__d2b+0x58>
 8009d32:	a801      	add	r0, sp, #4
 8009d34:	f7ff fd59 	bl	80097ea <__lo0bits>
 8009d38:	9b01      	ldr	r3, [sp, #4]
 8009d3a:	6163      	str	r3, [r4, #20]
 8009d3c:	3020      	adds	r0, #32
 8009d3e:	2201      	movs	r2, #1
 8009d40:	e7e8      	b.n	8009d14 <__d2b+0x64>
 8009d42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009d46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009d4a:	6038      	str	r0, [r7, #0]
 8009d4c:	6918      	ldr	r0, [r3, #16]
 8009d4e:	f7ff fd2d 	bl	80097ac <__hi0bits>
 8009d52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009d56:	e7e5      	b.n	8009d24 <__d2b+0x74>
 8009d58:	0800abe5 	.word	0x0800abe5
 8009d5c:	0800abf6 	.word	0x0800abf6

08009d60 <__ssputs_r>:
 8009d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d64:	688e      	ldr	r6, [r1, #8]
 8009d66:	461f      	mov	r7, r3
 8009d68:	42be      	cmp	r6, r7
 8009d6a:	680b      	ldr	r3, [r1, #0]
 8009d6c:	4682      	mov	sl, r0
 8009d6e:	460c      	mov	r4, r1
 8009d70:	4690      	mov	r8, r2
 8009d72:	d82d      	bhi.n	8009dd0 <__ssputs_r+0x70>
 8009d74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d7c:	d026      	beq.n	8009dcc <__ssputs_r+0x6c>
 8009d7e:	6965      	ldr	r5, [r4, #20]
 8009d80:	6909      	ldr	r1, [r1, #16]
 8009d82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d86:	eba3 0901 	sub.w	r9, r3, r1
 8009d8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d8e:	1c7b      	adds	r3, r7, #1
 8009d90:	444b      	add	r3, r9
 8009d92:	106d      	asrs	r5, r5, #1
 8009d94:	429d      	cmp	r5, r3
 8009d96:	bf38      	it	cc
 8009d98:	461d      	movcc	r5, r3
 8009d9a:	0553      	lsls	r3, r2, #21
 8009d9c:	d527      	bpl.n	8009dee <__ssputs_r+0x8e>
 8009d9e:	4629      	mov	r1, r5
 8009da0:	f7fd fe6e 	bl	8007a80 <_malloc_r>
 8009da4:	4606      	mov	r6, r0
 8009da6:	b360      	cbz	r0, 8009e02 <__ssputs_r+0xa2>
 8009da8:	6921      	ldr	r1, [r4, #16]
 8009daa:	464a      	mov	r2, r9
 8009dac:	f7fe fdaf 	bl	800890e <memcpy>
 8009db0:	89a3      	ldrh	r3, [r4, #12]
 8009db2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dba:	81a3      	strh	r3, [r4, #12]
 8009dbc:	6126      	str	r6, [r4, #16]
 8009dbe:	6165      	str	r5, [r4, #20]
 8009dc0:	444e      	add	r6, r9
 8009dc2:	eba5 0509 	sub.w	r5, r5, r9
 8009dc6:	6026      	str	r6, [r4, #0]
 8009dc8:	60a5      	str	r5, [r4, #8]
 8009dca:	463e      	mov	r6, r7
 8009dcc:	42be      	cmp	r6, r7
 8009dce:	d900      	bls.n	8009dd2 <__ssputs_r+0x72>
 8009dd0:	463e      	mov	r6, r7
 8009dd2:	6820      	ldr	r0, [r4, #0]
 8009dd4:	4632      	mov	r2, r6
 8009dd6:	4641      	mov	r1, r8
 8009dd8:	f000 f9c6 	bl	800a168 <memmove>
 8009ddc:	68a3      	ldr	r3, [r4, #8]
 8009dde:	1b9b      	subs	r3, r3, r6
 8009de0:	60a3      	str	r3, [r4, #8]
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	4433      	add	r3, r6
 8009de6:	6023      	str	r3, [r4, #0]
 8009de8:	2000      	movs	r0, #0
 8009dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dee:	462a      	mov	r2, r5
 8009df0:	f000 fa18 	bl	800a224 <_realloc_r>
 8009df4:	4606      	mov	r6, r0
 8009df6:	2800      	cmp	r0, #0
 8009df8:	d1e0      	bne.n	8009dbc <__ssputs_r+0x5c>
 8009dfa:	6921      	ldr	r1, [r4, #16]
 8009dfc:	4650      	mov	r0, sl
 8009dfe:	f7ff fbe3 	bl	80095c8 <_free_r>
 8009e02:	230c      	movs	r3, #12
 8009e04:	f8ca 3000 	str.w	r3, [sl]
 8009e08:	89a3      	ldrh	r3, [r4, #12]
 8009e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e0e:	81a3      	strh	r3, [r4, #12]
 8009e10:	f04f 30ff 	mov.w	r0, #4294967295
 8009e14:	e7e9      	b.n	8009dea <__ssputs_r+0x8a>
	...

08009e18 <_svfiprintf_r>:
 8009e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e1c:	4698      	mov	r8, r3
 8009e1e:	898b      	ldrh	r3, [r1, #12]
 8009e20:	061b      	lsls	r3, r3, #24
 8009e22:	b09d      	sub	sp, #116	@ 0x74
 8009e24:	4607      	mov	r7, r0
 8009e26:	460d      	mov	r5, r1
 8009e28:	4614      	mov	r4, r2
 8009e2a:	d510      	bpl.n	8009e4e <_svfiprintf_r+0x36>
 8009e2c:	690b      	ldr	r3, [r1, #16]
 8009e2e:	b973      	cbnz	r3, 8009e4e <_svfiprintf_r+0x36>
 8009e30:	2140      	movs	r1, #64	@ 0x40
 8009e32:	f7fd fe25 	bl	8007a80 <_malloc_r>
 8009e36:	6028      	str	r0, [r5, #0]
 8009e38:	6128      	str	r0, [r5, #16]
 8009e3a:	b930      	cbnz	r0, 8009e4a <_svfiprintf_r+0x32>
 8009e3c:	230c      	movs	r3, #12
 8009e3e:	603b      	str	r3, [r7, #0]
 8009e40:	f04f 30ff 	mov.w	r0, #4294967295
 8009e44:	b01d      	add	sp, #116	@ 0x74
 8009e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e4a:	2340      	movs	r3, #64	@ 0x40
 8009e4c:	616b      	str	r3, [r5, #20]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e52:	2320      	movs	r3, #32
 8009e54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e58:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e5c:	2330      	movs	r3, #48	@ 0x30
 8009e5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009ffc <_svfiprintf_r+0x1e4>
 8009e62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e66:	f04f 0901 	mov.w	r9, #1
 8009e6a:	4623      	mov	r3, r4
 8009e6c:	469a      	mov	sl, r3
 8009e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e72:	b10a      	cbz	r2, 8009e78 <_svfiprintf_r+0x60>
 8009e74:	2a25      	cmp	r2, #37	@ 0x25
 8009e76:	d1f9      	bne.n	8009e6c <_svfiprintf_r+0x54>
 8009e78:	ebba 0b04 	subs.w	fp, sl, r4
 8009e7c:	d00b      	beq.n	8009e96 <_svfiprintf_r+0x7e>
 8009e7e:	465b      	mov	r3, fp
 8009e80:	4622      	mov	r2, r4
 8009e82:	4629      	mov	r1, r5
 8009e84:	4638      	mov	r0, r7
 8009e86:	f7ff ff6b 	bl	8009d60 <__ssputs_r>
 8009e8a:	3001      	adds	r0, #1
 8009e8c:	f000 80a7 	beq.w	8009fde <_svfiprintf_r+0x1c6>
 8009e90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e92:	445a      	add	r2, fp
 8009e94:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e96:	f89a 3000 	ldrb.w	r3, [sl]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f000 809f 	beq.w	8009fde <_svfiprintf_r+0x1c6>
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8009ea6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009eaa:	f10a 0a01 	add.w	sl, sl, #1
 8009eae:	9304      	str	r3, [sp, #16]
 8009eb0:	9307      	str	r3, [sp, #28]
 8009eb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009eb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009eb8:	4654      	mov	r4, sl
 8009eba:	2205      	movs	r2, #5
 8009ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec0:	484e      	ldr	r0, [pc, #312]	@ (8009ffc <_svfiprintf_r+0x1e4>)
 8009ec2:	f7f6 f9b5 	bl	8000230 <memchr>
 8009ec6:	9a04      	ldr	r2, [sp, #16]
 8009ec8:	b9d8      	cbnz	r0, 8009f02 <_svfiprintf_r+0xea>
 8009eca:	06d0      	lsls	r0, r2, #27
 8009ecc:	bf44      	itt	mi
 8009ece:	2320      	movmi	r3, #32
 8009ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ed4:	0711      	lsls	r1, r2, #28
 8009ed6:	bf44      	itt	mi
 8009ed8:	232b      	movmi	r3, #43	@ 0x2b
 8009eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ede:	f89a 3000 	ldrb.w	r3, [sl]
 8009ee2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ee4:	d015      	beq.n	8009f12 <_svfiprintf_r+0xfa>
 8009ee6:	9a07      	ldr	r2, [sp, #28]
 8009ee8:	4654      	mov	r4, sl
 8009eea:	2000      	movs	r0, #0
 8009eec:	f04f 0c0a 	mov.w	ip, #10
 8009ef0:	4621      	mov	r1, r4
 8009ef2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ef6:	3b30      	subs	r3, #48	@ 0x30
 8009ef8:	2b09      	cmp	r3, #9
 8009efa:	d94b      	bls.n	8009f94 <_svfiprintf_r+0x17c>
 8009efc:	b1b0      	cbz	r0, 8009f2c <_svfiprintf_r+0x114>
 8009efe:	9207      	str	r2, [sp, #28]
 8009f00:	e014      	b.n	8009f2c <_svfiprintf_r+0x114>
 8009f02:	eba0 0308 	sub.w	r3, r0, r8
 8009f06:	fa09 f303 	lsl.w	r3, r9, r3
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	9304      	str	r3, [sp, #16]
 8009f0e:	46a2      	mov	sl, r4
 8009f10:	e7d2      	b.n	8009eb8 <_svfiprintf_r+0xa0>
 8009f12:	9b03      	ldr	r3, [sp, #12]
 8009f14:	1d19      	adds	r1, r3, #4
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	9103      	str	r1, [sp, #12]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	bfbb      	ittet	lt
 8009f1e:	425b      	neglt	r3, r3
 8009f20:	f042 0202 	orrlt.w	r2, r2, #2
 8009f24:	9307      	strge	r3, [sp, #28]
 8009f26:	9307      	strlt	r3, [sp, #28]
 8009f28:	bfb8      	it	lt
 8009f2a:	9204      	strlt	r2, [sp, #16]
 8009f2c:	7823      	ldrb	r3, [r4, #0]
 8009f2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f30:	d10a      	bne.n	8009f48 <_svfiprintf_r+0x130>
 8009f32:	7863      	ldrb	r3, [r4, #1]
 8009f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f36:	d132      	bne.n	8009f9e <_svfiprintf_r+0x186>
 8009f38:	9b03      	ldr	r3, [sp, #12]
 8009f3a:	1d1a      	adds	r2, r3, #4
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	9203      	str	r2, [sp, #12]
 8009f40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f44:	3402      	adds	r4, #2
 8009f46:	9305      	str	r3, [sp, #20]
 8009f48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a00c <_svfiprintf_r+0x1f4>
 8009f4c:	7821      	ldrb	r1, [r4, #0]
 8009f4e:	2203      	movs	r2, #3
 8009f50:	4650      	mov	r0, sl
 8009f52:	f7f6 f96d 	bl	8000230 <memchr>
 8009f56:	b138      	cbz	r0, 8009f68 <_svfiprintf_r+0x150>
 8009f58:	9b04      	ldr	r3, [sp, #16]
 8009f5a:	eba0 000a 	sub.w	r0, r0, sl
 8009f5e:	2240      	movs	r2, #64	@ 0x40
 8009f60:	4082      	lsls	r2, r0
 8009f62:	4313      	orrs	r3, r2
 8009f64:	3401      	adds	r4, #1
 8009f66:	9304      	str	r3, [sp, #16]
 8009f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f6c:	4824      	ldr	r0, [pc, #144]	@ (800a000 <_svfiprintf_r+0x1e8>)
 8009f6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f72:	2206      	movs	r2, #6
 8009f74:	f7f6 f95c 	bl	8000230 <memchr>
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	d036      	beq.n	8009fea <_svfiprintf_r+0x1d2>
 8009f7c:	4b21      	ldr	r3, [pc, #132]	@ (800a004 <_svfiprintf_r+0x1ec>)
 8009f7e:	bb1b      	cbnz	r3, 8009fc8 <_svfiprintf_r+0x1b0>
 8009f80:	9b03      	ldr	r3, [sp, #12]
 8009f82:	3307      	adds	r3, #7
 8009f84:	f023 0307 	bic.w	r3, r3, #7
 8009f88:	3308      	adds	r3, #8
 8009f8a:	9303      	str	r3, [sp, #12]
 8009f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f8e:	4433      	add	r3, r6
 8009f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f92:	e76a      	b.n	8009e6a <_svfiprintf_r+0x52>
 8009f94:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f98:	460c      	mov	r4, r1
 8009f9a:	2001      	movs	r0, #1
 8009f9c:	e7a8      	b.n	8009ef0 <_svfiprintf_r+0xd8>
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	3401      	adds	r4, #1
 8009fa2:	9305      	str	r3, [sp, #20]
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	f04f 0c0a 	mov.w	ip, #10
 8009faa:	4620      	mov	r0, r4
 8009fac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fb0:	3a30      	subs	r2, #48	@ 0x30
 8009fb2:	2a09      	cmp	r2, #9
 8009fb4:	d903      	bls.n	8009fbe <_svfiprintf_r+0x1a6>
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d0c6      	beq.n	8009f48 <_svfiprintf_r+0x130>
 8009fba:	9105      	str	r1, [sp, #20]
 8009fbc:	e7c4      	b.n	8009f48 <_svfiprintf_r+0x130>
 8009fbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e7f0      	b.n	8009faa <_svfiprintf_r+0x192>
 8009fc8:	ab03      	add	r3, sp, #12
 8009fca:	9300      	str	r3, [sp, #0]
 8009fcc:	462a      	mov	r2, r5
 8009fce:	4b0e      	ldr	r3, [pc, #56]	@ (800a008 <_svfiprintf_r+0x1f0>)
 8009fd0:	a904      	add	r1, sp, #16
 8009fd2:	4638      	mov	r0, r7
 8009fd4:	f7fd fef8 	bl	8007dc8 <_printf_float>
 8009fd8:	1c42      	adds	r2, r0, #1
 8009fda:	4606      	mov	r6, r0
 8009fdc:	d1d6      	bne.n	8009f8c <_svfiprintf_r+0x174>
 8009fde:	89ab      	ldrh	r3, [r5, #12]
 8009fe0:	065b      	lsls	r3, r3, #25
 8009fe2:	f53f af2d 	bmi.w	8009e40 <_svfiprintf_r+0x28>
 8009fe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fe8:	e72c      	b.n	8009e44 <_svfiprintf_r+0x2c>
 8009fea:	ab03      	add	r3, sp, #12
 8009fec:	9300      	str	r3, [sp, #0]
 8009fee:	462a      	mov	r2, r5
 8009ff0:	4b05      	ldr	r3, [pc, #20]	@ (800a008 <_svfiprintf_r+0x1f0>)
 8009ff2:	a904      	add	r1, sp, #16
 8009ff4:	4638      	mov	r0, r7
 8009ff6:	f7fe f97f 	bl	80082f8 <_printf_i>
 8009ffa:	e7ed      	b.n	8009fd8 <_svfiprintf_r+0x1c0>
 8009ffc:	0800ad50 	.word	0x0800ad50
 800a000:	0800ad5a 	.word	0x0800ad5a
 800a004:	08007dc9 	.word	0x08007dc9
 800a008:	08009d61 	.word	0x08009d61
 800a00c:	0800ad56 	.word	0x0800ad56

0800a010 <__sflush_r>:
 800a010:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a018:	0716      	lsls	r6, r2, #28
 800a01a:	4605      	mov	r5, r0
 800a01c:	460c      	mov	r4, r1
 800a01e:	d454      	bmi.n	800a0ca <__sflush_r+0xba>
 800a020:	684b      	ldr	r3, [r1, #4]
 800a022:	2b00      	cmp	r3, #0
 800a024:	dc02      	bgt.n	800a02c <__sflush_r+0x1c>
 800a026:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a028:	2b00      	cmp	r3, #0
 800a02a:	dd48      	ble.n	800a0be <__sflush_r+0xae>
 800a02c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a02e:	2e00      	cmp	r6, #0
 800a030:	d045      	beq.n	800a0be <__sflush_r+0xae>
 800a032:	2300      	movs	r3, #0
 800a034:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a038:	682f      	ldr	r7, [r5, #0]
 800a03a:	6a21      	ldr	r1, [r4, #32]
 800a03c:	602b      	str	r3, [r5, #0]
 800a03e:	d030      	beq.n	800a0a2 <__sflush_r+0x92>
 800a040:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	0759      	lsls	r1, r3, #29
 800a046:	d505      	bpl.n	800a054 <__sflush_r+0x44>
 800a048:	6863      	ldr	r3, [r4, #4]
 800a04a:	1ad2      	subs	r2, r2, r3
 800a04c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a04e:	b10b      	cbz	r3, 800a054 <__sflush_r+0x44>
 800a050:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a052:	1ad2      	subs	r2, r2, r3
 800a054:	2300      	movs	r3, #0
 800a056:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a058:	6a21      	ldr	r1, [r4, #32]
 800a05a:	4628      	mov	r0, r5
 800a05c:	47b0      	blx	r6
 800a05e:	1c43      	adds	r3, r0, #1
 800a060:	89a3      	ldrh	r3, [r4, #12]
 800a062:	d106      	bne.n	800a072 <__sflush_r+0x62>
 800a064:	6829      	ldr	r1, [r5, #0]
 800a066:	291d      	cmp	r1, #29
 800a068:	d82b      	bhi.n	800a0c2 <__sflush_r+0xb2>
 800a06a:	4a2a      	ldr	r2, [pc, #168]	@ (800a114 <__sflush_r+0x104>)
 800a06c:	410a      	asrs	r2, r1
 800a06e:	07d6      	lsls	r6, r2, #31
 800a070:	d427      	bmi.n	800a0c2 <__sflush_r+0xb2>
 800a072:	2200      	movs	r2, #0
 800a074:	6062      	str	r2, [r4, #4]
 800a076:	04d9      	lsls	r1, r3, #19
 800a078:	6922      	ldr	r2, [r4, #16]
 800a07a:	6022      	str	r2, [r4, #0]
 800a07c:	d504      	bpl.n	800a088 <__sflush_r+0x78>
 800a07e:	1c42      	adds	r2, r0, #1
 800a080:	d101      	bne.n	800a086 <__sflush_r+0x76>
 800a082:	682b      	ldr	r3, [r5, #0]
 800a084:	b903      	cbnz	r3, 800a088 <__sflush_r+0x78>
 800a086:	6560      	str	r0, [r4, #84]	@ 0x54
 800a088:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a08a:	602f      	str	r7, [r5, #0]
 800a08c:	b1b9      	cbz	r1, 800a0be <__sflush_r+0xae>
 800a08e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a092:	4299      	cmp	r1, r3
 800a094:	d002      	beq.n	800a09c <__sflush_r+0x8c>
 800a096:	4628      	mov	r0, r5
 800a098:	f7ff fa96 	bl	80095c8 <_free_r>
 800a09c:	2300      	movs	r3, #0
 800a09e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0a0:	e00d      	b.n	800a0be <__sflush_r+0xae>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	47b0      	blx	r6
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	1c50      	adds	r0, r2, #1
 800a0ac:	d1c9      	bne.n	800a042 <__sflush_r+0x32>
 800a0ae:	682b      	ldr	r3, [r5, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d0c6      	beq.n	800a042 <__sflush_r+0x32>
 800a0b4:	2b1d      	cmp	r3, #29
 800a0b6:	d001      	beq.n	800a0bc <__sflush_r+0xac>
 800a0b8:	2b16      	cmp	r3, #22
 800a0ba:	d11e      	bne.n	800a0fa <__sflush_r+0xea>
 800a0bc:	602f      	str	r7, [r5, #0]
 800a0be:	2000      	movs	r0, #0
 800a0c0:	e022      	b.n	800a108 <__sflush_r+0xf8>
 800a0c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0c6:	b21b      	sxth	r3, r3
 800a0c8:	e01b      	b.n	800a102 <__sflush_r+0xf2>
 800a0ca:	690f      	ldr	r7, [r1, #16]
 800a0cc:	2f00      	cmp	r7, #0
 800a0ce:	d0f6      	beq.n	800a0be <__sflush_r+0xae>
 800a0d0:	0793      	lsls	r3, r2, #30
 800a0d2:	680e      	ldr	r6, [r1, #0]
 800a0d4:	bf08      	it	eq
 800a0d6:	694b      	ldreq	r3, [r1, #20]
 800a0d8:	600f      	str	r7, [r1, #0]
 800a0da:	bf18      	it	ne
 800a0dc:	2300      	movne	r3, #0
 800a0de:	eba6 0807 	sub.w	r8, r6, r7
 800a0e2:	608b      	str	r3, [r1, #8]
 800a0e4:	f1b8 0f00 	cmp.w	r8, #0
 800a0e8:	dde9      	ble.n	800a0be <__sflush_r+0xae>
 800a0ea:	6a21      	ldr	r1, [r4, #32]
 800a0ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a0ee:	4643      	mov	r3, r8
 800a0f0:	463a      	mov	r2, r7
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	47b0      	blx	r6
 800a0f6:	2800      	cmp	r0, #0
 800a0f8:	dc08      	bgt.n	800a10c <__sflush_r+0xfc>
 800a0fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a102:	81a3      	strh	r3, [r4, #12]
 800a104:	f04f 30ff 	mov.w	r0, #4294967295
 800a108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a10c:	4407      	add	r7, r0
 800a10e:	eba8 0800 	sub.w	r8, r8, r0
 800a112:	e7e7      	b.n	800a0e4 <__sflush_r+0xd4>
 800a114:	dfbffffe 	.word	0xdfbffffe

0800a118 <_fflush_r>:
 800a118:	b538      	push	{r3, r4, r5, lr}
 800a11a:	690b      	ldr	r3, [r1, #16]
 800a11c:	4605      	mov	r5, r0
 800a11e:	460c      	mov	r4, r1
 800a120:	b913      	cbnz	r3, 800a128 <_fflush_r+0x10>
 800a122:	2500      	movs	r5, #0
 800a124:	4628      	mov	r0, r5
 800a126:	bd38      	pop	{r3, r4, r5, pc}
 800a128:	b118      	cbz	r0, 800a132 <_fflush_r+0x1a>
 800a12a:	6a03      	ldr	r3, [r0, #32]
 800a12c:	b90b      	cbnz	r3, 800a132 <_fflush_r+0x1a>
 800a12e:	f7fe fa8f 	bl	8008650 <__sinit>
 800a132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d0f3      	beq.n	800a122 <_fflush_r+0xa>
 800a13a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a13c:	07d0      	lsls	r0, r2, #31
 800a13e:	d404      	bmi.n	800a14a <_fflush_r+0x32>
 800a140:	0599      	lsls	r1, r3, #22
 800a142:	d402      	bmi.n	800a14a <_fflush_r+0x32>
 800a144:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a146:	f7fe fbe0 	bl	800890a <__retarget_lock_acquire_recursive>
 800a14a:	4628      	mov	r0, r5
 800a14c:	4621      	mov	r1, r4
 800a14e:	f7ff ff5f 	bl	800a010 <__sflush_r>
 800a152:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a154:	07da      	lsls	r2, r3, #31
 800a156:	4605      	mov	r5, r0
 800a158:	d4e4      	bmi.n	800a124 <_fflush_r+0xc>
 800a15a:	89a3      	ldrh	r3, [r4, #12]
 800a15c:	059b      	lsls	r3, r3, #22
 800a15e:	d4e1      	bmi.n	800a124 <_fflush_r+0xc>
 800a160:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a162:	f7fe fbd3 	bl	800890c <__retarget_lock_release_recursive>
 800a166:	e7dd      	b.n	800a124 <_fflush_r+0xc>

0800a168 <memmove>:
 800a168:	4288      	cmp	r0, r1
 800a16a:	b510      	push	{r4, lr}
 800a16c:	eb01 0402 	add.w	r4, r1, r2
 800a170:	d902      	bls.n	800a178 <memmove+0x10>
 800a172:	4284      	cmp	r4, r0
 800a174:	4623      	mov	r3, r4
 800a176:	d807      	bhi.n	800a188 <memmove+0x20>
 800a178:	1e43      	subs	r3, r0, #1
 800a17a:	42a1      	cmp	r1, r4
 800a17c:	d008      	beq.n	800a190 <memmove+0x28>
 800a17e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a182:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a186:	e7f8      	b.n	800a17a <memmove+0x12>
 800a188:	4402      	add	r2, r0
 800a18a:	4601      	mov	r1, r0
 800a18c:	428a      	cmp	r2, r1
 800a18e:	d100      	bne.n	800a192 <memmove+0x2a>
 800a190:	bd10      	pop	{r4, pc}
 800a192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a19a:	e7f7      	b.n	800a18c <memmove+0x24>

0800a19c <__assert_func>:
 800a19c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a19e:	4614      	mov	r4, r2
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	4b09      	ldr	r3, [pc, #36]	@ (800a1c8 <__assert_func+0x2c>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4605      	mov	r5, r0
 800a1a8:	68d8      	ldr	r0, [r3, #12]
 800a1aa:	b954      	cbnz	r4, 800a1c2 <__assert_func+0x26>
 800a1ac:	4b07      	ldr	r3, [pc, #28]	@ (800a1cc <__assert_func+0x30>)
 800a1ae:	461c      	mov	r4, r3
 800a1b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a1b4:	9100      	str	r1, [sp, #0]
 800a1b6:	462b      	mov	r3, r5
 800a1b8:	4905      	ldr	r1, [pc, #20]	@ (800a1d0 <__assert_func+0x34>)
 800a1ba:	f000 f86f 	bl	800a29c <fiprintf>
 800a1be:	f000 f87f 	bl	800a2c0 <abort>
 800a1c2:	4b04      	ldr	r3, [pc, #16]	@ (800a1d4 <__assert_func+0x38>)
 800a1c4:	e7f4      	b.n	800a1b0 <__assert_func+0x14>
 800a1c6:	bf00      	nop
 800a1c8:	200002b4 	.word	0x200002b4
 800a1cc:	0800ada6 	.word	0x0800ada6
 800a1d0:	0800ad78 	.word	0x0800ad78
 800a1d4:	0800ad6b 	.word	0x0800ad6b

0800a1d8 <_calloc_r>:
 800a1d8:	b570      	push	{r4, r5, r6, lr}
 800a1da:	fba1 5402 	umull	r5, r4, r1, r2
 800a1de:	b93c      	cbnz	r4, 800a1f0 <_calloc_r+0x18>
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	f7fd fc4d 	bl	8007a80 <_malloc_r>
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	b928      	cbnz	r0, 800a1f6 <_calloc_r+0x1e>
 800a1ea:	2600      	movs	r6, #0
 800a1ec:	4630      	mov	r0, r6
 800a1ee:	bd70      	pop	{r4, r5, r6, pc}
 800a1f0:	220c      	movs	r2, #12
 800a1f2:	6002      	str	r2, [r0, #0]
 800a1f4:	e7f9      	b.n	800a1ea <_calloc_r+0x12>
 800a1f6:	462a      	mov	r2, r5
 800a1f8:	4621      	mov	r1, r4
 800a1fa:	f7fe fac2 	bl	8008782 <memset>
 800a1fe:	e7f5      	b.n	800a1ec <_calloc_r+0x14>

0800a200 <__ascii_mbtowc>:
 800a200:	b082      	sub	sp, #8
 800a202:	b901      	cbnz	r1, 800a206 <__ascii_mbtowc+0x6>
 800a204:	a901      	add	r1, sp, #4
 800a206:	b142      	cbz	r2, 800a21a <__ascii_mbtowc+0x1a>
 800a208:	b14b      	cbz	r3, 800a21e <__ascii_mbtowc+0x1e>
 800a20a:	7813      	ldrb	r3, [r2, #0]
 800a20c:	600b      	str	r3, [r1, #0]
 800a20e:	7812      	ldrb	r2, [r2, #0]
 800a210:	1e10      	subs	r0, r2, #0
 800a212:	bf18      	it	ne
 800a214:	2001      	movne	r0, #1
 800a216:	b002      	add	sp, #8
 800a218:	4770      	bx	lr
 800a21a:	4610      	mov	r0, r2
 800a21c:	e7fb      	b.n	800a216 <__ascii_mbtowc+0x16>
 800a21e:	f06f 0001 	mvn.w	r0, #1
 800a222:	e7f8      	b.n	800a216 <__ascii_mbtowc+0x16>

0800a224 <_realloc_r>:
 800a224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a228:	4680      	mov	r8, r0
 800a22a:	4615      	mov	r5, r2
 800a22c:	460c      	mov	r4, r1
 800a22e:	b921      	cbnz	r1, 800a23a <_realloc_r+0x16>
 800a230:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a234:	4611      	mov	r1, r2
 800a236:	f7fd bc23 	b.w	8007a80 <_malloc_r>
 800a23a:	b92a      	cbnz	r2, 800a248 <_realloc_r+0x24>
 800a23c:	f7ff f9c4 	bl	80095c8 <_free_r>
 800a240:	2400      	movs	r4, #0
 800a242:	4620      	mov	r0, r4
 800a244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a248:	f000 f841 	bl	800a2ce <_malloc_usable_size_r>
 800a24c:	4285      	cmp	r5, r0
 800a24e:	4606      	mov	r6, r0
 800a250:	d802      	bhi.n	800a258 <_realloc_r+0x34>
 800a252:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a256:	d8f4      	bhi.n	800a242 <_realloc_r+0x1e>
 800a258:	4629      	mov	r1, r5
 800a25a:	4640      	mov	r0, r8
 800a25c:	f7fd fc10 	bl	8007a80 <_malloc_r>
 800a260:	4607      	mov	r7, r0
 800a262:	2800      	cmp	r0, #0
 800a264:	d0ec      	beq.n	800a240 <_realloc_r+0x1c>
 800a266:	42b5      	cmp	r5, r6
 800a268:	462a      	mov	r2, r5
 800a26a:	4621      	mov	r1, r4
 800a26c:	bf28      	it	cs
 800a26e:	4632      	movcs	r2, r6
 800a270:	f7fe fb4d 	bl	800890e <memcpy>
 800a274:	4621      	mov	r1, r4
 800a276:	4640      	mov	r0, r8
 800a278:	f7ff f9a6 	bl	80095c8 <_free_r>
 800a27c:	463c      	mov	r4, r7
 800a27e:	e7e0      	b.n	800a242 <_realloc_r+0x1e>

0800a280 <__ascii_wctomb>:
 800a280:	4603      	mov	r3, r0
 800a282:	4608      	mov	r0, r1
 800a284:	b141      	cbz	r1, 800a298 <__ascii_wctomb+0x18>
 800a286:	2aff      	cmp	r2, #255	@ 0xff
 800a288:	d904      	bls.n	800a294 <__ascii_wctomb+0x14>
 800a28a:	228a      	movs	r2, #138	@ 0x8a
 800a28c:	601a      	str	r2, [r3, #0]
 800a28e:	f04f 30ff 	mov.w	r0, #4294967295
 800a292:	4770      	bx	lr
 800a294:	700a      	strb	r2, [r1, #0]
 800a296:	2001      	movs	r0, #1
 800a298:	4770      	bx	lr
	...

0800a29c <fiprintf>:
 800a29c:	b40e      	push	{r1, r2, r3}
 800a29e:	b503      	push	{r0, r1, lr}
 800a2a0:	4601      	mov	r1, r0
 800a2a2:	ab03      	add	r3, sp, #12
 800a2a4:	4805      	ldr	r0, [pc, #20]	@ (800a2bc <fiprintf+0x20>)
 800a2a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2aa:	6800      	ldr	r0, [r0, #0]
 800a2ac:	9301      	str	r3, [sp, #4]
 800a2ae:	f000 f83f 	bl	800a330 <_vfiprintf_r>
 800a2b2:	b002      	add	sp, #8
 800a2b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2b8:	b003      	add	sp, #12
 800a2ba:	4770      	bx	lr
 800a2bc:	200002b4 	.word	0x200002b4

0800a2c0 <abort>:
 800a2c0:	b508      	push	{r3, lr}
 800a2c2:	2006      	movs	r0, #6
 800a2c4:	f000 fa08 	bl	800a6d8 <raise>
 800a2c8:	2001      	movs	r0, #1
 800a2ca:	f7f8 ff2f 	bl	800312c <_exit>

0800a2ce <_malloc_usable_size_r>:
 800a2ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2d2:	1f18      	subs	r0, r3, #4
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	bfbc      	itt	lt
 800a2d8:	580b      	ldrlt	r3, [r1, r0]
 800a2da:	18c0      	addlt	r0, r0, r3
 800a2dc:	4770      	bx	lr

0800a2de <__sfputc_r>:
 800a2de:	6893      	ldr	r3, [r2, #8]
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	b410      	push	{r4}
 800a2e6:	6093      	str	r3, [r2, #8]
 800a2e8:	da08      	bge.n	800a2fc <__sfputc_r+0x1e>
 800a2ea:	6994      	ldr	r4, [r2, #24]
 800a2ec:	42a3      	cmp	r3, r4
 800a2ee:	db01      	blt.n	800a2f4 <__sfputc_r+0x16>
 800a2f0:	290a      	cmp	r1, #10
 800a2f2:	d103      	bne.n	800a2fc <__sfputc_r+0x1e>
 800a2f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2f8:	f000 b932 	b.w	800a560 <__swbuf_r>
 800a2fc:	6813      	ldr	r3, [r2, #0]
 800a2fe:	1c58      	adds	r0, r3, #1
 800a300:	6010      	str	r0, [r2, #0]
 800a302:	7019      	strb	r1, [r3, #0]
 800a304:	4608      	mov	r0, r1
 800a306:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a30a:	4770      	bx	lr

0800a30c <__sfputs_r>:
 800a30c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a30e:	4606      	mov	r6, r0
 800a310:	460f      	mov	r7, r1
 800a312:	4614      	mov	r4, r2
 800a314:	18d5      	adds	r5, r2, r3
 800a316:	42ac      	cmp	r4, r5
 800a318:	d101      	bne.n	800a31e <__sfputs_r+0x12>
 800a31a:	2000      	movs	r0, #0
 800a31c:	e007      	b.n	800a32e <__sfputs_r+0x22>
 800a31e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a322:	463a      	mov	r2, r7
 800a324:	4630      	mov	r0, r6
 800a326:	f7ff ffda 	bl	800a2de <__sfputc_r>
 800a32a:	1c43      	adds	r3, r0, #1
 800a32c:	d1f3      	bne.n	800a316 <__sfputs_r+0xa>
 800a32e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a330 <_vfiprintf_r>:
 800a330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a334:	460d      	mov	r5, r1
 800a336:	b09d      	sub	sp, #116	@ 0x74
 800a338:	4614      	mov	r4, r2
 800a33a:	4698      	mov	r8, r3
 800a33c:	4606      	mov	r6, r0
 800a33e:	b118      	cbz	r0, 800a348 <_vfiprintf_r+0x18>
 800a340:	6a03      	ldr	r3, [r0, #32]
 800a342:	b90b      	cbnz	r3, 800a348 <_vfiprintf_r+0x18>
 800a344:	f7fe f984 	bl	8008650 <__sinit>
 800a348:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a34a:	07d9      	lsls	r1, r3, #31
 800a34c:	d405      	bmi.n	800a35a <_vfiprintf_r+0x2a>
 800a34e:	89ab      	ldrh	r3, [r5, #12]
 800a350:	059a      	lsls	r2, r3, #22
 800a352:	d402      	bmi.n	800a35a <_vfiprintf_r+0x2a>
 800a354:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a356:	f7fe fad8 	bl	800890a <__retarget_lock_acquire_recursive>
 800a35a:	89ab      	ldrh	r3, [r5, #12]
 800a35c:	071b      	lsls	r3, r3, #28
 800a35e:	d501      	bpl.n	800a364 <_vfiprintf_r+0x34>
 800a360:	692b      	ldr	r3, [r5, #16]
 800a362:	b99b      	cbnz	r3, 800a38c <_vfiprintf_r+0x5c>
 800a364:	4629      	mov	r1, r5
 800a366:	4630      	mov	r0, r6
 800a368:	f000 f938 	bl	800a5dc <__swsetup_r>
 800a36c:	b170      	cbz	r0, 800a38c <_vfiprintf_r+0x5c>
 800a36e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a370:	07dc      	lsls	r4, r3, #31
 800a372:	d504      	bpl.n	800a37e <_vfiprintf_r+0x4e>
 800a374:	f04f 30ff 	mov.w	r0, #4294967295
 800a378:	b01d      	add	sp, #116	@ 0x74
 800a37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a37e:	89ab      	ldrh	r3, [r5, #12]
 800a380:	0598      	lsls	r0, r3, #22
 800a382:	d4f7      	bmi.n	800a374 <_vfiprintf_r+0x44>
 800a384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a386:	f7fe fac1 	bl	800890c <__retarget_lock_release_recursive>
 800a38a:	e7f3      	b.n	800a374 <_vfiprintf_r+0x44>
 800a38c:	2300      	movs	r3, #0
 800a38e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a390:	2320      	movs	r3, #32
 800a392:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a396:	f8cd 800c 	str.w	r8, [sp, #12]
 800a39a:	2330      	movs	r3, #48	@ 0x30
 800a39c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a54c <_vfiprintf_r+0x21c>
 800a3a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3a4:	f04f 0901 	mov.w	r9, #1
 800a3a8:	4623      	mov	r3, r4
 800a3aa:	469a      	mov	sl, r3
 800a3ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3b0:	b10a      	cbz	r2, 800a3b6 <_vfiprintf_r+0x86>
 800a3b2:	2a25      	cmp	r2, #37	@ 0x25
 800a3b4:	d1f9      	bne.n	800a3aa <_vfiprintf_r+0x7a>
 800a3b6:	ebba 0b04 	subs.w	fp, sl, r4
 800a3ba:	d00b      	beq.n	800a3d4 <_vfiprintf_r+0xa4>
 800a3bc:	465b      	mov	r3, fp
 800a3be:	4622      	mov	r2, r4
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	f7ff ffa2 	bl	800a30c <__sfputs_r>
 800a3c8:	3001      	adds	r0, #1
 800a3ca:	f000 80a7 	beq.w	800a51c <_vfiprintf_r+0x1ec>
 800a3ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3d0:	445a      	add	r2, fp
 800a3d2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	f000 809f 	beq.w	800a51c <_vfiprintf_r+0x1ec>
 800a3de:	2300      	movs	r3, #0
 800a3e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3e8:	f10a 0a01 	add.w	sl, sl, #1
 800a3ec:	9304      	str	r3, [sp, #16]
 800a3ee:	9307      	str	r3, [sp, #28]
 800a3f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3f4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3f6:	4654      	mov	r4, sl
 800a3f8:	2205      	movs	r2, #5
 800a3fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3fe:	4853      	ldr	r0, [pc, #332]	@ (800a54c <_vfiprintf_r+0x21c>)
 800a400:	f7f5 ff16 	bl	8000230 <memchr>
 800a404:	9a04      	ldr	r2, [sp, #16]
 800a406:	b9d8      	cbnz	r0, 800a440 <_vfiprintf_r+0x110>
 800a408:	06d1      	lsls	r1, r2, #27
 800a40a:	bf44      	itt	mi
 800a40c:	2320      	movmi	r3, #32
 800a40e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a412:	0713      	lsls	r3, r2, #28
 800a414:	bf44      	itt	mi
 800a416:	232b      	movmi	r3, #43	@ 0x2b
 800a418:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a41c:	f89a 3000 	ldrb.w	r3, [sl]
 800a420:	2b2a      	cmp	r3, #42	@ 0x2a
 800a422:	d015      	beq.n	800a450 <_vfiprintf_r+0x120>
 800a424:	9a07      	ldr	r2, [sp, #28]
 800a426:	4654      	mov	r4, sl
 800a428:	2000      	movs	r0, #0
 800a42a:	f04f 0c0a 	mov.w	ip, #10
 800a42e:	4621      	mov	r1, r4
 800a430:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a434:	3b30      	subs	r3, #48	@ 0x30
 800a436:	2b09      	cmp	r3, #9
 800a438:	d94b      	bls.n	800a4d2 <_vfiprintf_r+0x1a2>
 800a43a:	b1b0      	cbz	r0, 800a46a <_vfiprintf_r+0x13a>
 800a43c:	9207      	str	r2, [sp, #28]
 800a43e:	e014      	b.n	800a46a <_vfiprintf_r+0x13a>
 800a440:	eba0 0308 	sub.w	r3, r0, r8
 800a444:	fa09 f303 	lsl.w	r3, r9, r3
 800a448:	4313      	orrs	r3, r2
 800a44a:	9304      	str	r3, [sp, #16]
 800a44c:	46a2      	mov	sl, r4
 800a44e:	e7d2      	b.n	800a3f6 <_vfiprintf_r+0xc6>
 800a450:	9b03      	ldr	r3, [sp, #12]
 800a452:	1d19      	adds	r1, r3, #4
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	9103      	str	r1, [sp, #12]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	bfbb      	ittet	lt
 800a45c:	425b      	neglt	r3, r3
 800a45e:	f042 0202 	orrlt.w	r2, r2, #2
 800a462:	9307      	strge	r3, [sp, #28]
 800a464:	9307      	strlt	r3, [sp, #28]
 800a466:	bfb8      	it	lt
 800a468:	9204      	strlt	r2, [sp, #16]
 800a46a:	7823      	ldrb	r3, [r4, #0]
 800a46c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a46e:	d10a      	bne.n	800a486 <_vfiprintf_r+0x156>
 800a470:	7863      	ldrb	r3, [r4, #1]
 800a472:	2b2a      	cmp	r3, #42	@ 0x2a
 800a474:	d132      	bne.n	800a4dc <_vfiprintf_r+0x1ac>
 800a476:	9b03      	ldr	r3, [sp, #12]
 800a478:	1d1a      	adds	r2, r3, #4
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	9203      	str	r2, [sp, #12]
 800a47e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a482:	3402      	adds	r4, #2
 800a484:	9305      	str	r3, [sp, #20]
 800a486:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a55c <_vfiprintf_r+0x22c>
 800a48a:	7821      	ldrb	r1, [r4, #0]
 800a48c:	2203      	movs	r2, #3
 800a48e:	4650      	mov	r0, sl
 800a490:	f7f5 fece 	bl	8000230 <memchr>
 800a494:	b138      	cbz	r0, 800a4a6 <_vfiprintf_r+0x176>
 800a496:	9b04      	ldr	r3, [sp, #16]
 800a498:	eba0 000a 	sub.w	r0, r0, sl
 800a49c:	2240      	movs	r2, #64	@ 0x40
 800a49e:	4082      	lsls	r2, r0
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	3401      	adds	r4, #1
 800a4a4:	9304      	str	r3, [sp, #16]
 800a4a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4aa:	4829      	ldr	r0, [pc, #164]	@ (800a550 <_vfiprintf_r+0x220>)
 800a4ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a4b0:	2206      	movs	r2, #6
 800a4b2:	f7f5 febd 	bl	8000230 <memchr>
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	d03f      	beq.n	800a53a <_vfiprintf_r+0x20a>
 800a4ba:	4b26      	ldr	r3, [pc, #152]	@ (800a554 <_vfiprintf_r+0x224>)
 800a4bc:	bb1b      	cbnz	r3, 800a506 <_vfiprintf_r+0x1d6>
 800a4be:	9b03      	ldr	r3, [sp, #12]
 800a4c0:	3307      	adds	r3, #7
 800a4c2:	f023 0307 	bic.w	r3, r3, #7
 800a4c6:	3308      	adds	r3, #8
 800a4c8:	9303      	str	r3, [sp, #12]
 800a4ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4cc:	443b      	add	r3, r7
 800a4ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4d0:	e76a      	b.n	800a3a8 <_vfiprintf_r+0x78>
 800a4d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4d6:	460c      	mov	r4, r1
 800a4d8:	2001      	movs	r0, #1
 800a4da:	e7a8      	b.n	800a42e <_vfiprintf_r+0xfe>
 800a4dc:	2300      	movs	r3, #0
 800a4de:	3401      	adds	r4, #1
 800a4e0:	9305      	str	r3, [sp, #20]
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	f04f 0c0a 	mov.w	ip, #10
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4ee:	3a30      	subs	r2, #48	@ 0x30
 800a4f0:	2a09      	cmp	r2, #9
 800a4f2:	d903      	bls.n	800a4fc <_vfiprintf_r+0x1cc>
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d0c6      	beq.n	800a486 <_vfiprintf_r+0x156>
 800a4f8:	9105      	str	r1, [sp, #20]
 800a4fa:	e7c4      	b.n	800a486 <_vfiprintf_r+0x156>
 800a4fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a500:	4604      	mov	r4, r0
 800a502:	2301      	movs	r3, #1
 800a504:	e7f0      	b.n	800a4e8 <_vfiprintf_r+0x1b8>
 800a506:	ab03      	add	r3, sp, #12
 800a508:	9300      	str	r3, [sp, #0]
 800a50a:	462a      	mov	r2, r5
 800a50c:	4b12      	ldr	r3, [pc, #72]	@ (800a558 <_vfiprintf_r+0x228>)
 800a50e:	a904      	add	r1, sp, #16
 800a510:	4630      	mov	r0, r6
 800a512:	f7fd fc59 	bl	8007dc8 <_printf_float>
 800a516:	4607      	mov	r7, r0
 800a518:	1c78      	adds	r0, r7, #1
 800a51a:	d1d6      	bne.n	800a4ca <_vfiprintf_r+0x19a>
 800a51c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a51e:	07d9      	lsls	r1, r3, #31
 800a520:	d405      	bmi.n	800a52e <_vfiprintf_r+0x1fe>
 800a522:	89ab      	ldrh	r3, [r5, #12]
 800a524:	059a      	lsls	r2, r3, #22
 800a526:	d402      	bmi.n	800a52e <_vfiprintf_r+0x1fe>
 800a528:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a52a:	f7fe f9ef 	bl	800890c <__retarget_lock_release_recursive>
 800a52e:	89ab      	ldrh	r3, [r5, #12]
 800a530:	065b      	lsls	r3, r3, #25
 800a532:	f53f af1f 	bmi.w	800a374 <_vfiprintf_r+0x44>
 800a536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a538:	e71e      	b.n	800a378 <_vfiprintf_r+0x48>
 800a53a:	ab03      	add	r3, sp, #12
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	462a      	mov	r2, r5
 800a540:	4b05      	ldr	r3, [pc, #20]	@ (800a558 <_vfiprintf_r+0x228>)
 800a542:	a904      	add	r1, sp, #16
 800a544:	4630      	mov	r0, r6
 800a546:	f7fd fed7 	bl	80082f8 <_printf_i>
 800a54a:	e7e4      	b.n	800a516 <_vfiprintf_r+0x1e6>
 800a54c:	0800ad50 	.word	0x0800ad50
 800a550:	0800ad5a 	.word	0x0800ad5a
 800a554:	08007dc9 	.word	0x08007dc9
 800a558:	0800a30d 	.word	0x0800a30d
 800a55c:	0800ad56 	.word	0x0800ad56

0800a560 <__swbuf_r>:
 800a560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a562:	460e      	mov	r6, r1
 800a564:	4614      	mov	r4, r2
 800a566:	4605      	mov	r5, r0
 800a568:	b118      	cbz	r0, 800a572 <__swbuf_r+0x12>
 800a56a:	6a03      	ldr	r3, [r0, #32]
 800a56c:	b90b      	cbnz	r3, 800a572 <__swbuf_r+0x12>
 800a56e:	f7fe f86f 	bl	8008650 <__sinit>
 800a572:	69a3      	ldr	r3, [r4, #24]
 800a574:	60a3      	str	r3, [r4, #8]
 800a576:	89a3      	ldrh	r3, [r4, #12]
 800a578:	071a      	lsls	r2, r3, #28
 800a57a:	d501      	bpl.n	800a580 <__swbuf_r+0x20>
 800a57c:	6923      	ldr	r3, [r4, #16]
 800a57e:	b943      	cbnz	r3, 800a592 <__swbuf_r+0x32>
 800a580:	4621      	mov	r1, r4
 800a582:	4628      	mov	r0, r5
 800a584:	f000 f82a 	bl	800a5dc <__swsetup_r>
 800a588:	b118      	cbz	r0, 800a592 <__swbuf_r+0x32>
 800a58a:	f04f 37ff 	mov.w	r7, #4294967295
 800a58e:	4638      	mov	r0, r7
 800a590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a592:	6823      	ldr	r3, [r4, #0]
 800a594:	6922      	ldr	r2, [r4, #16]
 800a596:	1a98      	subs	r0, r3, r2
 800a598:	6963      	ldr	r3, [r4, #20]
 800a59a:	b2f6      	uxtb	r6, r6
 800a59c:	4283      	cmp	r3, r0
 800a59e:	4637      	mov	r7, r6
 800a5a0:	dc05      	bgt.n	800a5ae <__swbuf_r+0x4e>
 800a5a2:	4621      	mov	r1, r4
 800a5a4:	4628      	mov	r0, r5
 800a5a6:	f7ff fdb7 	bl	800a118 <_fflush_r>
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	d1ed      	bne.n	800a58a <__swbuf_r+0x2a>
 800a5ae:	68a3      	ldr	r3, [r4, #8]
 800a5b0:	3b01      	subs	r3, #1
 800a5b2:	60a3      	str	r3, [r4, #8]
 800a5b4:	6823      	ldr	r3, [r4, #0]
 800a5b6:	1c5a      	adds	r2, r3, #1
 800a5b8:	6022      	str	r2, [r4, #0]
 800a5ba:	701e      	strb	r6, [r3, #0]
 800a5bc:	6962      	ldr	r2, [r4, #20]
 800a5be:	1c43      	adds	r3, r0, #1
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d004      	beq.n	800a5ce <__swbuf_r+0x6e>
 800a5c4:	89a3      	ldrh	r3, [r4, #12]
 800a5c6:	07db      	lsls	r3, r3, #31
 800a5c8:	d5e1      	bpl.n	800a58e <__swbuf_r+0x2e>
 800a5ca:	2e0a      	cmp	r6, #10
 800a5cc:	d1df      	bne.n	800a58e <__swbuf_r+0x2e>
 800a5ce:	4621      	mov	r1, r4
 800a5d0:	4628      	mov	r0, r5
 800a5d2:	f7ff fda1 	bl	800a118 <_fflush_r>
 800a5d6:	2800      	cmp	r0, #0
 800a5d8:	d0d9      	beq.n	800a58e <__swbuf_r+0x2e>
 800a5da:	e7d6      	b.n	800a58a <__swbuf_r+0x2a>

0800a5dc <__swsetup_r>:
 800a5dc:	b538      	push	{r3, r4, r5, lr}
 800a5de:	4b29      	ldr	r3, [pc, #164]	@ (800a684 <__swsetup_r+0xa8>)
 800a5e0:	4605      	mov	r5, r0
 800a5e2:	6818      	ldr	r0, [r3, #0]
 800a5e4:	460c      	mov	r4, r1
 800a5e6:	b118      	cbz	r0, 800a5f0 <__swsetup_r+0x14>
 800a5e8:	6a03      	ldr	r3, [r0, #32]
 800a5ea:	b90b      	cbnz	r3, 800a5f0 <__swsetup_r+0x14>
 800a5ec:	f7fe f830 	bl	8008650 <__sinit>
 800a5f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5f4:	0719      	lsls	r1, r3, #28
 800a5f6:	d422      	bmi.n	800a63e <__swsetup_r+0x62>
 800a5f8:	06da      	lsls	r2, r3, #27
 800a5fa:	d407      	bmi.n	800a60c <__swsetup_r+0x30>
 800a5fc:	2209      	movs	r2, #9
 800a5fe:	602a      	str	r2, [r5, #0]
 800a600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a604:	81a3      	strh	r3, [r4, #12]
 800a606:	f04f 30ff 	mov.w	r0, #4294967295
 800a60a:	e033      	b.n	800a674 <__swsetup_r+0x98>
 800a60c:	0758      	lsls	r0, r3, #29
 800a60e:	d512      	bpl.n	800a636 <__swsetup_r+0x5a>
 800a610:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a612:	b141      	cbz	r1, 800a626 <__swsetup_r+0x4a>
 800a614:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a618:	4299      	cmp	r1, r3
 800a61a:	d002      	beq.n	800a622 <__swsetup_r+0x46>
 800a61c:	4628      	mov	r0, r5
 800a61e:	f7fe ffd3 	bl	80095c8 <_free_r>
 800a622:	2300      	movs	r3, #0
 800a624:	6363      	str	r3, [r4, #52]	@ 0x34
 800a626:	89a3      	ldrh	r3, [r4, #12]
 800a628:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a62c:	81a3      	strh	r3, [r4, #12]
 800a62e:	2300      	movs	r3, #0
 800a630:	6063      	str	r3, [r4, #4]
 800a632:	6923      	ldr	r3, [r4, #16]
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	89a3      	ldrh	r3, [r4, #12]
 800a638:	f043 0308 	orr.w	r3, r3, #8
 800a63c:	81a3      	strh	r3, [r4, #12]
 800a63e:	6923      	ldr	r3, [r4, #16]
 800a640:	b94b      	cbnz	r3, 800a656 <__swsetup_r+0x7a>
 800a642:	89a3      	ldrh	r3, [r4, #12]
 800a644:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a648:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a64c:	d003      	beq.n	800a656 <__swsetup_r+0x7a>
 800a64e:	4621      	mov	r1, r4
 800a650:	4628      	mov	r0, r5
 800a652:	f000 f883 	bl	800a75c <__smakebuf_r>
 800a656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a65a:	f013 0201 	ands.w	r2, r3, #1
 800a65e:	d00a      	beq.n	800a676 <__swsetup_r+0x9a>
 800a660:	2200      	movs	r2, #0
 800a662:	60a2      	str	r2, [r4, #8]
 800a664:	6962      	ldr	r2, [r4, #20]
 800a666:	4252      	negs	r2, r2
 800a668:	61a2      	str	r2, [r4, #24]
 800a66a:	6922      	ldr	r2, [r4, #16]
 800a66c:	b942      	cbnz	r2, 800a680 <__swsetup_r+0xa4>
 800a66e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a672:	d1c5      	bne.n	800a600 <__swsetup_r+0x24>
 800a674:	bd38      	pop	{r3, r4, r5, pc}
 800a676:	0799      	lsls	r1, r3, #30
 800a678:	bf58      	it	pl
 800a67a:	6962      	ldrpl	r2, [r4, #20]
 800a67c:	60a2      	str	r2, [r4, #8]
 800a67e:	e7f4      	b.n	800a66a <__swsetup_r+0x8e>
 800a680:	2000      	movs	r0, #0
 800a682:	e7f7      	b.n	800a674 <__swsetup_r+0x98>
 800a684:	200002b4 	.word	0x200002b4

0800a688 <_raise_r>:
 800a688:	291f      	cmp	r1, #31
 800a68a:	b538      	push	{r3, r4, r5, lr}
 800a68c:	4605      	mov	r5, r0
 800a68e:	460c      	mov	r4, r1
 800a690:	d904      	bls.n	800a69c <_raise_r+0x14>
 800a692:	2316      	movs	r3, #22
 800a694:	6003      	str	r3, [r0, #0]
 800a696:	f04f 30ff 	mov.w	r0, #4294967295
 800a69a:	bd38      	pop	{r3, r4, r5, pc}
 800a69c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a69e:	b112      	cbz	r2, 800a6a6 <_raise_r+0x1e>
 800a6a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a6a4:	b94b      	cbnz	r3, 800a6ba <_raise_r+0x32>
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	f000 f830 	bl	800a70c <_getpid_r>
 800a6ac:	4622      	mov	r2, r4
 800a6ae:	4601      	mov	r1, r0
 800a6b0:	4628      	mov	r0, r5
 800a6b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6b6:	f000 b817 	b.w	800a6e8 <_kill_r>
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d00a      	beq.n	800a6d4 <_raise_r+0x4c>
 800a6be:	1c59      	adds	r1, r3, #1
 800a6c0:	d103      	bne.n	800a6ca <_raise_r+0x42>
 800a6c2:	2316      	movs	r3, #22
 800a6c4:	6003      	str	r3, [r0, #0]
 800a6c6:	2001      	movs	r0, #1
 800a6c8:	e7e7      	b.n	800a69a <_raise_r+0x12>
 800a6ca:	2100      	movs	r1, #0
 800a6cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a6d0:	4620      	mov	r0, r4
 800a6d2:	4798      	blx	r3
 800a6d4:	2000      	movs	r0, #0
 800a6d6:	e7e0      	b.n	800a69a <_raise_r+0x12>

0800a6d8 <raise>:
 800a6d8:	4b02      	ldr	r3, [pc, #8]	@ (800a6e4 <raise+0xc>)
 800a6da:	4601      	mov	r1, r0
 800a6dc:	6818      	ldr	r0, [r3, #0]
 800a6de:	f7ff bfd3 	b.w	800a688 <_raise_r>
 800a6e2:	bf00      	nop
 800a6e4:	200002b4 	.word	0x200002b4

0800a6e8 <_kill_r>:
 800a6e8:	b538      	push	{r3, r4, r5, lr}
 800a6ea:	4d07      	ldr	r5, [pc, #28]	@ (800a708 <_kill_r+0x20>)
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	4604      	mov	r4, r0
 800a6f0:	4608      	mov	r0, r1
 800a6f2:	4611      	mov	r1, r2
 800a6f4:	602b      	str	r3, [r5, #0]
 800a6f6:	f7f8 fd09 	bl	800310c <_kill>
 800a6fa:	1c43      	adds	r3, r0, #1
 800a6fc:	d102      	bne.n	800a704 <_kill_r+0x1c>
 800a6fe:	682b      	ldr	r3, [r5, #0]
 800a700:	b103      	cbz	r3, 800a704 <_kill_r+0x1c>
 800a702:	6023      	str	r3, [r4, #0]
 800a704:	bd38      	pop	{r3, r4, r5, pc}
 800a706:	bf00      	nop
 800a708:	2001e7b4 	.word	0x2001e7b4

0800a70c <_getpid_r>:
 800a70c:	f7f8 bcf6 	b.w	80030fc <_getpid>

0800a710 <__swhatbuf_r>:
 800a710:	b570      	push	{r4, r5, r6, lr}
 800a712:	460c      	mov	r4, r1
 800a714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a718:	2900      	cmp	r1, #0
 800a71a:	b096      	sub	sp, #88	@ 0x58
 800a71c:	4615      	mov	r5, r2
 800a71e:	461e      	mov	r6, r3
 800a720:	da0d      	bge.n	800a73e <__swhatbuf_r+0x2e>
 800a722:	89a3      	ldrh	r3, [r4, #12]
 800a724:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a728:	f04f 0100 	mov.w	r1, #0
 800a72c:	bf14      	ite	ne
 800a72e:	2340      	movne	r3, #64	@ 0x40
 800a730:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a734:	2000      	movs	r0, #0
 800a736:	6031      	str	r1, [r6, #0]
 800a738:	602b      	str	r3, [r5, #0]
 800a73a:	b016      	add	sp, #88	@ 0x58
 800a73c:	bd70      	pop	{r4, r5, r6, pc}
 800a73e:	466a      	mov	r2, sp
 800a740:	f000 f848 	bl	800a7d4 <_fstat_r>
 800a744:	2800      	cmp	r0, #0
 800a746:	dbec      	blt.n	800a722 <__swhatbuf_r+0x12>
 800a748:	9901      	ldr	r1, [sp, #4]
 800a74a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a74e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a752:	4259      	negs	r1, r3
 800a754:	4159      	adcs	r1, r3
 800a756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a75a:	e7eb      	b.n	800a734 <__swhatbuf_r+0x24>

0800a75c <__smakebuf_r>:
 800a75c:	898b      	ldrh	r3, [r1, #12]
 800a75e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a760:	079d      	lsls	r5, r3, #30
 800a762:	4606      	mov	r6, r0
 800a764:	460c      	mov	r4, r1
 800a766:	d507      	bpl.n	800a778 <__smakebuf_r+0x1c>
 800a768:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a76c:	6023      	str	r3, [r4, #0]
 800a76e:	6123      	str	r3, [r4, #16]
 800a770:	2301      	movs	r3, #1
 800a772:	6163      	str	r3, [r4, #20]
 800a774:	b003      	add	sp, #12
 800a776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a778:	ab01      	add	r3, sp, #4
 800a77a:	466a      	mov	r2, sp
 800a77c:	f7ff ffc8 	bl	800a710 <__swhatbuf_r>
 800a780:	9f00      	ldr	r7, [sp, #0]
 800a782:	4605      	mov	r5, r0
 800a784:	4639      	mov	r1, r7
 800a786:	4630      	mov	r0, r6
 800a788:	f7fd f97a 	bl	8007a80 <_malloc_r>
 800a78c:	b948      	cbnz	r0, 800a7a2 <__smakebuf_r+0x46>
 800a78e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a792:	059a      	lsls	r2, r3, #22
 800a794:	d4ee      	bmi.n	800a774 <__smakebuf_r+0x18>
 800a796:	f023 0303 	bic.w	r3, r3, #3
 800a79a:	f043 0302 	orr.w	r3, r3, #2
 800a79e:	81a3      	strh	r3, [r4, #12]
 800a7a0:	e7e2      	b.n	800a768 <__smakebuf_r+0xc>
 800a7a2:	89a3      	ldrh	r3, [r4, #12]
 800a7a4:	6020      	str	r0, [r4, #0]
 800a7a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7aa:	81a3      	strh	r3, [r4, #12]
 800a7ac:	9b01      	ldr	r3, [sp, #4]
 800a7ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7b2:	b15b      	cbz	r3, 800a7cc <__smakebuf_r+0x70>
 800a7b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	f000 f81d 	bl	800a7f8 <_isatty_r>
 800a7be:	b128      	cbz	r0, 800a7cc <__smakebuf_r+0x70>
 800a7c0:	89a3      	ldrh	r3, [r4, #12]
 800a7c2:	f023 0303 	bic.w	r3, r3, #3
 800a7c6:	f043 0301 	orr.w	r3, r3, #1
 800a7ca:	81a3      	strh	r3, [r4, #12]
 800a7cc:	89a3      	ldrh	r3, [r4, #12]
 800a7ce:	431d      	orrs	r5, r3
 800a7d0:	81a5      	strh	r5, [r4, #12]
 800a7d2:	e7cf      	b.n	800a774 <__smakebuf_r+0x18>

0800a7d4 <_fstat_r>:
 800a7d4:	b538      	push	{r3, r4, r5, lr}
 800a7d6:	4d07      	ldr	r5, [pc, #28]	@ (800a7f4 <_fstat_r+0x20>)
 800a7d8:	2300      	movs	r3, #0
 800a7da:	4604      	mov	r4, r0
 800a7dc:	4608      	mov	r0, r1
 800a7de:	4611      	mov	r1, r2
 800a7e0:	602b      	str	r3, [r5, #0]
 800a7e2:	f7f8 fcf3 	bl	80031cc <_fstat>
 800a7e6:	1c43      	adds	r3, r0, #1
 800a7e8:	d102      	bne.n	800a7f0 <_fstat_r+0x1c>
 800a7ea:	682b      	ldr	r3, [r5, #0]
 800a7ec:	b103      	cbz	r3, 800a7f0 <_fstat_r+0x1c>
 800a7ee:	6023      	str	r3, [r4, #0]
 800a7f0:	bd38      	pop	{r3, r4, r5, pc}
 800a7f2:	bf00      	nop
 800a7f4:	2001e7b4 	.word	0x2001e7b4

0800a7f8 <_isatty_r>:
 800a7f8:	b538      	push	{r3, r4, r5, lr}
 800a7fa:	4d06      	ldr	r5, [pc, #24]	@ (800a814 <_isatty_r+0x1c>)
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	4604      	mov	r4, r0
 800a800:	4608      	mov	r0, r1
 800a802:	602b      	str	r3, [r5, #0]
 800a804:	f7f8 fcf2 	bl	80031ec <_isatty>
 800a808:	1c43      	adds	r3, r0, #1
 800a80a:	d102      	bne.n	800a812 <_isatty_r+0x1a>
 800a80c:	682b      	ldr	r3, [r5, #0]
 800a80e:	b103      	cbz	r3, 800a812 <_isatty_r+0x1a>
 800a810:	6023      	str	r3, [r4, #0]
 800a812:	bd38      	pop	{r3, r4, r5, pc}
 800a814:	2001e7b4 	.word	0x2001e7b4

0800a818 <_init>:
 800a818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a81a:	bf00      	nop
 800a81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a81e:	bc08      	pop	{r3}
 800a820:	469e      	mov	lr, r3
 800a822:	4770      	bx	lr

0800a824 <_fini>:
 800a824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a826:	bf00      	nop
 800a828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a82a:	bc08      	pop	{r3}
 800a82c:	469e      	mov	lr, r3
 800a82e:	4770      	bx	lr
