
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051819                       # Number of seconds simulated
sim_ticks                                 51819198000                       # Number of ticks simulated
final_tick                                51819198000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  24451                       # Simulator instruction rate (inst/s)
host_op_rate                                    40190                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102265300                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668296                       # Number of bytes of host memory used
host_seconds                                   506.71                       # Real time elapsed on the host
sim_insts                                    12389449                       # Number of instructions simulated
sim_ops                                      20364677                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           250                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           72256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        46815616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            46887872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        72256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     45717248                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         45717248                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1129                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           731494                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               732623                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        714332                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              714332                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1394387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          903441539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              904835926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1394387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1394387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       882245379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             882245379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       882245379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1394387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         903441539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1787081305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    714332.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1129.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    731447.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000249102250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         44639                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         44639                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2144698                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              671122                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       732623                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      714332                       # Number of write requests accepted
system.mem_ctrl.readBursts                     732623                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    714332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                46884864                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     3008                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 45716032                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 46887872                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              45717248                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              42555                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              42047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              42186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              42023                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              41891                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              41986                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              47826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              48237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              47988                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              47838                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             48114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             48087                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             47760                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             47877                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             48099                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             48062                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              41449                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              40931                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              41054                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              41008                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              40895                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              40980                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              46562                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              47037                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              46794                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              46657                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             46963                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             46875                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             46609                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             46702                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             46932                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             46865                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    51819109000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 732623                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                714332                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   730741                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1231                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      410                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      164                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       25                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      40                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      51                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   44624                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   44634                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   44635                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   44636                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   44637                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   44639                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   44636                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   44640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   44640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   44641                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   44643                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   44642                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   44640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   44640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   44640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   44639                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       235130                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     393.813261                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    225.476801                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    381.630409                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         73591     31.30%     31.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        54536     23.19%     54.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        18051      7.68%     62.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        12071      5.13%     67.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         9456      4.02%     71.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         7534      3.20%     74.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         5707      2.43%     76.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         5372      2.28%     79.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        48812     20.76%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        235130                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        44639                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.223078                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.041575                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      20.107119                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          44634     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          44639                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        44639                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.001994                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.001886                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.061133                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             44589     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                11      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                39      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          44639                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        72256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     46812608                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     45716032                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1394386.690430832328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 903383491.191816687584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 882221913.199042558670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1129                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       731494                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       714332                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     34650250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  25689405500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1264344611500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30691.10                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35119.09                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   1769967.76                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   11988255750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              25724055750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  3662880000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16364.52                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35114.52                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        904.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        882.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     904.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     882.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         13.96                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      7.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     6.89                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.12                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    666903                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   544841                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  91.04                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.27                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       35812.52                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.75                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                 800579640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 425487810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy               2490082140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy              1774361520                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3496072320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy           12368560530                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             191301600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       5837247450                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       1508572800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1919197200                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             30814779270                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             594.659517                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           24189713250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     212999250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1478880000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    7460068750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   3928589250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT    25937574500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  12801086250                       # Time in different power states
system.mem_ctrl_1.actEnergy                 878355660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 466830540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy               2740510500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy              1954352340                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3580278000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy           12474713340                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             191768160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       6368570100                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1378860000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1658940300                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             31696888140                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             611.682337                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           23954181500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE     198610500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     1514500000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6397810750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3590614000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT    26151757750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  13965905000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2354795                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2354795                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8082                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2335964                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1936                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                417                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2335964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294254                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            41710                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4451                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192926                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212932                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2193                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41075                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      171541                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           203                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        207276793                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             220848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12668263                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2354795                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296190                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     206908440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        236                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1018                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    171436                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2375                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          207138962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.100835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.871417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                204278042     98.62%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8296      0.00%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3792      0.00%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70536      0.03%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   333020      0.16%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69973      0.03%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     9775      0.00%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5384      0.00%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2360144      1.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            207138962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.011361                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.061118                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   919149                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             203585750                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    720768                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1905094                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8201                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20795363                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8201                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1361871                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                83380020                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7871                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2165639                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             120215360                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20756152                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2274                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  60871                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    696                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              119709055                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30039279                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51356960                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28116092                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4392298                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547063                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   492216                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                103                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             74                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9276458                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204284                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217535                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               997                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              543                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20691736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 148                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20592207                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2468                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          327206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       455005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     207138962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.099413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.689381                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           201847605     97.45%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              840149      0.41%     97.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1060738      0.51%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              201949      0.10%     98.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              662596      0.32%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1043717      0.50%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1280531      0.62%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              140836      0.07%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               60841      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       207138962                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   53635     19.58%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78130     28.52%     48.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78145     28.52%     76.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62499     22.81%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1021      0.37%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   488      0.18%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                31      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3861      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16671134     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1347      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1202      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 297      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500488      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126119      0.61%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126249      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750683      3.65%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                371      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69470      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213365     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127155      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            460      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20592207                       # Type of FU issued
system.cpu.iq.rate                           0.099346                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      273994                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013306                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          244367023                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19003506                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18554620                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232815                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2015631                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006123                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18636566                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225774                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2551                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42902                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8953                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8201                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3888355                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              79355874                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20691884                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               375                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204284                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217535                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1213                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              79354328                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8177                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10412                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20574376                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192853                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17831                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405779                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306745                       # Number of branches executed
system.cpu.iew.exec_stores                    2212926                       # Number of stores executed
system.cpu.iew.exec_rate                     0.099260                       # Inst execution rate
system.cpu.iew.wb_sent                       20566049                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20560743                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11833123                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17984047                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.099195                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657979                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          327988                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8164                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    207090097                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.098337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.707514                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    201839092     97.46%     97.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       782549      0.38%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1008349      0.49%     98.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1079283      0.52%     98.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37865      0.02%     98.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1509764      0.73%     99.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18514      0.01%     99.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1231      0.00%     99.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       813450      0.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    207090097                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389449                       # Number of instructions committed
system.cpu.commit.committedOps               20364677                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369964                       # Number of memory references committed
system.cpu.commit.loads                        161382                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486085                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488740     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35572      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208198     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364677                       # Class of committed instruction
system.cpu.commit.bw_lim_events                813450                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    226969312                       # The number of ROB reads
system.cpu.rob.rob_writes                    41434683                       # The number of ROB writes
system.cpu.timesIdled                             827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          137831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389449                       # Number of Instructions Simulated
system.cpu.committedOps                      20364677                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              16.730106                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        16.730106                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.059772                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.059772                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27790444                       # number of integer regfile reads
system.cpu.int_regfile_writes                14039367                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384471                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005254                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11552367                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13740601                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7040159                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.939161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2336947                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            784285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.979717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.939161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999762                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5577987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5577987                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       109848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          109848                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1442814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1442814                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1552662                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1552662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1552662                       # number of overall hits
system.cpu.dcache.overall_hits::total         1552662                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78421                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       765768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       765768                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       844189                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         844189                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       844189                       # number of overall misses
system.cpu.dcache.overall_misses::total        844189                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4615853250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4615853250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  49921525000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49921525000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  54537378250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54537378250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  54537378250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54537378250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396851                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.416537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.416537                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346724                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.352208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.352208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.352208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.352208                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58859.913161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58859.913161                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65191.448324                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65191.448324                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64603.279893                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64603.279893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64603.279893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64603.279893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26766                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               307                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.185668                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       766593                       # number of writebacks
system.cpu.dcache.writebacks::total            766593                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        59900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        59900                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        59904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59904                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59904                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18521                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       765764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       765764                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       784285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       784285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       784285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       784285                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1110989750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1110989750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  49538407250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49538407250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50649397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50649397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50649397000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50649397000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.098375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.327215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.327215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.327215                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.327215                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59985.408455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59985.408455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64691.480992                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64691.480992                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64580.346430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64580.346430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64580.346430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64580.346430                       # average overall mshr miss latency
system.cpu.dcache.replacements                 784029                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.956915                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              170995                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.551301                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.956915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            344256                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           344256                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       169611                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          169611                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       169611                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           169611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       169611                       # number of overall hits
system.cpu.icache.overall_hits::total          169611                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1825                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1825                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1825                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1825                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1825                       # number of overall misses
system.cpu.icache.overall_misses::total          1825                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94811747                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94811747                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     94811747                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94811747                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94811747                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94811747                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       171436                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171436                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171436                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010645                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010645                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010645                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010645                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010645                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51951.642192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51951.642192                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51951.642192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51951.642192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51951.642192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51951.642192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2718                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    97.071429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          441                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          441                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          441                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          441                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          441                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          441                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1384                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1384                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74013248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74013248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74013248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74013248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74013248                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74013248                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008073                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53477.780347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53477.780347                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53477.780347                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53477.780347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53477.780347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53477.780347                       # average overall mshr miss latency
system.cpu.icache.replacements                   1128                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1570826                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       785157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              262                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19905                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1480925                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             32759                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             765764                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            765764                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19905                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3896                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2352599                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2356495                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        88576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     99256192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 99344768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            728527                       # Total snoops (count)
system.l2bus.snoopTraffic                    45717248                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1514196                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000184                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013549                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1513918     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      278      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1514196                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            776003000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1038249                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           588213999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4088.646249                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1570619                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               732623                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.143830                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     4.257499                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4084.388750                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.001039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.997165                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.998205                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          302                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1394                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2400                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             13299103                       # Number of tag accesses
system.l2cache.tags.data_accesses            13299103                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       766593                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       766593                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        51465                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            51465                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          255                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1325                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1580                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             255                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           52790                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               53045                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            255                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          52790                       # number of overall hits
system.l2cache.overall_hits::total              53045                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data       714299                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         714299                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1129                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        17196                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        18325                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1129                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        731495                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            732624                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1129                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       731495                       # number of overall misses
system.l2cache.overall_misses::total           732624                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  48555288000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  48555288000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     71625000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1090108750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1161733750                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     71625000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  49645396750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  49717021750                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     71625000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  49645396750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  49717021750                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       766593                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       766593                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data       765764                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       765764                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1384                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        18521                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19905                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1384                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       784285                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          785669                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1384                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       784285                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         785669                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.932793                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.932793                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.815751                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.928460                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.920623                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.815751                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.932690                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.932484                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.815751                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.932690                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.932484                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67976.138844                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67976.138844                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63441.098317                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63393.158293                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63396.111869                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 63441.098317                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67868.402040                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67861.579405                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63441.098317                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67868.402040                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67861.579405                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         714332                       # number of writebacks
system.l2cache.writebacks::total               714332                       # number of writebacks
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.CleanEvict_mshr_misses::.writebacks          190                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          190                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data       714299                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       714299                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1129                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        17195                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        18324                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1129                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       731494                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       732623                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1129                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       731494                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       732623                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  44983793000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  44983793000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     65980000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1004103000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1070083000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     65980000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  45987896000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  46053876000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     65980000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  45987896000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  46053876000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.932793                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.932793                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.815751                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.928406                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.920573                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.815751                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.932689                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.932483                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.815751                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.932689                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.932483                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62976.138844                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62976.138844                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58441.098317                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58395.056703                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58397.893473                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58441.098317                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62868.452783                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62861.630061                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58441.098317                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62868.452783                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62861.630061                       # average overall mshr miss latency
system.l2cache.replacements                    728527                       # number of replacements
system.membus.snoop_filter.tot_requests       1461078                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       728459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  51819198000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       714332                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14123                       # Transaction distribution
system.membus.trans_dist::ReadExReq            714299                       # Transaction distribution
system.membus.trans_dist::ReadExResp           714299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18324                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      2193701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      2193701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2193701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     92605120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     92605120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92605120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            732623                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  732623    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              732623                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1079601500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          915778750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
