
xrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014bd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cf0  08014d68  08014d68  00024d68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015a58  08015a58  00030270  2**0
                  CONTENTS
  4 .ARM          00000008  08015a58  08015a58  00025a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015a60  08015a60  00030270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015a60  08015a60  00025a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015a64  08015a64  00025a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  08015a68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030270  2**0
                  CONTENTS
 10 .bss          000058fc  20000270  20000270  00030270  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20005b6c  20005b6c  00030270  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030270  2**0
                  CONTENTS, READONLY
 13 .debug_info   000236f5  00000000  00000000  000302a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ec8  00000000  00000000  00053995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ad0  00000000  00000000  00058860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018d8  00000000  00000000  0005a330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000073ce  00000000  00000000  0005bc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000204ec  00000000  00000000  00062fd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d26e9  00000000  00000000  000834c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00155bab  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000084d8  00000000  00000000  00155bfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014d4c 	.word	0x08014d4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	08014d4c 	.word	0x08014d4c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ws2812NumOn>:

uint16_t g_led_data[(TOTALNUM*32)+CYCLE_RESET]={0,};//CYCLE_RESET of data = 0, not BIT_HIGH or BIT_LOW


void ws2812NumOn(uint32_t led_cnt)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000eb4:	f240 4304 	movw	r3, #1028	; 0x404
 8000eb8:	4a0e      	ldr	r2, [pc, #56]	; (8000ef4 <ws2812NumOn+0x48>)
 8000eba:	2100      	movs	r1, #0
 8000ebc:	480e      	ldr	r0, [pc, #56]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000ebe:	f008 fa4d 	bl	800935c <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_2, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000ec2:	f240 4304 	movw	r3, #1028	; 0x404
 8000ec6:	4a0b      	ldr	r2, [pc, #44]	; (8000ef4 <ws2812NumOn+0x48>)
 8000ec8:	2104      	movs	r1, #4
 8000eca:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000ecc:	f008 fa46 	bl	800935c <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_3, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000ed0:	f240 4304 	movw	r3, #1028	; 0x404
 8000ed4:	4a07      	ldr	r2, [pc, #28]	; (8000ef4 <ws2812NumOn+0x48>)
 8000ed6:	2108      	movs	r1, #8
 8000ed8:	4807      	ldr	r0, [pc, #28]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000eda:	f008 fa3f 	bl	800935c <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_4, (uint16_t *)g_led_data, (TOTALNUM*32)+CYCLE_RESET);
 8000ede:	f240 4304 	movw	r3, #1028	; 0x404
 8000ee2:	4a04      	ldr	r2, [pc, #16]	; (8000ef4 <ws2812NumOn+0x48>)
 8000ee4:	210c      	movs	r1, #12
 8000ee6:	4804      	ldr	r0, [pc, #16]	; (8000ef8 <ws2812NumOn+0x4c>)
 8000ee8:	f008 fa38 	bl	800935c <HAL_TIM_PWM_Start_DMA>
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	2000028c 	.word	0x2000028c
 8000ef8:	20000e38 	.word	0x20000e38

08000efc <ws2812AllColor>:
	}
}


void ws2812AllColor(uint8_t red, uint8_t green, uint8_t blue)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b087      	sub	sp, #28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
 8000f06:	460b      	mov	r3, r1
 8000f08:	71bb      	strb	r3, [r7, #6]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	717b      	strb	r3, [r7, #5]
	uint32_t buf=0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]

	buf = green*0x1000000 + red*0x10000 + blue*0x100;	//8bit+8bit+8bit=24bit
 8000f12:	79bb      	ldrb	r3, [r7, #6]
 8000f14:	021a      	lsls	r2, r3, #8
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4413      	add	r3, r2
 8000f1a:	021a      	lsls	r2, r3, #8
 8000f1c:	797b      	ldrb	r3, [r7, #5]
 8000f1e:	4413      	add	r3, r2
 8000f20:	021b      	lsls	r3, r3, #8
 8000f22:	60fb      	str	r3, [r7, #12]

	for(int j=TOTALNUM;j>0;j--)
 8000f24:	231d      	movs	r3, #29
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	e025      	b.n	8000f76 <ws2812AllColor+0x7a>
	{
		for(int i=0;i<32;i++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	e01c      	b.n	8000f6a <ws2812AllColor+0x6e>
		{
			if(buf&(1<<i)) {g_led_data[(j*32)-i] = BIT_HIGH;}
 8000f30:	2201      	movs	r2, #1
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	461a      	mov	r2, r3
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d008      	beq.n	8000f54 <ws2812AllColor+0x58>
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	015a      	lsls	r2, r3, #5
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	4a10      	ldr	r2, [pc, #64]	; (8000f8c <ws2812AllColor+0x90>)
 8000f4c:	2134      	movs	r1, #52	; 0x34
 8000f4e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f52:	e007      	b.n	8000f64 <ws2812AllColor+0x68>
			else {g_led_data[(j*32)-i] = BIT_LOW;}
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	015a      	lsls	r2, r3, #5
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	4a0b      	ldr	r2, [pc, #44]	; (8000f8c <ws2812AllColor+0x90>)
 8000f5e:	2123      	movs	r1, #35	; 0x23
 8000f60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<32;i++)
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	3301      	adds	r3, #1
 8000f68:	613b      	str	r3, [r7, #16]
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	2b1f      	cmp	r3, #31
 8000f6e:	dddf      	ble.n	8000f30 <ws2812AllColor+0x34>
	for(int j=TOTALNUM;j>0;j--)
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	617b      	str	r3, [r7, #20]
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	dcd6      	bgt.n	8000f2a <ws2812AllColor+0x2e>
		}
	}
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	371c      	adds	r7, #28
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	2000028c 	.word	0x2000028c

08000f90 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000f94:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000f96:	4a18      	ldr	r2, [pc, #96]	; (8000ff8 <MX_CAN1_Init+0x68>)
 8000f98:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8000f9a:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000f9c:	2206      	movs	r2, #6
 8000f9e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fa0:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fa6:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fae:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000fb2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fb6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000fba:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000fc2:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000fce:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000fda:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000fe0:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fe2:	f005 fcd5 	bl	8006990 <HAL_CAN_Init>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000fec:	f004 fbd0 	bl	8005790 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000b98 	.word	0x20000b98
 8000ff8:	40006400 	.word	0x40006400

08000ffc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08a      	sub	sp, #40	; 0x28
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a1d      	ldr	r2, [pc, #116]	; (8001090 <HAL_CAN_MspInit+0x94>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d134      	bne.n	8001088 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b1c      	ldr	r3, [pc, #112]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	4a1b      	ldr	r2, [pc, #108]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001028:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800102c:	6413      	str	r3, [r2, #64]	; 0x40
 800102e:	4b19      	ldr	r3, [pc, #100]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b15      	ldr	r3, [pc, #84]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a14      	ldr	r2, [pc, #80]	; (8001094 <HAL_CAN_MspInit+0x98>)
 8001044:	f043 0302 	orr.w	r3, r3, #2
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b12      	ldr	r3, [pc, #72]	; (8001094 <HAL_CAN_MspInit+0x98>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001056:	f44f 7340 	mov.w	r3, #768	; 0x300
 800105a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001068:	2309      	movs	r3, #9
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	4619      	mov	r1, r3
 8001072:	4809      	ldr	r0, [pc, #36]	; (8001098 <HAL_CAN_MspInit+0x9c>)
 8001074:	f007 f83a 	bl	80080ec <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2105      	movs	r1, #5
 800107c:	2014      	movs	r0, #20
 800107e:	f006 fbfb 	bl	8007878 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001082:	2014      	movs	r0, #20
 8001084:	f006 fc14 	bl	80078b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	; 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40006400 	.word	0x40006400
 8001094:	40023800 	.word	0x40023800
 8001098:	40020400 	.word	0x40020400

0800109c <CAN_enableirq>:
}

/* USER CODE BEGIN 1 */

void CAN_disableirq(void){HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);}
void CAN_enableirq(void){HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);/*HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);*/}
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
 80010a0:	2014      	movs	r0, #20
 80010a2:	f006 fc05 	bl	80078b0 <HAL_NVIC_EnableIRQ>
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
	...

080010ac <CanInit>:

void CanInit(uint32_t id, uint32_t mask, uint8_t EXT_Select)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	4613      	mov	r3, r2
 80010b8:	71fb      	strb	r3, [r7, #7]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 80010ba:	4b1e      	ldr	r3, [pc, #120]	; (8001134 <CanInit+0x88>)
 80010bc:	2200      	movs	r2, #0
 80010be:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80010c0:	4b1c      	ldr	r3, [pc, #112]	; (8001134 <CanInit+0x88>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80010c6:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <CanInit+0x88>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	61da      	str	r2, [r3, #28]
//    sFilterConfig.FilterIdHigh = (id<<3)>>16;
//    sFilterConfig.FilterIdLow = ((id<<3)&0xffff)|(EXT_Select<<2);//(0x1<<2) is extended id check register
//    sFilterConfig.FilterMaskIdHigh = (mask<<3)>>16;
//    sFilterConfig.FilterMaskIdLow = ((mask<<3)&0xffff)|(EXT_Select<<2);
    sFilterConfig.FilterIdHigh = (id<<5);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	015b      	lsls	r3, r3, #5
 80010d0:	4a18      	ldr	r2, [pc, #96]	; (8001134 <CanInit+0x88>)
 80010d2:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = 0;//(0x1<<2) is extended id check register
 80010d4:	4b17      	ldr	r3, [pc, #92]	; (8001134 <CanInit+0x88>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = (mask<<5);
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	015b      	lsls	r3, r3, #5
 80010de:	4a15      	ldr	r2, [pc, #84]	; (8001134 <CanInit+0x88>)
 80010e0:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = 0;
 80010e2:	4b14      	ldr	r3, [pc, #80]	; (8001134 <CanInit+0x88>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <CanInit+0x88>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 80010ee:	4b11      	ldr	r3, [pc, #68]	; (8001134 <CanInit+0x88>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <CanInit+0x88>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	625a      	str	r2, [r3, #36]	; 0x24
    #endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 80010fa:	480f      	ldr	r0, [pc, #60]	; (8001138 <CanInit+0x8c>)
 80010fc:	f005 fe24 	bl	8006d48 <HAL_CAN_Start>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <CanInit+0x5e>
 8001106:	f004 fb43 	bl	8005790 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 800110a:	2102      	movs	r1, #2
 800110c:	480a      	ldr	r0, [pc, #40]	; (8001138 <CanInit+0x8c>)
 800110e:	f006 f881 	bl	8007214 <HAL_CAN_ActivateNotification>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d000      	beq.n	800111a <CanInit+0x6e>
 8001118:	e7fe      	b.n	8001118 <CanInit+0x6c>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800111a:	4906      	ldr	r1, [pc, #24]	; (8001134 <CanInit+0x88>)
 800111c:	4806      	ldr	r0, [pc, #24]	; (8001138 <CanInit+0x8c>)
 800111e:	f005 fd33 	bl	8006b88 <HAL_CAN_ConfigFilter>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <CanInit+0x80>
    {
		/* Filter configuration Error */
		Error_Handler();
 8001128:	f004 fb32 	bl	8005790 <Error_Handler>
    }
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000b70 	.word	0x20000b70
 8001138:	20000b98 	.word	0x20000b98

0800113c <sendCan>:
		Error_Handler();
    }
}

void sendCan(uint32_t ID, int8_t *buf, uint8_t len, uint8_t ext)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b08c      	sub	sp, #48	; 0x30
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	4611      	mov	r1, r2
 8001148:	461a      	mov	r2, r3
 800114a:	460b      	mov	r3, r1
 800114c:	71fb      	strb	r3, [r7, #7]
 800114e:	4613      	mov	r3, r2
 8001150:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 800115e:	79bb      	ldrb	r3, [r7, #6]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <sendCan+0x2c>
 8001164:	2304      	movs	r3, #4
 8001166:	e000      	b.n	800116a <sendCan+0x2e>
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = DISABLE;
 8001170:	2300      	movs	r3, #0
 8001172:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 8001176:	4812      	ldr	r0, [pc, #72]	; (80011c0 <sendCan+0x84>)
 8001178:	f005 ff05 	bl	8006f86 <HAL_CAN_GetTxMailboxesFreeLevel>
 800117c:	4603      	mov	r3, r0
 800117e:	613b      	str	r3, [r7, #16]
    printf("%d: cantx \n", osKernelGetTickCount());
 8001180:	f00a fec0 	bl	800bf04 <osKernelGetTickCount>
 8001184:	4603      	mov	r3, r0
 8001186:	4619      	mov	r1, r3
 8001188:	480e      	ldr	r0, [pc, #56]	; (80011c4 <sendCan+0x88>)
 800118a:	f00f fcd7 	bl	8010b3c <iprintf>
    if(dwTxMailBox == 0){}
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d00d      	beq.n	80011b0 <sendCan+0x74>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	f107 0114 	add.w	r1, r7, #20
 800119c:	68ba      	ldr	r2, [r7, #8]
 800119e:	4808      	ldr	r0, [pc, #32]	; (80011c0 <sendCan+0x84>)
 80011a0:	f005 fe16 	bl	8006dd0 <HAL_CAN_AddTxMessage>
 80011a4:	4603      	mov	r3, r0
 80011a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 80011a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d000      	beq.n	80011b0 <sendCan+0x74>
 80011ae:	e7fe      	b.n	80011ae <sendCan+0x72>
    }
    osDelay(1);//must be
 80011b0:	2001      	movs	r0, #1
 80011b2:	f00b f83f 	bl	800c234 <osDelay>
}
 80011b6:	bf00      	nop
 80011b8:	3730      	adds	r7, #48	; 0x30
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000b98 	.word	0x20000b98
 80011c4:	08014d68 	.word	0x08014d68

080011c8 <SDOMsg>:

void SDOMsg(uint8_t Node_id,uint16_t index, uint8_t subindex, uint32_t msg, uint8_t len)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	603b      	str	r3, [r7, #0]
 80011d0:	4603      	mov	r3, r0
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	460b      	mov	r3, r1
 80011d6:	80bb      	strh	r3, [r7, #4]
 80011d8:	4613      	mov	r3, r2
 80011da:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]

	switch (len) {
 80011e4:	7e3b      	ldrb	r3, [r7, #24]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	d817      	bhi.n	800121c <SDOMsg+0x54>
 80011ec:	a201      	add	r2, pc, #4	; (adr r2, 80011f4 <SDOMsg+0x2c>)
 80011ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f2:	bf00      	nop
 80011f4:	08001205 	.word	0x08001205
 80011f8:	0800120b 	.word	0x0800120b
 80011fc:	08001211 	.word	0x08001211
 8001200:	08001217 	.word	0x08001217
		case 1:
			buf[0]=0x2f;	break;	//1byte
 8001204:	232f      	movs	r3, #47	; 0x2f
 8001206:	723b      	strb	r3, [r7, #8]
 8001208:	e008      	b.n	800121c <SDOMsg+0x54>
		case 2:
			buf[0]=0x2b;	break;	//2byte
 800120a:	232b      	movs	r3, #43	; 0x2b
 800120c:	723b      	strb	r3, [r7, #8]
 800120e:	e005      	b.n	800121c <SDOMsg+0x54>
		case 3:
			buf[0]=0x27;	break;	//3byte
 8001210:	2327      	movs	r3, #39	; 0x27
 8001212:	723b      	strb	r3, [r7, #8]
 8001214:	e002      	b.n	800121c <SDOMsg+0x54>
		case 4:
			buf[0]=0x23;	break;	//4byte
 8001216:	2323      	movs	r3, #35	; 0x23
 8001218:	723b      	strb	r3, [r7, #8]
 800121a:	bf00      	nop
	}

	memcpy(buf+1,&index,2);	//index
 800121c:	f107 0308 	add.w	r3, r7, #8
 8001220:	3301      	adds	r3, #1
 8001222:	88ba      	ldrh	r2, [r7, #4]
 8001224:	801a      	strh	r2, [r3, #0]
	buf[3]=subindex;		//subindex
 8001226:	79bb      	ldrb	r3, [r7, #6]
 8001228:	72fb      	strb	r3, [r7, #11]
	memcpy(buf+4,&msg,len);	//data
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	3304      	adds	r3, #4
 8001230:	7e3a      	ldrb	r2, [r7, #24]
 8001232:	4639      	mov	r1, r7
 8001234:	4618      	mov	r0, r3
 8001236:	f00e ff6c 	bl	8010112 <memcpy>

	sendCan(0x600+Node_id,buf,8,0);
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8001240:	4618      	mov	r0, r3
 8001242:	f107 0108 	add.w	r1, r7, #8
 8001246:	2300      	movs	r3, #0
 8001248:	2208      	movs	r2, #8
 800124a:	f7ff ff77 	bl	800113c <sendCan>
}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop

08001258 <NMT_Mode>:

void NMT_Mode(uint8_t command, uint8_t Node_id)// command 1= pre-operation, 2=operation
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	460a      	mov	r2, r1
 8001262:	71fb      	strb	r3, [r7, #7]
 8001264:	4613      	mov	r3, r2
 8001266:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]


	if(command == 1){buf[0]=0x80;}//enter nmt pre-operational command
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d102      	bne.n	800127c <NMT_Mode+0x24>
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	723b      	strb	r3, [r7, #8]
 800127a:	e001      	b.n	8001280 <NMT_Mode+0x28>
	else{buf[0]=0x01;}//enter nmt operational command for PDO operation
 800127c:	2301      	movs	r3, #1
 800127e:	723b      	strb	r3, [r7, #8]
	buf[1]=Node_id;//node id
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	727b      	strb	r3, [r7, #9]

	sendCan(0, buf, 8, 0);
 8001284:	f107 0108 	add.w	r1, r7, #8
 8001288:	2300      	movs	r3, #0
 800128a:	2208      	movs	r2, #8
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff ff55 	bl	800113c <sendCan>
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <PDOMapping>:


int PDOMapping(uint8_t Node_id, uint16_t PDO_index, MappingPar Param, uint8_t Num_entry)//entry rr
{
 800129c:	b082      	sub	sp, #8
 800129e:	b590      	push	{r4, r7, lr}
 80012a0:	b089      	sub	sp, #36	; 0x24
 80012a2:	af02      	add	r7, sp, #8
 80012a4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80012a8:	e884 000c 	stmia.w	r4, {r2, r3}
 80012ac:	4603      	mov	r3, r0
 80012ae:	71fb      	strb	r3, [r7, #7]
 80012b0:	460b      	mov	r3, r1
 80012b2:	80bb      	strh	r3, [r7, #4]
	uint32_t tmp = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
	uint16_t tmp_TxRx = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	82fb      	strh	r3, [r7, #22]
	uint8_t type = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	757b      	strb	r3, [r7, #21]

	if(Num_entry>=5){printf("Num_entry error: %d\n", Num_entry); return 0;}
 80012c0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d907      	bls.n	80012d8 <PDOMapping+0x3c>
 80012c8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80012cc:	4619      	mov	r1, r3
 80012ce:	4858      	ldr	r0, [pc, #352]	; (8001430 <PDOMapping+0x194>)
 80012d0:	f00f fc34 	bl	8010b3c <iprintf>
 80012d4:	2300      	movs	r3, #0
 80012d6:	e0a4      	b.n	8001422 <PDOMapping+0x186>

	if(PDO_index>=0x1600&&PDO_index<=0x17ff){tmp_TxRx=0x200+0x100*(PDO_index-0x1600); type=0xff;}
 80012d8:	88bb      	ldrh	r3, [r7, #4]
 80012da:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 80012de:	d30d      	bcc.n	80012fc <PDOMapping+0x60>
 80012e0:	88bb      	ldrh	r3, [r7, #4]
 80012e2:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80012e6:	d209      	bcs.n	80012fc <PDOMapping+0x60>
 80012e8:	88bb      	ldrh	r3, [r7, #4]
 80012ea:	f5a3 53af 	sub.w	r3, r3, #5600	; 0x15e0
 80012ee:	3b1e      	subs	r3, #30
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	82fb      	strh	r3, [r7, #22]
 80012f6:	23ff      	movs	r3, #255	; 0xff
 80012f8:	757b      	strb	r3, [r7, #21]
 80012fa:	e021      	b.n	8001340 <PDOMapping+0xa4>
	else if(PDO_index>=0x1a00&&PDO_index<=0x1bff) {
 80012fc:	88bb      	ldrh	r3, [r7, #4]
 80012fe:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8001302:	d316      	bcc.n	8001332 <PDOMapping+0x96>
 8001304:	88bb      	ldrh	r3, [r7, #4]
 8001306:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800130a:	d212      	bcs.n	8001332 <PDOMapping+0x96>
		tmp_TxRx=0x180+0x100*(PDO_index-0x1a00);
 800130c:	88bb      	ldrh	r3, [r7, #4]
 800130e:	f5a3 53d0 	sub.w	r3, r3, #6656	; 0x1a00
 8001312:	b29b      	uxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b29b      	uxth	r3, r3
 8001318:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800131c:	82fb      	strh	r3, [r7, #22]
		if(Param.option==0){type=0xfe;}
 800131e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001322:	2b00      	cmp	r3, #0
 8001324:	d102      	bne.n	800132c <PDOMapping+0x90>
 8001326:	23fe      	movs	r3, #254	; 0xfe
 8001328:	757b      	strb	r3, [r7, #21]
 800132a:	e009      	b.n	8001340 <PDOMapping+0xa4>
		else {type=0xff;}
 800132c:	23ff      	movs	r3, #255	; 0xff
 800132e:	757b      	strb	r3, [r7, #21]
		if(Param.option==0){type=0xfe;}
 8001330:	e006      	b.n	8001340 <PDOMapping+0xa4>
		}
	else {printf("PDO_index error: %d\n", PDO_index); return 0;}
 8001332:	88bb      	ldrh	r3, [r7, #4]
 8001334:	4619      	mov	r1, r3
 8001336:	483f      	ldr	r0, [pc, #252]	; (8001434 <PDOMapping+0x198>)
 8001338:	f00f fc00 	bl	8010b3c <iprintf>
 800133c:	2300      	movs	r3, #0
 800133e:	e070      	b.n	8001422 <PDOMapping+0x186>

	NMT_Mode(PRE_OPERATION, Node_id);//pre-operation mode
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4619      	mov	r1, r3
 8001344:	2001      	movs	r0, #1
 8001346:	f7ff ff87 	bl	8001258 <NMT_Mode>

	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	e05d      	b.n	800140c <PDOMapping+0x170>
		SDOMsg(Node_id, PDO_index, 0, 0, 1);//clear rpdo0 mapping
 8001350:	88b9      	ldrh	r1, [r7, #4]
 8001352:	79f8      	ldrb	r0, [r7, #7]
 8001354:	2301      	movs	r3, #1
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	2300      	movs	r3, #0
 800135a:	2200      	movs	r2, #0
 800135c:	f7ff ff34 	bl	80011c8 <SDOMsg>
		tmp=(0x10000*Param.index[i])+(0x100* Param.subindex[i])+(Param.length[i]);
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	440a      	add	r2, r1
 8001374:	7812      	ldrb	r2, [r2, #0]
 8001376:	4413      	add	r3, r2
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	440a      	add	r2, r1
 8001382:	7812      	ldrb	r2, [r2, #0]
 8001384:	4413      	add	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
		SDOMsg(Node_id, PDO_index, i+1, tmp, 4);
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	3301      	adds	r3, #1
 800138e:	b2da      	uxtb	r2, r3
 8001390:	88b9      	ldrh	r1, [r7, #4]
 8001392:	79f8      	ldrb	r0, [r7, #7]
 8001394:	2304      	movs	r3, #4
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f7ff ff15 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 1, tmp_TxRx+Node_id, 4);//cob-id??
 800139e:	88bb      	ldrh	r3, [r7, #4]
 80013a0:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80013a4:	b299      	uxth	r1, r3
 80013a6:	8afa      	ldrh	r2, [r7, #22]
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	4413      	add	r3, r2
 80013ac:	461a      	mov	r2, r3
 80013ae:	79f8      	ldrb	r0, [r7, #7]
 80013b0:	2304      	movs	r3, #4
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	4613      	mov	r3, r2
 80013b6:	2201      	movs	r2, #1
 80013b8:	f7ff ff06 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 2, type, 1);//transmission type, fix asynchronous with 0xff
 80013bc:	88bb      	ldrh	r3, [r7, #4]
 80013be:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80013c2:	b299      	uxth	r1, r3
 80013c4:	7d7b      	ldrb	r3, [r7, #21]
 80013c6:	79f8      	ldrb	r0, [r7, #7]
 80013c8:	2201      	movs	r2, #1
 80013ca:	9200      	str	r2, [sp, #0]
 80013cc:	2202      	movs	r2, #2
 80013ce:	f7ff fefb 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 3+(Param.option*2), Param.option_time, 2);//not necessary 3= inhibit mode, 5=event timer mode
 80013d2:	88bb      	ldrh	r3, [r7, #4]
 80013d4:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80013d8:	b299      	uxth	r1, r3
 80013da:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	3303      	adds	r3, #3
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80013e8:	461c      	mov	r4, r3
 80013ea:	79f8      	ldrb	r0, [r7, #7]
 80013ec:	2302      	movs	r3, #2
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	4623      	mov	r3, r4
 80013f2:	f7ff fee9 	bl	80011c8 <SDOMsg>
		SDOMsg(Node_id, PDO_index, 0, 0x01, 1);//set rpdo0 mapping
 80013f6:	88b9      	ldrh	r1, [r7, #4]
 80013f8:	79f8      	ldrb	r0, [r7, #7]
 80013fa:	2301      	movs	r3, #1
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	2200      	movs	r2, #0
 8001402:	f7ff fee1 	bl	80011c8 <SDOMsg>
	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	3301      	adds	r3, #1
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	429a      	cmp	r2, r3
 8001414:	db9c      	blt.n	8001350 <PDOMapping+0xb4>
	}

	NMT_Mode(OPERATION, Node_id);//operation mode
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	4619      	mov	r1, r3
 800141a:	2002      	movs	r0, #2
 800141c:	f7ff ff1c 	bl	8001258 <NMT_Mode>

	return 1;
 8001420:	2301      	movs	r3, #1
}
 8001422:	4618      	mov	r0, r3
 8001424:	371c      	adds	r7, #28
 8001426:	46bd      	mov	sp, r7
 8001428:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800142c:	b002      	add	sp, #8
 800142e:	4770      	bx	lr
 8001430:	08014d74 	.word	0x08014d74
 8001434:	08014d8c 	.word	0x08014d8c

08001438 <PDOMsg>:

void PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint8_t *buf, uint8_t length)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	603a      	str	r2, [r7, #0]
 8001440:	461a      	mov	r2, r3
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
 8001446:	460b      	mov	r3, r1
 8001448:	80bb      	strh	r3, [r7, #4]
 800144a:	4613      	mov	r3, r2
 800144c:	71bb      	strb	r3, [r7, #6]
	sendCan((PDO_index-0x1800)+Node_id,buf,length,0);
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	f5a3 52c0 	sub.w	r2, r3, #6144	; 0x1800
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	4413      	add	r3, r2
 8001458:	4618      	mov	r0, r3
 800145a:	79ba      	ldrb	r2, [r7, #6]
 800145c:	2300      	movs	r3, #0
 800145e:	6839      	ldr	r1, [r7, #0]
 8001460:	f7ff fe6c 	bl	800113c <sendCan>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <Vel_PDOMsg>:

void Vel_PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint16_t vel_left, uint16_t vel_right)
{
 800146c:	b590      	push	{r4, r7, lr}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	4604      	mov	r4, r0
 8001474:	4608      	mov	r0, r1
 8001476:	4611      	mov	r1, r2
 8001478:	461a      	mov	r2, r3
 800147a:	4623      	mov	r3, r4
 800147c:	71fb      	strb	r3, [r7, #7]
 800147e:	4603      	mov	r3, r0
 8001480:	80bb      	strh	r3, [r7, #4]
 8001482:	460b      	mov	r3, r1
 8001484:	807b      	strh	r3, [r7, #2]
 8001486:	4613      	mov	r3, r2
 8001488:	803b      	strh	r3, [r7, #0]
	uint8_t buf[8];

	buf[0]=(uint8_t)vel_left;
 800148a:	887b      	ldrh	r3, [r7, #2]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	723b      	strb	r3, [r7, #8]
	buf[1]=(uint8_t)(vel_left>>8);
 8001490:	887b      	ldrh	r3, [r7, #2]
 8001492:	0a1b      	lsrs	r3, r3, #8
 8001494:	b29b      	uxth	r3, r3
 8001496:	b2db      	uxtb	r3, r3
 8001498:	727b      	strb	r3, [r7, #9]
	buf[2]=(uint8_t)vel_right;
 800149a:	883b      	ldrh	r3, [r7, #0]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	72bb      	strb	r3, [r7, #10]
	buf[3]=(uint8_t)(vel_right>>8);
 80014a0:	883b      	ldrh	r3, [r7, #0]
 80014a2:	0a1b      	lsrs	r3, r3, #8
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	72fb      	strb	r3, [r7, #11]

	PDOMsg(Node_id, PDO_index, buf, 4);
 80014aa:	f107 0208 	add.w	r2, r7, #8
 80014ae:	88b9      	ldrh	r1, [r7, #4]
 80014b0:	79f8      	ldrb	r0, [r7, #7]
 80014b2:	2304      	movs	r3, #4
 80014b4:	f7ff ffc0 	bl	8001438 <PDOMsg>
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd90      	pop	{r4, r7, pc}

080014c0 <Tor_OnOff>:


void Tor_OnOff(uint8_t OnOff)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af02      	add	r7, sp, #8
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
	if(OnOff==1){
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d139      	bne.n	8001544 <Tor_OnOff+0x84>
		for(int i=0;i<2;i++){
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	e032      	b.n	800153c <Tor_OnOff+0x7c>
			SDOMsg(i+1,0x6040, 0x0, 0x00, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	3301      	adds	r3, #1
 80014dc:	b2d8      	uxtb	r0, r3
 80014de:	2302      	movs	r3, #2
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2300      	movs	r3, #0
 80014e4:	2200      	movs	r2, #0
 80014e6:	f246 0140 	movw	r1, #24640	; 0x6040
 80014ea:	f7ff fe6d 	bl	80011c8 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x06, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 1: At this time, the low 4-bit status of 6041 is 0001, motor is released;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	3301      	adds	r3, #1
 80014f4:	b2d8      	uxtb	r0, r3
 80014f6:	2302      	movs	r3, #2
 80014f8:	9300      	str	r3, [sp, #0]
 80014fa:	2306      	movs	r3, #6
 80014fc:	2200      	movs	r2, #0
 80014fe:	f246 0140 	movw	r1, #24640	; 0x6040
 8001502:	f7ff fe61 	bl	80011c8 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x07, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 2: At this time, the low 4-bit status of 6041 is 0011, motor is enabled;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	3301      	adds	r3, #1
 800150c:	b2d8      	uxtb	r0, r3
 800150e:	2302      	movs	r3, #2
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	2307      	movs	r3, #7
 8001514:	2200      	movs	r2, #0
 8001516:	f246 0140 	movw	r1, #24640	; 0x6040
 800151a:	f7ff fe55 	bl	80011c8 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x0f, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 3: At this time, the low 4-bit status of 6041 is 0111, motor is enabled;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	3301      	adds	r3, #1
 8001524:	b2d8      	uxtb	r0, r3
 8001526:	2302      	movs	r3, #2
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	230f      	movs	r3, #15
 800152c:	2200      	movs	r2, #0
 800152e:	f246 0140 	movw	r1, #24640	; 0x6040
 8001532:	f7ff fe49 	bl	80011c8 <SDOMsg>
		for(int i=0;i<2;i++){
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3301      	adds	r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2b01      	cmp	r3, #1
 8001540:	ddc9      	ble.n	80014d6 <Tor_OnOff+0x16>
		}
	}
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
}
 8001542:	e014      	b.n	800156e <Tor_OnOff+0xae>
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	e00e      	b.n	8001568 <Tor_OnOff+0xa8>
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	3301      	adds	r3, #1
 8001550:	b2d8      	uxtb	r0, r3
 8001552:	2302      	movs	r3, #2
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	2300      	movs	r3, #0
 8001558:	2200      	movs	r2, #0
 800155a:	f246 0140 	movw	r1, #24640	; 0x6040
 800155e:	f7ff fe33 	bl	80011c8 <SDOMsg>
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	3301      	adds	r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	2b01      	cmp	r3, #1
 800156c:	dded      	ble.n	800154a <Tor_OnOff+0x8a>
}
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Get RX message */
	printf("%d: canrx \n", osKernelGetTickCount());
 8001580:	f00a fcc0 	bl	800bf04 <osKernelGetTickCount>
 8001584:	4603      	mov	r3, r0
 8001586:	4619      	mov	r1, r3
 8001588:	4817      	ldr	r0, [pc, #92]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800158a:	f00f fad7 	bl	8010b3c <iprintf>
	if(FLAG_RxCplt<5)
 800158e:	4b17      	ldr	r3, [pc, #92]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2b04      	cmp	r3, #4
 8001594:	d81a      	bhi.n	80015cc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
	{
		if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header[FLAG_RxCplt], g_uCAN_Rx_Data[FLAG_RxCplt]) != HAL_OK){while(1){;}}
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	4613      	mov	r3, r2
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	1a9b      	subs	r3, r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4a13      	ldr	r2, [pc, #76]	; (80015f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80015a4:	441a      	add	r2, r3
 80015a6:	4b11      	ldr	r3, [pc, #68]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	4911      	ldr	r1, [pc, #68]	; (80015f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80015ae:	440b      	add	r3, r1
 80015b0:	2100      	movs	r1, #0
 80015b2:	4811      	ldr	r0, [pc, #68]	; (80015f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80015b4:	f005 fd1c 	bl	8006ff0 <HAL_CAN_GetRxMessage>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d000      	beq.n	80015c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
 80015be:	e7fe      	b.n	80015be <HAL_CAN_RxFifo0MsgPendingCallback+0x46>
//		printf("%d: RF %d %d %d\n", osKernelGetTickCount(),
//				g_tCan_Rx_Header[FLAG_RxCplt].StdId, g_tCan_Rx_Header[FLAG_RxCplt].ExtId, g_tCan_Rx_Header[FLAG_RxCplt].IDE);
		FLAG_RxCplt++;
 80015c0:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	4a09      	ldr	r2, [pc, #36]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80015c8:	6013      	str	r3, [r2, #0]
//		printf("%d: RF_TC %d %d %d\n", osKernelGetTickCount(),
//						g_tCan_Rx_Header[FLAG_RxCplt].StdId, g_tCan_Rx_Header[FLAG_RxCplt].ExtId, g_tCan_Rx_Header[FLAG_RxCplt].IDE);
	}


}
 80015ca:	e009      	b.n	80015e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
		if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header[6], g_uCAN_Rx_Data[6]) != HAL_OK){while(1){;}}
 80015cc:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80015ce:	4a0c      	ldr	r2, [pc, #48]	; (8001600 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80015d0:	2100      	movs	r1, #0
 80015d2:	4809      	ldr	r0, [pc, #36]	; (80015f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80015d4:	f005 fd0c 	bl	8006ff0 <HAL_CAN_GetRxMessage>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d000      	beq.n	80015e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
 80015de:	e7fe      	b.n	80015de <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	08014da4 	.word	0x08014da4
 80015ec:	20000a94 	.word	0x20000a94
 80015f0:	20000ac8 	.word	0x20000ac8
 80015f4:	20000a98 	.word	0x20000a98
 80015f8:	20000b98 	.word	0x20000b98
 80015fc:	20000ac8 	.word	0x20000ac8
 8001600:	20000b70 	.word	0x20000b70

08001604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	4b27      	ldr	r3, [pc, #156]	; (80016ac <MX_DMA_Init+0xa8>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	4a26      	ldr	r2, [pc, #152]	; (80016ac <MX_DMA_Init+0xa8>)
 8001614:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001618:	6313      	str	r3, [r2, #48]	; 0x30
 800161a:	4b24      	ldr	r3, [pc, #144]	; (80016ac <MX_DMA_Init+0xa8>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	603b      	str	r3, [r7, #0]
 800162a:	4b20      	ldr	r3, [pc, #128]	; (80016ac <MX_DMA_Init+0xa8>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a1f      	ldr	r2, [pc, #124]	; (80016ac <MX_DMA_Init+0xa8>)
 8001630:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <MX_DMA_Init+0xa8>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2105      	movs	r1, #5
 8001646:	200e      	movs	r0, #14
 8001648:	f006 f916 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800164c:	200e      	movs	r0, #14
 800164e:	f006 f92f 	bl	80078b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2105      	movs	r1, #5
 8001656:	2011      	movs	r0, #17
 8001658:	f006 f90e 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800165c:	2011      	movs	r0, #17
 800165e:	f006 f927 	bl	80078b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2105      	movs	r1, #5
 8001666:	203a      	movs	r0, #58	; 0x3a
 8001668:	f006 f906 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800166c:	203a      	movs	r0, #58	; 0x3a
 800166e:	f006 f91f 	bl	80078b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2105      	movs	r1, #5
 8001676:	203b      	movs	r0, #59	; 0x3b
 8001678:	f006 f8fe 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800167c:	203b      	movs	r0, #59	; 0x3b
 800167e:	f006 f917 	bl	80078b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2105      	movs	r1, #5
 8001686:	203c      	movs	r0, #60	; 0x3c
 8001688:	f006 f8f6 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800168c:	203c      	movs	r0, #60	; 0x3c
 800168e:	f006 f90f 	bl	80078b0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2105      	movs	r1, #5
 8001696:	2046      	movs	r0, #70	; 0x46
 8001698:	f006 f8ee 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800169c:	2046      	movs	r0, #70	; 0x46
 800169e:	f006 f907 	bl	80078b0 <HAL_NVIC_EnableIRQ>

}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40023800 	.word	0x40023800

080016b0 <fanInit>:

#include <fan.h>


void fanInit(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
    //HAL_TIMEx_OCN_Start(&htim1, TIM_CHANNEL_1);//stm32f103
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016b4:	2100      	movs	r1, #0
 80016b6:	4802      	ldr	r0, [pc, #8]	; (80016c0 <fanInit+0x10>)
 80016b8:	f007 fd88 	bl	80091cc <HAL_TIM_PWM_Start>
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000da8 	.word	0x20000da8

080016c4 <fanOn>:

void fanOn(uint8_t duty)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
	if(duty>=100){duty = 100;}
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	2b63      	cmp	r3, #99	; 0x63
 80016d2:	d901      	bls.n	80016d8 <fanOn+0x14>
 80016d4:	2364      	movs	r3, #100	; 0x64
 80016d6:	71fb      	strb	r3, [r7, #7]

	if(duty==0){htim1.Instance->CCR1 = 0;}
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d104      	bne.n	80016e8 <fanOn+0x24>
 80016de:	4b07      	ldr	r3, [pc, #28]	; (80016fc <fanOn+0x38>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2200      	movs	r2, #0
 80016e4:	635a      	str	r2, [r3, #52]	; 0x34
	else {htim1.Instance->CCR1 = duty;}//write gogo
}
 80016e6:	e003      	b.n	80016f0 <fanOn+0x2c>
	else {htim1.Instance->CCR1 = duty;}//write gogo
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <fanOn+0x38>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	79fa      	ldrb	r2, [r7, #7]
 80016ee:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	20000da8 	.word	0x20000da8

08001700 <debugcansend>:

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */

void debugcansend(int8_t * tmp)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	int8_t buf[8]={0,};
 8001708:	2300      	movs	r3, #0
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
	memcpy(buf, tmp, sizeof(tmp));
 8001714:	60bb      	str	r3, [r7, #8]

	sendCan(0x3e8, buf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)
 8001716:	f107 0108 	add.w	r1, r7, #8
 800171a:	2300      	movs	r3, #0
 800171c:	2208      	movs	r2, #8
 800171e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001722:	f7ff fd0b 	bl	800113c <sendCan>
}
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <Cal_Real_cmd>:
void Cal_Real_cmd(void)
{
 8001730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001734:	b090      	sub	sp, #64	; 0x40
 8001736:	af00      	add	r7, sp, #0

	double tempL;
	double tempR;

	tempL=(double)(Tmp_cmd_FL+Tmp_cmd_RL)/(2*10);
 8001738:	4bbf      	ldr	r3, [pc, #764]	; (8001a38 <Cal_Real_cmd+0x308>)
 800173a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173e:	461a      	mov	r2, r3
 8001740:	4bbe      	ldr	r3, [pc, #760]	; (8001a3c <Cal_Real_cmd+0x30c>)
 8001742:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001746:	4413      	add	r3, r2
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe feeb 	bl	8000524 <__aeabi_i2d>
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	4bbb      	ldr	r3, [pc, #748]	; (8001a40 <Cal_Real_cmd+0x310>)
 8001754:	f7ff f87a 	bl	800084c <__aeabi_ddiv>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	tempR=-(double)(Tmp_cmd_FR+Tmp_cmd_RR)/(2*10);
 8001760:	4bb8      	ldr	r3, [pc, #736]	; (8001a44 <Cal_Real_cmd+0x314>)
 8001762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001766:	461a      	mov	r2, r3
 8001768:	4bb7      	ldr	r3, [pc, #732]	; (8001a48 <Cal_Real_cmd+0x318>)
 800176a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800176e:	4413      	add	r3, r2
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe fed7 	bl	8000524 <__aeabi_i2d>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4614      	mov	r4, r2
 800177c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	4bae      	ldr	r3, [pc, #696]	; (8001a40 <Cal_Real_cmd+0x310>)
 8001786:	4620      	mov	r0, r4
 8001788:	4629      	mov	r1, r5
 800178a:	f7ff f85f 	bl	800084c <__aeabi_ddiv>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(angle_rad_c == 0){
 8001796:	4bad      	ldr	r3, [pc, #692]	; (8001a4c <Cal_Real_cmd+0x31c>)
 8001798:	e9d3 0100 	ldrd	r0, r1, [r3]
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	f7ff f990 	bl	8000ac8 <__aeabi_dcmpeq>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d047      	beq.n	800183e <Cal_Real_cmd+0x10e>

	//Real_cmd_v_x = C_2PIRxINv60*((tempL+tempR)/2)*fabs(cos(ANGLE_RAD_A));
	Real_cmd_v_x = C_2PIRxINv60*((tempL+tempR)/2)*fabs(cos(ANGLE_RAD_A));
 80017ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80017b2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80017b6:	f7fe fd69 	bl	800028c <__adddf3>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017ca:	f7ff f83f 	bl	800084c <__aeabi_ddiv>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	4610      	mov	r0, r2
 80017d4:	4619      	mov	r1, r3
 80017d6:	a390      	add	r3, pc, #576	; (adr r3, 8001a18 <Cal_Real_cmd+0x2e8>)
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	f7fe ff0c 	bl	80005f8 <__aeabi_dmul>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	4614      	mov	r4, r2
 80017e6:	461d      	mov	r5, r3
 80017e8:	4b99      	ldr	r3, [pc, #612]	; (8001a50 <Cal_Real_cmd+0x320>)
 80017ea:	ed93 7b00 	vldr	d7, [r3]
 80017ee:	4b99      	ldr	r3, [pc, #612]	; (8001a54 <Cal_Real_cmd+0x324>)
 80017f0:	ed93 6b00 	vldr	d6, [r3]
 80017f4:	eeb0 1a46 	vmov.f32	s2, s12
 80017f8:	eef0 1a66 	vmov.f32	s3, s13
 80017fc:	eeb0 0a47 	vmov.f32	s0, s14
 8001800:	eef0 0a67 	vmov.f32	s1, s15
 8001804:	f011 fb60 	bl	8012ec8 <atan2>
 8001808:	eeb0 7a40 	vmov.f32	s14, s0
 800180c:	eef0 7a60 	vmov.f32	s15, s1
 8001810:	eeb0 0a47 	vmov.f32	s0, s14
 8001814:	eef0 0a67 	vmov.f32	s1, s15
 8001818:	f011 f9fa 	bl	8012c10 <cos>
 800181c:	ec53 2b10 	vmov	r2, r3, d0
 8001820:	4690      	mov	r8, r2
 8001822:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001826:	4642      	mov	r2, r8
 8001828:	464b      	mov	r3, r9
 800182a:	4620      	mov	r0, r4
 800182c:	4629      	mov	r1, r5
 800182e:	f7fe fee3 	bl	80005f8 <__aeabi_dmul>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4988      	ldr	r1, [pc, #544]	; (8001a58 <Cal_Real_cmd+0x328>)
 8001838:	e9c1 2300 	strd	r2, r3, [r1]
 800183c:	e3fa      	b.n	8002034 <Cal_Real_cmd+0x904>
//	double real_angle_c;
//	double real_angle_i;
//	double real_angle_o;
	}
	else{
		if((tempL<tempR)  &&  ((tempL>0) && (tempR>0))){
 800183e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001842:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001846:	f7ff f949 	bl	8000adc <__aeabi_dcmplt>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 810b 	beq.w	8001a68 <Cal_Real_cmd+0x338>
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	f04f 0300 	mov.w	r3, #0
 800185a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800185e:	f7ff f95b 	bl	8000b18 <__aeabi_dcmpgt>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	f000 80ff 	beq.w	8001a68 <Cal_Real_cmd+0x338>
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	f04f 0300 	mov.w	r3, #0
 8001872:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001876:	f7ff f94f 	bl	8000b18 <__aeabi_dcmpgt>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	f000 80f3 	beq.w	8001a68 <Cal_Real_cmd+0x338>
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1))
 8001882:	4b76      	ldr	r3, [pc, #472]	; (8001a5c <Cal_Real_cmd+0x32c>)
 8001884:	ed93 7b00 	vldr	d7, [r3]
 8001888:	eeb0 0a47 	vmov.f32	s0, s14
 800188c:	eef0 0a67 	vmov.f32	s1, s15
 8001890:	f011 fa5a 	bl	8012d48 <sin>
 8001894:	ec51 0b10 	vmov	r0, r1, d0
 8001898:	a361      	add	r3, pc, #388	; (adr r3, 8001a20 <Cal_Real_cmd+0x2f0>)
 800189a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800189e:	f7ff f91d 	bl	8000adc <__aeabi_dcmplt>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d05a      	beq.n	800195e <Cal_Real_cmd+0x22e>
 80018a8:	4b6c      	ldr	r3, [pc, #432]	; (8001a5c <Cal_Real_cmd+0x32c>)
 80018aa:	ed93 7b00 	vldr	d7, [r3]
 80018ae:	eeb0 0a47 	vmov.f32	s0, s14
 80018b2:	eef0 0a67 	vmov.f32	s1, s15
 80018b6:	f011 fa47 	bl	8012d48 <sin>
 80018ba:	ec51 0b10 	vmov	r0, r1, d0
 80018be:	a35a      	add	r3, pc, #360	; (adr r3, 8001a28 <Cal_Real_cmd+0x2f8>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7ff f928 	bl	8000b18 <__aeabi_dcmpgt>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d047      	beq.n	800195e <Cal_Real_cmd+0x22e>
			{
				Real_cmd_v_x = C_2PIRxINv60*((tempL+tempR)/2)*fabs(cos(ANGLE_RAD_A));
 80018ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80018d2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80018d6:	f7fe fcd9 	bl	800028c <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018ea:	f7fe ffaf 	bl	800084c <__aeabi_ddiv>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	a348      	add	r3, pc, #288	; (adr r3, 8001a18 <Cal_Real_cmd+0x2e8>)
 80018f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fc:	f7fe fe7c 	bl	80005f8 <__aeabi_dmul>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4614      	mov	r4, r2
 8001906:	461d      	mov	r5, r3
 8001908:	4b51      	ldr	r3, [pc, #324]	; (8001a50 <Cal_Real_cmd+0x320>)
 800190a:	ed93 7b00 	vldr	d7, [r3]
 800190e:	4b51      	ldr	r3, [pc, #324]	; (8001a54 <Cal_Real_cmd+0x324>)
 8001910:	ed93 6b00 	vldr	d6, [r3]
 8001914:	eeb0 1a46 	vmov.f32	s2, s12
 8001918:	eef0 1a66 	vmov.f32	s3, s13
 800191c:	eeb0 0a47 	vmov.f32	s0, s14
 8001920:	eef0 0a67 	vmov.f32	s1, s15
 8001924:	f011 fad0 	bl	8012ec8 <atan2>
 8001928:	eeb0 7a40 	vmov.f32	s14, s0
 800192c:	eef0 7a60 	vmov.f32	s15, s1
 8001930:	eeb0 0a47 	vmov.f32	s0, s14
 8001934:	eef0 0a67 	vmov.f32	s1, s15
 8001938:	f011 f96a 	bl	8012c10 <cos>
 800193c:	ec53 2b10 	vmov	r2, r3, d0
 8001940:	4692      	mov	sl, r2
 8001942:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8001946:	4652      	mov	r2, sl
 8001948:	465b      	mov	r3, fp
 800194a:	4620      	mov	r0, r4
 800194c:	4629      	mov	r1, r5
 800194e:	f7fe fe53 	bl	80005f8 <__aeabi_dmul>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4940      	ldr	r1, [pc, #256]	; (8001a58 <Cal_Real_cmd+0x328>)
 8001958:	e9c1 2300 	strd	r2, r3, [r1]
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1))
 800195c:	e36a      	b.n	8002034 <Cal_Real_cmd+0x904>
				//printf("%d:Real_cmd_v_x 221 %f %f %f %f %f\n", osKernelGetTickCount(), Real_cmd_v_x, tempL, tempL, sin(real_angle_i), sin(real_angle_c));
			}
			else{
				Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempL)
 800195e:	4b40      	ldr	r3, [pc, #256]	; (8001a60 <Cal_Real_cmd+0x330>)
 8001960:	ed93 7b00 	vldr	d7, [r3]
 8001964:	eeb0 0a47 	vmov.f32	s0, s14
 8001968:	eef0 0a67 	vmov.f32	s1, s15
 800196c:	f011 f9ec 	bl	8012d48 <sin>
 8001970:	ec55 4b10 	vmov	r4, r5, d0
 8001974:	4b39      	ldr	r3, [pc, #228]	; (8001a5c <Cal_Real_cmd+0x32c>)
 8001976:	ed93 7b00 	vldr	d7, [r3]
 800197a:	eeb0 0a47 	vmov.f32	s0, s14
 800197e:	eef0 0a67 	vmov.f32	s1, s15
 8001982:	f011 f9e1 	bl	8012d48 <sin>
 8001986:	ec53 2b10 	vmov	r2, r3, d0
 800198a:	4620      	mov	r0, r4
 800198c:	4629      	mov	r1, r5
 800198e:	f7fe ff5d 	bl	800084c <__aeabi_ddiv>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4610      	mov	r0, r2
 8001998:	4619      	mov	r1, r3
 800199a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800199e:	f7fe fe2b 	bl	80005f8 <__aeabi_dmul>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4614      	mov	r4, r2
 80019a8:	461d      	mov	r5, r3
								+((sin(real_angle_o)/sin(real_angle_c))*tempR));
 80019aa:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <Cal_Real_cmd+0x334>)
 80019ac:	ed93 7b00 	vldr	d7, [r3]
 80019b0:	eeb0 0a47 	vmov.f32	s0, s14
 80019b4:	eef0 0a67 	vmov.f32	s1, s15
 80019b8:	f011 f9c6 	bl	8012d48 <sin>
 80019bc:	ec59 8b10 	vmov	r8, r9, d0
 80019c0:	4b26      	ldr	r3, [pc, #152]	; (8001a5c <Cal_Real_cmd+0x32c>)
 80019c2:	ed93 7b00 	vldr	d7, [r3]
 80019c6:	eeb0 0a47 	vmov.f32	s0, s14
 80019ca:	eef0 0a67 	vmov.f32	s1, s15
 80019ce:	f011 f9bb 	bl	8012d48 <sin>
 80019d2:	ec53 2b10 	vmov	r2, r3, d0
 80019d6:	4640      	mov	r0, r8
 80019d8:	4649      	mov	r1, r9
 80019da:	f7fe ff37 	bl	800084c <__aeabi_ddiv>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80019ea:	f7fe fe05 	bl	80005f8 <__aeabi_dmul>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4620      	mov	r0, r4
 80019f4:	4629      	mov	r1, r5
 80019f6:	f7fe fc49 	bl	800028c <__adddf3>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4610      	mov	r0, r2
 8001a00:	4619      	mov	r1, r3
				Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempL)
 8001a02:	a30b      	add	r3, pc, #44	; (adr r3, 8001a30 <Cal_Real_cmd+0x300>)
 8001a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a08:	f7fe fdf6 	bl	80005f8 <__aeabi_dmul>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4911      	ldr	r1, [pc, #68]	; (8001a58 <Cal_Real_cmd+0x328>)
 8001a12:	e9c1 2300 	strd	r2, r3, [r1]
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1))
 8001a16:	e30d      	b.n	8002034 <Cal_Real_cmd+0x904>
 8001a18:	198abd1e 	.word	0x198abd1e
 8001a1c:	40221dd4 	.word	0x40221dd4
 8001a20:	9999999a 	.word	0x9999999a
 8001a24:	3fb99999 	.word	0x3fb99999
 8001a28:	9999999a 	.word	0x9999999a
 8001a2c:	bfb99999 	.word	0xbfb99999
 8001a30:	198abd1e 	.word	0x198abd1e
 8001a34:	40121dd4 	.word	0x40121dd4
 8001a38:	20000c68 	.word	0x20000c68
 8001a3c:	20000c6c 	.word	0x20000c6c
 8001a40:	40340000 	.word	0x40340000
 8001a44:	20000c6a 	.word	0x20000c6a
 8001a48:	20000c6e 	.word	0x20000c6e
 8001a4c:	20000c08 	.word	0x20000c08
 8001a50:	20000c38 	.word	0x20000c38
 8001a54:	20000c20 	.word	0x20000c20
 8001a58:	20000c50 	.word	0x20000c50
 8001a5c:	20000bf0 	.word	0x20000bf0
 8001a60:	20000bf8 	.word	0x20000bf8
 8001a64:	20000c00 	.word	0x20000c00
				//printf("%d:Real_cmd_v_x 222 %f %f %f %f %f\n", osKernelGetTickCount(), Real_cmd_v_x, tempL, tempL, sin(real_angle_i), sin(real_angle_c));
			}

		}

		else if((tempL>tempR)  &&  ((tempL>0) && (tempR>0))){
 8001a68:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a6c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001a70:	f7ff f852 	bl	8000b18 <__aeabi_dcmpgt>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f000 80e4 	beq.w	8001c44 <Cal_Real_cmd+0x514>
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	f04f 0300 	mov.w	r3, #0
 8001a84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001a88:	f7ff f846 	bl	8000b18 <__aeabi_dcmpgt>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 80d8 	beq.w	8001c44 <Cal_Real_cmd+0x514>
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001aa0:	f7ff f83a 	bl	8000b18 <__aeabi_dcmpgt>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 80cc 	beq.w	8001c44 <Cal_Real_cmd+0x514>
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1)){
 8001aac:	4bb6      	ldr	r3, [pc, #728]	; (8001d88 <Cal_Real_cmd+0x658>)
 8001aae:	ed93 7b00 	vldr	d7, [r3]
 8001ab2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ab6:	eef0 0a67 	vmov.f32	s1, s15
 8001aba:	f011 f945 	bl	8012d48 <sin>
 8001abe:	ec51 0b10 	vmov	r0, r1, d0
 8001ac2:	a3a9      	add	r3, pc, #676	; (adr r3, 8001d68 <Cal_Real_cmd+0x638>)
 8001ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac8:	f7ff f808 	bl	8000adc <__aeabi_dcmplt>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d05b      	beq.n	8001b8a <Cal_Real_cmd+0x45a>
 8001ad2:	4bad      	ldr	r3, [pc, #692]	; (8001d88 <Cal_Real_cmd+0x658>)
 8001ad4:	ed93 7b00 	vldr	d7, [r3]
 8001ad8:	eeb0 0a47 	vmov.f32	s0, s14
 8001adc:	eef0 0a67 	vmov.f32	s1, s15
 8001ae0:	f011 f932 	bl	8012d48 <sin>
 8001ae4:	ec51 0b10 	vmov	r0, r1, d0
 8001ae8:	a3a1      	add	r3, pc, #644	; (adr r3, 8001d70 <Cal_Real_cmd+0x640>)
 8001aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aee:	f7ff f813 	bl	8000b18 <__aeabi_dcmpgt>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d048      	beq.n	8001b8a <Cal_Real_cmd+0x45a>
				Real_cmd_v_x = C_2PIRxINv60*((tempL+tempR)/2)*fabs(cos(ANGLE_RAD_A));
 8001af8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001afc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001b00:	f7fe fbc4 	bl	800028c <__adddf3>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	4610      	mov	r0, r2
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b14:	f7fe fe9a 	bl	800084c <__aeabi_ddiv>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4610      	mov	r0, r2
 8001b1e:	4619      	mov	r1, r3
 8001b20:	a395      	add	r3, pc, #596	; (adr r3, 8001d78 <Cal_Real_cmd+0x648>)
 8001b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b26:	f7fe fd67 	bl	80005f8 <__aeabi_dmul>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4614      	mov	r4, r2
 8001b30:	461d      	mov	r5, r3
 8001b32:	4b96      	ldr	r3, [pc, #600]	; (8001d8c <Cal_Real_cmd+0x65c>)
 8001b34:	ed93 7b00 	vldr	d7, [r3]
 8001b38:	4b95      	ldr	r3, [pc, #596]	; (8001d90 <Cal_Real_cmd+0x660>)
 8001b3a:	ed93 6b00 	vldr	d6, [r3]
 8001b3e:	eeb0 1a46 	vmov.f32	s2, s12
 8001b42:	eef0 1a66 	vmov.f32	s3, s13
 8001b46:	eeb0 0a47 	vmov.f32	s0, s14
 8001b4a:	eef0 0a67 	vmov.f32	s1, s15
 8001b4e:	f011 f9bb 	bl	8012ec8 <atan2>
 8001b52:	eeb0 7a40 	vmov.f32	s14, s0
 8001b56:	eef0 7a60 	vmov.f32	s15, s1
 8001b5a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b5e:	eef0 0a67 	vmov.f32	s1, s15
 8001b62:	f011 f855 	bl	8012c10 <cos>
 8001b66:	ec53 2b10 	vmov	r2, r3, d0
 8001b6a:	62ba      	str	r2, [r7, #40]	; 0x28
 8001b6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b76:	4620      	mov	r0, r4
 8001b78:	4629      	mov	r1, r5
 8001b7a:	f7fe fd3d 	bl	80005f8 <__aeabi_dmul>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4984      	ldr	r1, [pc, #528]	; (8001d94 <Cal_Real_cmd+0x664>)
 8001b84:	e9c1 2300 	strd	r2, r3, [r1]
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1)){
 8001b88:	e254      	b.n	8002034 <Cal_Real_cmd+0x904>
							//	printf("%d:Real_cmd_v_x 331 %f %f %f %f %f\n", osKernelGetTickCount(), Real_cmd_v_x, tempL, tempL, sin(real_angle_i), sin(real_angle_c));
			}
			else{
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempR)
 8001b8a:	4b83      	ldr	r3, [pc, #524]	; (8001d98 <Cal_Real_cmd+0x668>)
 8001b8c:	ed93 7b00 	vldr	d7, [r3]
 8001b90:	eeb0 0a47 	vmov.f32	s0, s14
 8001b94:	eef0 0a67 	vmov.f32	s1, s15
 8001b98:	f011 f8d6 	bl	8012d48 <sin>
 8001b9c:	ec55 4b10 	vmov	r4, r5, d0
 8001ba0:	4b79      	ldr	r3, [pc, #484]	; (8001d88 <Cal_Real_cmd+0x658>)
 8001ba2:	ed93 7b00 	vldr	d7, [r3]
 8001ba6:	eeb0 0a47 	vmov.f32	s0, s14
 8001baa:	eef0 0a67 	vmov.f32	s1, s15
 8001bae:	f011 f8cb 	bl	8012d48 <sin>
 8001bb2:	ec53 2b10 	vmov	r2, r3, d0
 8001bb6:	4620      	mov	r0, r4
 8001bb8:	4629      	mov	r1, r5
 8001bba:	f7fe fe47 	bl	800084c <__aeabi_ddiv>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001bca:	f7fe fd15 	bl	80005f8 <__aeabi_dmul>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4614      	mov	r4, r2
 8001bd4:	461d      	mov	r5, r3
							+((sin(real_angle_o)/sin(real_angle_c))*tempL));
 8001bd6:	4b71      	ldr	r3, [pc, #452]	; (8001d9c <Cal_Real_cmd+0x66c>)
 8001bd8:	ed93 7b00 	vldr	d7, [r3]
 8001bdc:	eeb0 0a47 	vmov.f32	s0, s14
 8001be0:	eef0 0a67 	vmov.f32	s1, s15
 8001be4:	f011 f8b0 	bl	8012d48 <sin>
 8001be8:	ec59 8b10 	vmov	r8, r9, d0
 8001bec:	4b66      	ldr	r3, [pc, #408]	; (8001d88 <Cal_Real_cmd+0x658>)
 8001bee:	ed93 7b00 	vldr	d7, [r3]
 8001bf2:	eeb0 0a47 	vmov.f32	s0, s14
 8001bf6:	eef0 0a67 	vmov.f32	s1, s15
 8001bfa:	f011 f8a5 	bl	8012d48 <sin>
 8001bfe:	ec53 2b10 	vmov	r2, r3, d0
 8001c02:	4640      	mov	r0, r8
 8001c04:	4649      	mov	r1, r9
 8001c06:	f7fe fe21 	bl	800084c <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4610      	mov	r0, r2
 8001c10:	4619      	mov	r1, r3
 8001c12:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001c16:	f7fe fcef 	bl	80005f8 <__aeabi_dmul>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4620      	mov	r0, r4
 8001c20:	4629      	mov	r1, r5
 8001c22:	f7fe fb33 	bl	800028c <__adddf3>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4610      	mov	r0, r2
 8001c2c:	4619      	mov	r1, r3
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempR)
 8001c2e:	a354      	add	r3, pc, #336	; (adr r3, 8001d80 <Cal_Real_cmd+0x650>)
 8001c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c34:	f7fe fce0 	bl	80005f8 <__aeabi_dmul>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4955      	ldr	r1, [pc, #340]	; (8001d94 <Cal_Real_cmd+0x664>)
 8001c3e:	e9c1 2300 	strd	r2, r3, [r1]
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1)){
 8001c42:	e1f7      	b.n	8002034 <Cal_Real_cmd+0x904>
			//printf("%d:Real_cmd_v_x 332 %f %f %f %f %f\n", osKernelGetTickCount(), Real_cmd_v_x, tempL, tempL, sin(real_angle_i), sin(real_angle_c));
			}
		}

		else if((tempL<tempR)  &&  ((tempL<0) && (tempR<0))){
 8001c44:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c48:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001c4c:	f7fe ff46 	bl	8000adc <__aeabi_dcmplt>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f000 8101 	beq.w	8001e5a <Cal_Real_cmd+0x72a>
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	f04f 0300 	mov.w	r3, #0
 8001c60:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001c64:	f7fe ff3a 	bl	8000adc <__aeabi_dcmplt>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 80f5 	beq.w	8001e5a <Cal_Real_cmd+0x72a>
 8001c70:	f04f 0200 	mov.w	r2, #0
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c7c:	f7fe ff2e 	bl	8000adc <__aeabi_dcmplt>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f000 80e9 	beq.w	8001e5a <Cal_Real_cmd+0x72a>
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1)){
 8001c88:	4b3f      	ldr	r3, [pc, #252]	; (8001d88 <Cal_Real_cmd+0x658>)
 8001c8a:	ed93 7b00 	vldr	d7, [r3]
 8001c8e:	eeb0 0a47 	vmov.f32	s0, s14
 8001c92:	eef0 0a67 	vmov.f32	s1, s15
 8001c96:	f011 f857 	bl	8012d48 <sin>
 8001c9a:	ec51 0b10 	vmov	r0, r1, d0
 8001c9e:	a332      	add	r3, pc, #200	; (adr r3, 8001d68 <Cal_Real_cmd+0x638>)
 8001ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca4:	f7fe ff1a 	bl	8000adc <__aeabi_dcmplt>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d078      	beq.n	8001da0 <Cal_Real_cmd+0x670>
 8001cae:	4b36      	ldr	r3, [pc, #216]	; (8001d88 <Cal_Real_cmd+0x658>)
 8001cb0:	ed93 7b00 	vldr	d7, [r3]
 8001cb4:	eeb0 0a47 	vmov.f32	s0, s14
 8001cb8:	eef0 0a67 	vmov.f32	s1, s15
 8001cbc:	f011 f844 	bl	8012d48 <sin>
 8001cc0:	ec51 0b10 	vmov	r0, r1, d0
 8001cc4:	a32a      	add	r3, pc, #168	; (adr r3, 8001d70 <Cal_Real_cmd+0x640>)
 8001cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cca:	f7fe ff25 	bl	8000b18 <__aeabi_dcmpgt>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d065      	beq.n	8001da0 <Cal_Real_cmd+0x670>
				Real_cmd_v_x = C_2PIRxINv60*((tempL+tempR)/2)*fabs(cos(ANGLE_RAD_A));
 8001cd4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cd8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001cdc:	f7fe fad6 	bl	800028c <__adddf3>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cf0:	f7fe fdac 	bl	800084c <__aeabi_ddiv>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	a31e      	add	r3, pc, #120	; (adr r3, 8001d78 <Cal_Real_cmd+0x648>)
 8001cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d02:	f7fe fc79 	bl	80005f8 <__aeabi_dmul>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4614      	mov	r4, r2
 8001d0c:	461d      	mov	r5, r3
 8001d0e:	4b1f      	ldr	r3, [pc, #124]	; (8001d8c <Cal_Real_cmd+0x65c>)
 8001d10:	ed93 7b00 	vldr	d7, [r3]
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <Cal_Real_cmd+0x660>)
 8001d16:	ed93 6b00 	vldr	d6, [r3]
 8001d1a:	eeb0 1a46 	vmov.f32	s2, s12
 8001d1e:	eef0 1a66 	vmov.f32	s3, s13
 8001d22:	eeb0 0a47 	vmov.f32	s0, s14
 8001d26:	eef0 0a67 	vmov.f32	s1, s15
 8001d2a:	f011 f8cd 	bl	8012ec8 <atan2>
 8001d2e:	eeb0 7a40 	vmov.f32	s14, s0
 8001d32:	eef0 7a60 	vmov.f32	s15, s1
 8001d36:	eeb0 0a47 	vmov.f32	s0, s14
 8001d3a:	eef0 0a67 	vmov.f32	s1, s15
 8001d3e:	f010 ff67 	bl	8012c10 <cos>
 8001d42:	ec53 2b10 	vmov	r2, r3, d0
 8001d46:	623a      	str	r2, [r7, #32]
 8001d48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d52:	4620      	mov	r0, r4
 8001d54:	4629      	mov	r1, r5
 8001d56:	f7fe fc4f 	bl	80005f8 <__aeabi_dmul>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	490d      	ldr	r1, [pc, #52]	; (8001d94 <Cal_Real_cmd+0x664>)
 8001d60:	e9c1 2300 	strd	r2, r3, [r1]
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1)){
 8001d64:	e166      	b.n	8002034 <Cal_Real_cmd+0x904>
 8001d66:	bf00      	nop
 8001d68:	9999999a 	.word	0x9999999a
 8001d6c:	3fb99999 	.word	0x3fb99999
 8001d70:	9999999a 	.word	0x9999999a
 8001d74:	bfb99999 	.word	0xbfb99999
 8001d78:	198abd1e 	.word	0x198abd1e
 8001d7c:	40221dd4 	.word	0x40221dd4
 8001d80:	198abd1e 	.word	0x198abd1e
 8001d84:	40121dd4 	.word	0x40121dd4
 8001d88:	20000bf0 	.word	0x20000bf0
 8001d8c:	20000c38 	.word	0x20000c38
 8001d90:	20000c20 	.word	0x20000c20
 8001d94:	20000c50 	.word	0x20000c50
 8001d98:	20000bf8 	.word	0x20000bf8
 8001d9c:	20000c00 	.word	0x20000c00
				//				printf("%d:Real_cmd_v_x 441 %f %f %f %f %f\n", osKernelGetTickCount(), Real_cmd_v_x, tempL, tempL, sin(real_angle_i), sin(real_angle_c));
			}
			else{
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempR)
 8001da0:	4bcb      	ldr	r3, [pc, #812]	; (80020d0 <Cal_Real_cmd+0x9a0>)
 8001da2:	ed93 7b00 	vldr	d7, [r3]
 8001da6:	eeb0 0a47 	vmov.f32	s0, s14
 8001daa:	eef0 0a67 	vmov.f32	s1, s15
 8001dae:	f010 ffcb 	bl	8012d48 <sin>
 8001db2:	ec55 4b10 	vmov	r4, r5, d0
 8001db6:	4bc7      	ldr	r3, [pc, #796]	; (80020d4 <Cal_Real_cmd+0x9a4>)
 8001db8:	ed93 7b00 	vldr	d7, [r3]
 8001dbc:	eeb0 0a47 	vmov.f32	s0, s14
 8001dc0:	eef0 0a67 	vmov.f32	s1, s15
 8001dc4:	f010 ffc0 	bl	8012d48 <sin>
 8001dc8:	ec53 2b10 	vmov	r2, r3, d0
 8001dcc:	4620      	mov	r0, r4
 8001dce:	4629      	mov	r1, r5
 8001dd0:	f7fe fd3c 	bl	800084c <__aeabi_ddiv>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4610      	mov	r0, r2
 8001dda:	4619      	mov	r1, r3
 8001ddc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001de0:	f7fe fc0a 	bl	80005f8 <__aeabi_dmul>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4614      	mov	r4, r2
 8001dea:	461d      	mov	r5, r3
				+((sin(real_angle_o)/sin(real_angle_c))*tempL));
 8001dec:	4bba      	ldr	r3, [pc, #744]	; (80020d8 <Cal_Real_cmd+0x9a8>)
 8001dee:	ed93 7b00 	vldr	d7, [r3]
 8001df2:	eeb0 0a47 	vmov.f32	s0, s14
 8001df6:	eef0 0a67 	vmov.f32	s1, s15
 8001dfa:	f010 ffa5 	bl	8012d48 <sin>
 8001dfe:	ec59 8b10 	vmov	r8, r9, d0
 8001e02:	4bb4      	ldr	r3, [pc, #720]	; (80020d4 <Cal_Real_cmd+0x9a4>)
 8001e04:	ed93 7b00 	vldr	d7, [r3]
 8001e08:	eeb0 0a47 	vmov.f32	s0, s14
 8001e0c:	eef0 0a67 	vmov.f32	s1, s15
 8001e10:	f010 ff9a 	bl	8012d48 <sin>
 8001e14:	ec53 2b10 	vmov	r2, r3, d0
 8001e18:	4640      	mov	r0, r8
 8001e1a:	4649      	mov	r1, r9
 8001e1c:	f7fe fd16 	bl	800084c <__aeabi_ddiv>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001e2c:	f7fe fbe4 	bl	80005f8 <__aeabi_dmul>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4620      	mov	r0, r4
 8001e36:	4629      	mov	r1, r5
 8001e38:	f7fe fa28 	bl	800028c <__adddf3>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4610      	mov	r0, r2
 8001e42:	4619      	mov	r1, r3
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempR)
 8001e44:	a398      	add	r3, pc, #608	; (adr r3, 80020a8 <Cal_Real_cmd+0x978>)
 8001e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4a:	f7fe fbd5 	bl	80005f8 <__aeabi_dmul>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	49a2      	ldr	r1, [pc, #648]	; (80020dc <Cal_Real_cmd+0x9ac>)
 8001e54:	e9c1 2300 	strd	r2, r3, [r1]
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1)){
 8001e58:	e0ec      	b.n	8002034 <Cal_Real_cmd+0x904>
			//printf("%d:Real_cmd_v_x 442 %f\n", osKernelGetTickCount(), Real_cmd_v_x);
			}
		}

		else if((tempL>tempR)  &&  ((tempL<0) && (tempR<0))){
 8001e5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e5e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001e62:	f7fe fe59 	bl	8000b18 <__aeabi_dcmpgt>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f000 80e3 	beq.w	8002034 <Cal_Real_cmd+0x904>
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	f04f 0300 	mov.w	r3, #0
 8001e76:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001e7a:	f7fe fe2f 	bl	8000adc <__aeabi_dcmplt>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 80d7 	beq.w	8002034 <Cal_Real_cmd+0x904>
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001e92:	f7fe fe23 	bl	8000adc <__aeabi_dcmplt>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f000 80cb 	beq.w	8002034 <Cal_Real_cmd+0x904>
			if((sin(real_angle_c)<0.1) && (sin(real_angle_c)>-0.1)){
 8001e9e:	4b8d      	ldr	r3, [pc, #564]	; (80020d4 <Cal_Real_cmd+0x9a4>)
 8001ea0:	ed93 7b00 	vldr	d7, [r3]
 8001ea4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ea8:	eef0 0a67 	vmov.f32	s1, s15
 8001eac:	f010 ff4c 	bl	8012d48 <sin>
 8001eb0:	ec51 0b10 	vmov	r0, r1, d0
 8001eb4:	a37e      	add	r3, pc, #504	; (adr r3, 80020b0 <Cal_Real_cmd+0x980>)
 8001eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eba:	f7fe fe0f 	bl	8000adc <__aeabi_dcmplt>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d05b      	beq.n	8001f7c <Cal_Real_cmd+0x84c>
 8001ec4:	4b83      	ldr	r3, [pc, #524]	; (80020d4 <Cal_Real_cmd+0x9a4>)
 8001ec6:	ed93 7b00 	vldr	d7, [r3]
 8001eca:	eeb0 0a47 	vmov.f32	s0, s14
 8001ece:	eef0 0a67 	vmov.f32	s1, s15
 8001ed2:	f010 ff39 	bl	8012d48 <sin>
 8001ed6:	ec51 0b10 	vmov	r0, r1, d0
 8001eda:	a377      	add	r3, pc, #476	; (adr r3, 80020b8 <Cal_Real_cmd+0x988>)
 8001edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee0:	f7fe fe1a 	bl	8000b18 <__aeabi_dcmpgt>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d048      	beq.n	8001f7c <Cal_Real_cmd+0x84c>
				Real_cmd_v_x = C_2PIRxINv60*((tempL+tempR)/2)*fabs(cos(ANGLE_RAD_A));
 8001eea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001eee:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001ef2:	f7fe f9cb 	bl	800028c <__adddf3>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	460b      	mov	r3, r1
 8001efa:	4610      	mov	r0, r2
 8001efc:	4619      	mov	r1, r3
 8001efe:	f04f 0200 	mov.w	r2, #0
 8001f02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f06:	f7fe fca1 	bl	800084c <__aeabi_ddiv>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	4610      	mov	r0, r2
 8001f10:	4619      	mov	r1, r3
 8001f12:	a36b      	add	r3, pc, #428	; (adr r3, 80020c0 <Cal_Real_cmd+0x990>)
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	f7fe fb6e 	bl	80005f8 <__aeabi_dmul>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4614      	mov	r4, r2
 8001f22:	461d      	mov	r5, r3
 8001f24:	4b6e      	ldr	r3, [pc, #440]	; (80020e0 <Cal_Real_cmd+0x9b0>)
 8001f26:	ed93 7b00 	vldr	d7, [r3]
 8001f2a:	4b6e      	ldr	r3, [pc, #440]	; (80020e4 <Cal_Real_cmd+0x9b4>)
 8001f2c:	ed93 6b00 	vldr	d6, [r3]
 8001f30:	eeb0 1a46 	vmov.f32	s2, s12
 8001f34:	eef0 1a66 	vmov.f32	s3, s13
 8001f38:	eeb0 0a47 	vmov.f32	s0, s14
 8001f3c:	eef0 0a67 	vmov.f32	s1, s15
 8001f40:	f010 ffc2 	bl	8012ec8 <atan2>
 8001f44:	eeb0 7a40 	vmov.f32	s14, s0
 8001f48:	eef0 7a60 	vmov.f32	s15, s1
 8001f4c:	eeb0 0a47 	vmov.f32	s0, s14
 8001f50:	eef0 0a67 	vmov.f32	s1, s15
 8001f54:	f010 fe5c 	bl	8012c10 <cos>
 8001f58:	ec53 2b10 	vmov	r2, r3, d0
 8001f5c:	61ba      	str	r2, [r7, #24]
 8001f5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f62:	61fb      	str	r3, [r7, #28]
 8001f64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f68:	4620      	mov	r0, r4
 8001f6a:	4629      	mov	r1, r5
 8001f6c:	f7fe fb44 	bl	80005f8 <__aeabi_dmul>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4959      	ldr	r1, [pc, #356]	; (80020dc <Cal_Real_cmd+0x9ac>)
 8001f76:	e9c1 2300 	strd	r2, r3, [r1]
 8001f7a:	e05b      	b.n	8002034 <Cal_Real_cmd+0x904>
			//	printf("%d:Real_cmd_v_x 551 %f %f %f %f %f\n", osKernelGetTickCount(), Real_cmd_v_x, tempL, tempL, sin(real_angle_i), sin(real_angle_c));
			}
			else{
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempL)
 8001f7c:	4b54      	ldr	r3, [pc, #336]	; (80020d0 <Cal_Real_cmd+0x9a0>)
 8001f7e:	ed93 7b00 	vldr	d7, [r3]
 8001f82:	eeb0 0a47 	vmov.f32	s0, s14
 8001f86:	eef0 0a67 	vmov.f32	s1, s15
 8001f8a:	f010 fedd 	bl	8012d48 <sin>
 8001f8e:	ec55 4b10 	vmov	r4, r5, d0
 8001f92:	4b50      	ldr	r3, [pc, #320]	; (80020d4 <Cal_Real_cmd+0x9a4>)
 8001f94:	ed93 7b00 	vldr	d7, [r3]
 8001f98:	eeb0 0a47 	vmov.f32	s0, s14
 8001f9c:	eef0 0a67 	vmov.f32	s1, s15
 8001fa0:	f010 fed2 	bl	8012d48 <sin>
 8001fa4:	ec53 2b10 	vmov	r2, r3, d0
 8001fa8:	4620      	mov	r0, r4
 8001faa:	4629      	mov	r1, r5
 8001fac:	f7fe fc4e 	bl	800084c <__aeabi_ddiv>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fbc:	f7fe fb1c 	bl	80005f8 <__aeabi_dmul>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4614      	mov	r4, r2
 8001fc6:	461d      	mov	r5, r3
				+((sin(real_angle_o)/sin(real_angle_c))*tempR));
 8001fc8:	4b43      	ldr	r3, [pc, #268]	; (80020d8 <Cal_Real_cmd+0x9a8>)
 8001fca:	ed93 7b00 	vldr	d7, [r3]
 8001fce:	eeb0 0a47 	vmov.f32	s0, s14
 8001fd2:	eef0 0a67 	vmov.f32	s1, s15
 8001fd6:	f010 feb7 	bl	8012d48 <sin>
 8001fda:	ec59 8b10 	vmov	r8, r9, d0
 8001fde:	4b3d      	ldr	r3, [pc, #244]	; (80020d4 <Cal_Real_cmd+0x9a4>)
 8001fe0:	ed93 7b00 	vldr	d7, [r3]
 8001fe4:	eeb0 0a47 	vmov.f32	s0, s14
 8001fe8:	eef0 0a67 	vmov.f32	s1, s15
 8001fec:	f010 feac 	bl	8012d48 <sin>
 8001ff0:	ec53 2b10 	vmov	r2, r3, d0
 8001ff4:	4640      	mov	r0, r8
 8001ff6:	4649      	mov	r1, r9
 8001ff8:	f7fe fc28 	bl	800084c <__aeabi_ddiv>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4610      	mov	r0, r2
 8002002:	4619      	mov	r1, r3
 8002004:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002008:	f7fe faf6 	bl	80005f8 <__aeabi_dmul>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4620      	mov	r0, r4
 8002012:	4629      	mov	r1, r5
 8002014:	f7fe f93a 	bl	800028c <__adddf3>
 8002018:	4602      	mov	r2, r0
 800201a:	460b      	mov	r3, r1
 800201c:	4610      	mov	r0, r2
 800201e:	4619      	mov	r1, r3
			Real_cmd_v_x = (C_2PIRxINv60/2)*(((sin(real_angle_i)/sin(real_angle_c))*tempL)
 8002020:	a321      	add	r3, pc, #132	; (adr r3, 80020a8 <Cal_Real_cmd+0x978>)
 8002022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002026:	f7fe fae7 	bl	80005f8 <__aeabi_dmul>
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	492b      	ldr	r1, [pc, #172]	; (80020dc <Cal_Real_cmd+0x9ac>)
 8002030:	e9c1 2300 	strd	r2, r3, [r1]
		//	printf("%d:Real_cmd_v_x 552 %f\n", osKernelGetTickCount(), Real_cmd_v_x);
			}
		}
	}

	if((Tmp_cmd_FL>=0) && (Tmp_cmd_FR>=0)  ||  (Tmp_cmd_FL<=0) && (Tmp_cmd_FR<=0))//mode C
 8002034:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <Cal_Real_cmd+0x9b8>)
 8002036:	f9b3 3000 	ldrsh.w	r3, [r3]
 800203a:	2b00      	cmp	r3, #0
 800203c:	db04      	blt.n	8002048 <Cal_Real_cmd+0x918>
 800203e:	4b2b      	ldr	r3, [pc, #172]	; (80020ec <Cal_Real_cmd+0x9bc>)
 8002040:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002044:	2b00      	cmp	r3, #0
 8002046:	da09      	bge.n	800205c <Cal_Real_cmd+0x92c>
 8002048:	4b27      	ldr	r3, [pc, #156]	; (80020e8 <Cal_Real_cmd+0x9b8>)
 800204a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204e:	2b00      	cmp	r3, #0
 8002050:	dc50      	bgt.n	80020f4 <Cal_Real_cmd+0x9c4>
 8002052:	4b26      	ldr	r3, [pc, #152]	; (80020ec <Cal_Real_cmd+0x9bc>)
 8002054:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002058:	2b00      	cmp	r3, #0
 800205a:	dc4b      	bgt.n	80020f4 <Cal_Real_cmd+0x9c4>
	{
		Real_cmd_w = -(CONSTANT_C_AxC_V*((tempL-tempR)/2));
 800205c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002060:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002064:	f7fe f910 	bl	8000288 <__aeabi_dsub>
 8002068:	4602      	mov	r2, r0
 800206a:	460b      	mov	r3, r1
 800206c:	4610      	mov	r0, r2
 800206e:	4619      	mov	r1, r3
 8002070:	f04f 0200 	mov.w	r2, #0
 8002074:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002078:	f7fe fbe8 	bl	800084c <__aeabi_ddiv>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	a310      	add	r3, pc, #64	; (adr r3, 80020c8 <Cal_Real_cmd+0x998>)
 8002086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208a:	f7fe fab5 	bl	80005f8 <__aeabi_dmul>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	613a      	str	r2, [r7, #16]
 8002094:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <Cal_Real_cmd+0x9c0>)
 800209c:	ed97 7b04 	vldr	d7, [r7, #16]
 80020a0:	ed83 7b00 	vstr	d7, [r3]
 80020a4:	e149      	b.n	800233a <Cal_Real_cmd+0xc0a>
 80020a6:	bf00      	nop
 80020a8:	198abd1e 	.word	0x198abd1e
 80020ac:	40121dd4 	.word	0x40121dd4
 80020b0:	9999999a 	.word	0x9999999a
 80020b4:	3fb99999 	.word	0x3fb99999
 80020b8:	9999999a 	.word	0x9999999a
 80020bc:	bfb99999 	.word	0xbfb99999
 80020c0:	198abd1e 	.word	0x198abd1e
 80020c4:	40221dd4 	.word	0x40221dd4
 80020c8:	8ccd1fe0 	.word	0x8ccd1fe0
 80020cc:	40412c3c 	.word	0x40412c3c
 80020d0:	20000bf8 	.word	0x20000bf8
 80020d4:	20000bf0 	.word	0x20000bf0
 80020d8:	20000c00 	.word	0x20000c00
 80020dc:	20000c50 	.word	0x20000c50
 80020e0:	20000c38 	.word	0x20000c38
 80020e4:	20000c20 	.word	0x20000c20
 80020e8:	20000c68 	.word	0x20000c68
 80020ec:	20000c6a 	.word	0x20000c6a
 80020f0:	20000c60 	.word	0x20000c60
	}
	else//mode B
	{
//		Real_cmd_w = (C_4PIRxINv60WB*((tempL+tempR)/2)*fabs(sin(angle_rad_c)))*1000;
		if		((tempL<tempR)  &&  ((tempL>0) && (tempR>0))){Real_cmd_w = ((Real_cmd_v_x*sin(real_angle_c))/230)*1000;}
 80020f4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80020f8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80020fc:	f7fe fcee 	bl	8000adc <__aeabi_dcmplt>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d03d      	beq.n	8002182 <Cal_Real_cmd+0xa52>
 8002106:	f04f 0200 	mov.w	r2, #0
 800210a:	f04f 0300 	mov.w	r3, #0
 800210e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002112:	f7fe fd01 	bl	8000b18 <__aeabi_dcmpgt>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d032      	beq.n	8002182 <Cal_Real_cmd+0xa52>
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002128:	f7fe fcf6 	bl	8000b18 <__aeabi_dcmpgt>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d027      	beq.n	8002182 <Cal_Real_cmd+0xa52>
 8002132:	4bad      	ldr	r3, [pc, #692]	; (80023e8 <Cal_Real_cmd+0xcb8>)
 8002134:	ed93 7b00 	vldr	d7, [r3]
 8002138:	eeb0 0a47 	vmov.f32	s0, s14
 800213c:	eef0 0a67 	vmov.f32	s1, s15
 8002140:	f010 fe02 	bl	8012d48 <sin>
 8002144:	ec51 0b10 	vmov	r0, r1, d0
 8002148:	4ba8      	ldr	r3, [pc, #672]	; (80023ec <Cal_Real_cmd+0xcbc>)
 800214a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214e:	f7fe fa53 	bl	80005f8 <__aeabi_dmul>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4610      	mov	r0, r2
 8002158:	4619      	mov	r1, r3
 800215a:	a3a1      	add	r3, pc, #644	; (adr r3, 80023e0 <Cal_Real_cmd+0xcb0>)
 800215c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002160:	f7fe fb74 	bl	800084c <__aeabi_ddiv>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	4610      	mov	r0, r2
 800216a:	4619      	mov	r1, r3
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	4b9f      	ldr	r3, [pc, #636]	; (80023f0 <Cal_Real_cmd+0xcc0>)
 8002172:	f7fe fa41 	bl	80005f8 <__aeabi_dmul>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	499e      	ldr	r1, [pc, #632]	; (80023f4 <Cal_Real_cmd+0xcc4>)
 800217c:	e9c1 2300 	strd	r2, r3, [r1]
 8002180:	e0db      	b.n	800233a <Cal_Real_cmd+0xc0a>
		else if	((tempL>tempR)  &&  ((tempL>0) && (tempR>0))){Real_cmd_w = -((Real_cmd_v_x*sin(real_angle_c))/230)*1000;}
 8002182:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002186:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800218a:	f7fe fcc5 	bl	8000b18 <__aeabi_dcmpgt>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d041      	beq.n	8002218 <Cal_Real_cmd+0xae8>
 8002194:	f04f 0200 	mov.w	r2, #0
 8002198:	f04f 0300 	mov.w	r3, #0
 800219c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80021a0:	f7fe fcba 	bl	8000b18 <__aeabi_dcmpgt>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d036      	beq.n	8002218 <Cal_Real_cmd+0xae8>
 80021aa:	f04f 0200 	mov.w	r2, #0
 80021ae:	f04f 0300 	mov.w	r3, #0
 80021b2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80021b6:	f7fe fcaf 	bl	8000b18 <__aeabi_dcmpgt>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d02b      	beq.n	8002218 <Cal_Real_cmd+0xae8>
 80021c0:	4b89      	ldr	r3, [pc, #548]	; (80023e8 <Cal_Real_cmd+0xcb8>)
 80021c2:	ed93 7b00 	vldr	d7, [r3]
 80021c6:	eeb0 0a47 	vmov.f32	s0, s14
 80021ca:	eef0 0a67 	vmov.f32	s1, s15
 80021ce:	f010 fdbb 	bl	8012d48 <sin>
 80021d2:	ec51 0b10 	vmov	r0, r1, d0
 80021d6:	4b85      	ldr	r3, [pc, #532]	; (80023ec <Cal_Real_cmd+0xcbc>)
 80021d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021dc:	f7fe fa0c 	bl	80005f8 <__aeabi_dmul>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	4610      	mov	r0, r2
 80021e6:	4619      	mov	r1, r3
 80021e8:	a37d      	add	r3, pc, #500	; (adr r3, 80023e0 <Cal_Real_cmd+0xcb0>)
 80021ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ee:	f7fe fb2d 	bl	800084c <__aeabi_ddiv>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	60ba      	str	r2, [r7, #8]
 80021f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	4b7b      	ldr	r3, [pc, #492]	; (80023f0 <Cal_Real_cmd+0xcc0>)
 8002204:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002208:	f7fe f9f6 	bl	80005f8 <__aeabi_dmul>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4978      	ldr	r1, [pc, #480]	; (80023f4 <Cal_Real_cmd+0xcc4>)
 8002212:	e9c1 2300 	strd	r2, r3, [r1]
 8002216:	e090      	b.n	800233a <Cal_Real_cmd+0xc0a>
		else if	((tempL<tempR)  &&  ((tempL<0) && (tempR<0))){Real_cmd_w = -((Real_cmd_v_x*sin(real_angle_c))/230)*1000;}
 8002218:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800221c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002220:	f7fe fc5c 	bl	8000adc <__aeabi_dcmplt>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d041      	beq.n	80022ae <Cal_Real_cmd+0xb7e>
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	f04f 0300 	mov.w	r3, #0
 8002232:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002236:	f7fe fc51 	bl	8000adc <__aeabi_dcmplt>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d036      	beq.n	80022ae <Cal_Real_cmd+0xb7e>
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	f04f 0300 	mov.w	r3, #0
 8002248:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800224c:	f7fe fc46 	bl	8000adc <__aeabi_dcmplt>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d02b      	beq.n	80022ae <Cal_Real_cmd+0xb7e>
 8002256:	4b64      	ldr	r3, [pc, #400]	; (80023e8 <Cal_Real_cmd+0xcb8>)
 8002258:	ed93 7b00 	vldr	d7, [r3]
 800225c:	eeb0 0a47 	vmov.f32	s0, s14
 8002260:	eef0 0a67 	vmov.f32	s1, s15
 8002264:	f010 fd70 	bl	8012d48 <sin>
 8002268:	ec51 0b10 	vmov	r0, r1, d0
 800226c:	4b5f      	ldr	r3, [pc, #380]	; (80023ec <Cal_Real_cmd+0xcbc>)
 800226e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002272:	f7fe f9c1 	bl	80005f8 <__aeabi_dmul>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4610      	mov	r0, r2
 800227c:	4619      	mov	r1, r3
 800227e:	a358      	add	r3, pc, #352	; (adr r3, 80023e0 <Cal_Real_cmd+0xcb0>)
 8002280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002284:	f7fe fae2 	bl	800084c <__aeabi_ddiv>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	603a      	str	r2, [r7, #0]
 800228e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002292:	607b      	str	r3, [r7, #4]
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	4b55      	ldr	r3, [pc, #340]	; (80023f0 <Cal_Real_cmd+0xcc0>)
 800229a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800229e:	f7fe f9ab 	bl	80005f8 <__aeabi_dmul>
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
 80022a6:	4953      	ldr	r1, [pc, #332]	; (80023f4 <Cal_Real_cmd+0xcc4>)
 80022a8:	e9c1 2300 	strd	r2, r3, [r1]
 80022ac:	e045      	b.n	800233a <Cal_Real_cmd+0xc0a>
		else if	((tempL>tempR)  &&  ((tempL<0) && (tempR<0))){Real_cmd_w = ((Real_cmd_v_x*sin(real_angle_c))/230)*1000;}
 80022ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80022b2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80022b6:	f7fe fc2f 	bl	8000b18 <__aeabi_dcmpgt>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d03c      	beq.n	800233a <Cal_Real_cmd+0xc0a>
 80022c0:	f04f 0200 	mov.w	r2, #0
 80022c4:	f04f 0300 	mov.w	r3, #0
 80022c8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80022cc:	f7fe fc06 	bl	8000adc <__aeabi_dcmplt>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d031      	beq.n	800233a <Cal_Real_cmd+0xc0a>
 80022d6:	f04f 0200 	mov.w	r2, #0
 80022da:	f04f 0300 	mov.w	r3, #0
 80022de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80022e2:	f7fe fbfb 	bl	8000adc <__aeabi_dcmplt>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d026      	beq.n	800233a <Cal_Real_cmd+0xc0a>
 80022ec:	4b3e      	ldr	r3, [pc, #248]	; (80023e8 <Cal_Real_cmd+0xcb8>)
 80022ee:	ed93 7b00 	vldr	d7, [r3]
 80022f2:	eeb0 0a47 	vmov.f32	s0, s14
 80022f6:	eef0 0a67 	vmov.f32	s1, s15
 80022fa:	f010 fd25 	bl	8012d48 <sin>
 80022fe:	ec51 0b10 	vmov	r0, r1, d0
 8002302:	4b3a      	ldr	r3, [pc, #232]	; (80023ec <Cal_Real_cmd+0xcbc>)
 8002304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002308:	f7fe f976 	bl	80005f8 <__aeabi_dmul>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4610      	mov	r0, r2
 8002312:	4619      	mov	r1, r3
 8002314:	a332      	add	r3, pc, #200	; (adr r3, 80023e0 <Cal_Real_cmd+0xcb0>)
 8002316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231a:	f7fe fa97 	bl	800084c <__aeabi_ddiv>
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	4610      	mov	r0, r2
 8002324:	4619      	mov	r1, r3
 8002326:	f04f 0200 	mov.w	r2, #0
 800232a:	4b31      	ldr	r3, [pc, #196]	; (80023f0 <Cal_Real_cmd+0xcc0>)
 800232c:	f7fe f964 	bl	80005f8 <__aeabi_dmul>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	492f      	ldr	r1, [pc, #188]	; (80023f4 <Cal_Real_cmd+0xcc4>)
 8002336:	e9c1 2300 	strd	r2, r3, [r1]

	}

	sendcanbuf[5] = (((int16_t)(Real_cmd_w)))>>8 & 0xff;
 800233a:	4b2e      	ldr	r3, [pc, #184]	; (80023f4 <Cal_Real_cmd+0xcc4>)
 800233c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002340:	4610      	mov	r0, r2
 8002342:	4619      	mov	r1, r3
 8002344:	f7fe fc08 	bl	8000b58 <__aeabi_d2iz>
 8002348:	4603      	mov	r3, r0
 800234a:	b21b      	sxth	r3, r3
 800234c:	121b      	asrs	r3, r3, #8
 800234e:	b21b      	sxth	r3, r3
 8002350:	b25a      	sxtb	r2, r3
 8002352:	4b29      	ldr	r3, [pc, #164]	; (80023f8 <Cal_Real_cmd+0xcc8>)
 8002354:	715a      	strb	r2, [r3, #5]
	sendcanbuf[4] = (int16_t)(Real_cmd_w)&0xff;
 8002356:	4b27      	ldr	r3, [pc, #156]	; (80023f4 <Cal_Real_cmd+0xcc4>)
 8002358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235c:	4610      	mov	r0, r2
 800235e:	4619      	mov	r1, r3
 8002360:	f7fe fbfa 	bl	8000b58 <__aeabi_d2iz>
 8002364:	4603      	mov	r3, r0
 8002366:	b21b      	sxth	r3, r3
 8002368:	b25a      	sxtb	r2, r3
 800236a:	4b23      	ldr	r3, [pc, #140]	; (80023f8 <Cal_Real_cmd+0xcc8>)
 800236c:	711a      	strb	r2, [r3, #4]
	sendcanbuf[3] = (((int16_t)(Real_cmd_v_y)))>>8 & 0xff;
 800236e:	4b23      	ldr	r3, [pc, #140]	; (80023fc <Cal_Real_cmd+0xccc>)
 8002370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002374:	4610      	mov	r0, r2
 8002376:	4619      	mov	r1, r3
 8002378:	f7fe fbee 	bl	8000b58 <__aeabi_d2iz>
 800237c:	4603      	mov	r3, r0
 800237e:	b21b      	sxth	r3, r3
 8002380:	121b      	asrs	r3, r3, #8
 8002382:	b21b      	sxth	r3, r3
 8002384:	b25a      	sxtb	r2, r3
 8002386:	4b1c      	ldr	r3, [pc, #112]	; (80023f8 <Cal_Real_cmd+0xcc8>)
 8002388:	70da      	strb	r2, [r3, #3]
	sendcanbuf[2] = (int16_t)(Real_cmd_v_y)&0xff;
 800238a:	4b1c      	ldr	r3, [pc, #112]	; (80023fc <Cal_Real_cmd+0xccc>)
 800238c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002390:	4610      	mov	r0, r2
 8002392:	4619      	mov	r1, r3
 8002394:	f7fe fbe0 	bl	8000b58 <__aeabi_d2iz>
 8002398:	4603      	mov	r3, r0
 800239a:	b21b      	sxth	r3, r3
 800239c:	b25a      	sxtb	r2, r3
 800239e:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <Cal_Real_cmd+0xcc8>)
 80023a0:	709a      	strb	r2, [r3, #2]
	sendcanbuf[1] = (((int16_t)(Real_cmd_v_x)))>>8 & 0xff;
 80023a2:	4b12      	ldr	r3, [pc, #72]	; (80023ec <Cal_Real_cmd+0xcbc>)
 80023a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a8:	4610      	mov	r0, r2
 80023aa:	4619      	mov	r1, r3
 80023ac:	f7fe fbd4 	bl	8000b58 <__aeabi_d2iz>
 80023b0:	4603      	mov	r3, r0
 80023b2:	b21b      	sxth	r3, r3
 80023b4:	121b      	asrs	r3, r3, #8
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	b25a      	sxtb	r2, r3
 80023ba:	4b0f      	ldr	r3, [pc, #60]	; (80023f8 <Cal_Real_cmd+0xcc8>)
 80023bc:	705a      	strb	r2, [r3, #1]
	sendcanbuf[0] = (int16_t)(Real_cmd_v_x)&0xff;
 80023be:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <Cal_Real_cmd+0xcbc>)
 80023c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	f7fe fbc6 	bl	8000b58 <__aeabi_d2iz>
 80023cc:	4603      	mov	r3, r0
 80023ce:	b21b      	sxth	r3, r3
 80023d0:	b25a      	sxtb	r2, r3
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <Cal_Real_cmd+0xcc8>)
 80023d4:	701a      	strb	r2, [r3, #0]
}
 80023d6:	bf00      	nop
 80023d8:	3740      	adds	r7, #64	; 0x40
 80023da:	46bd      	mov	sp, r7
 80023dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023e0:	00000000 	.word	0x00000000
 80023e4:	406cc000 	.word	0x406cc000
 80023e8:	20000bf0 	.word	0x20000bf0
 80023ec:	20000c50 	.word	0x20000c50
 80023f0:	408f4000 	.word	0x408f4000
 80023f4:	20000c60 	.word	0x20000c60
 80023f8:	20000c80 	.word	0x20000c80
 80023fc:	20000c58 	.word	0x20000c58

08002400 <Stopflagcheck>:


int32_t Stopflagcheck(uint8_t RW, uint8_t value)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	460a      	mov	r2, r1
 800240a:	71fb      	strb	r3, [r7, #7]
 800240c:	4613      	mov	r3, r2
 800240e:	71bb      	strb	r3, [r7, #6]
	printf("%d:Stopflagcheck\n", osKernelGetTickCount());
 8002410:	f009 fd78 	bl	800bf04 <osKernelGetTickCount>
 8002414:	4603      	mov	r3, r0
 8002416:	4619      	mov	r1, r3
 8002418:	481a      	ldr	r0, [pc, #104]	; (8002484 <Stopflagcheck+0x84>)
 800241a:	f00e fb8f 	bl	8010b3c <iprintf>
	if(osMutexWait(Stop_flagHandle, osWaitForever)==osOK)
 800241e:	4b1a      	ldr	r3, [pc, #104]	; (8002488 <Stopflagcheck+0x88>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f04f 31ff 	mov.w	r1, #4294967295
 8002426:	4618      	mov	r0, r3
 8002428:	f00a f892 	bl	800c550 <osMutexAcquire>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d124      	bne.n	800247c <Stopflagcheck+0x7c>
	{
		if(RW){
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d019      	beq.n	800246c <Stopflagcheck+0x6c>
			if(value == 0){Stop_flag = 0;}
 8002438:	79bb      	ldrb	r3, [r7, #6]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d103      	bne.n	8002446 <Stopflagcheck+0x46>
 800243e:	4b13      	ldr	r3, [pc, #76]	; (800248c <Stopflagcheck+0x8c>)
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	e004      	b.n	8002450 <Stopflagcheck+0x50>
			else {Stop_flag++;}
 8002446:	4b11      	ldr	r3, [pc, #68]	; (800248c <Stopflagcheck+0x8c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	3301      	adds	r3, #1
 800244c:	4a0f      	ldr	r2, [pc, #60]	; (800248c <Stopflagcheck+0x8c>)
 800244e:	6013      	str	r3, [r2, #0]
			if(Stop_flag>0xfffffff0){Stop_flag = 1;}
 8002450:	4b0e      	ldr	r3, [pc, #56]	; (800248c <Stopflagcheck+0x8c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f113 0f10 	cmn.w	r3, #16
 8002458:	d902      	bls.n	8002460 <Stopflagcheck+0x60>
 800245a:	4b0c      	ldr	r3, [pc, #48]	; (800248c <Stopflagcheck+0x8c>)
 800245c:	2201      	movs	r2, #1
 800245e:	601a      	str	r2, [r3, #0]
			osMutexRelease(Stop_flagHandle);
 8002460:	4b09      	ldr	r3, [pc, #36]	; (8002488 <Stopflagcheck+0x88>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4618      	mov	r0, r3
 8002466:	f00a f8be 	bl	800c5e6 <osMutexRelease>
 800246a:	e007      	b.n	800247c <Stopflagcheck+0x7c>
		}
		else {
			osMutexRelease(Stop_flagHandle);
 800246c:	4b06      	ldr	r3, [pc, #24]	; (8002488 <Stopflagcheck+0x88>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f00a f8b8 	bl	800c5e6 <osMutexRelease>
			return Stop_flag;
 8002476:	4b05      	ldr	r3, [pc, #20]	; (800248c <Stopflagcheck+0x8c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	e7ff      	b.n	800247c <Stopflagcheck+0x7c>
		}
	}
}
 800247c:	4618      	mov	r0, r3
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	08014e54 	.word	0x08014e54
 8002488:	20000cc0 	.word	0x20000cc0
 800248c:	20000bd8 	.word	0x20000bd8

08002490 <Deg2Ste>:

int16_t Deg2Ste(uint8_t RW, int16_t deg, uint8_t num)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	71fb      	strb	r3, [r7, #7]
 800249a:	460b      	mov	r3, r1
 800249c:	80bb      	strh	r3, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	71bb      	strb	r3, [r7, #6]
	printf("%d:Deg2Ste\n", osKernelGetTickCount());
 80024a2:	f009 fd2f 	bl	800bf04 <osKernelGetTickCount>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4619      	mov	r1, r3
 80024aa:	4818      	ldr	r0, [pc, #96]	; (800250c <Deg2Ste+0x7c>)
 80024ac:	f00e fb46 	bl	8010b3c <iprintf>
	if(num>4){
 80024b0:	79bb      	ldrb	r3, [r7, #6]
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	d901      	bls.n	80024ba <Deg2Ste+0x2a>
		//printf("%d:osError\n", osKernelGetTickCount());
		return 0;}
 80024b6:	2300      	movs	r3, #0
 80024b8:	e023      	b.n	8002502 <Deg2Ste+0x72>
	if(osMutexWait(DegmsgHandle, osWaitForever)==osOK)
 80024ba:	4b15      	ldr	r3, [pc, #84]	; (8002510 <Deg2Ste+0x80>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f04f 31ff 	mov.w	r1, #4294967295
 80024c2:	4618      	mov	r0, r3
 80024c4:	f00a f844 	bl	800c550 <osMutexAcquire>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d118      	bne.n	8002500 <Deg2Ste+0x70>
	{
		if(RW){//write
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d00b      	beq.n	80024ec <Deg2Ste+0x5c>
			SteDeg[num] = deg; //printf("%d:deg in mut:%d \n", osKernelGetTickCount(), SteDeg);
 80024d4:	79bb      	ldrb	r3, [r7, #6]
 80024d6:	490f      	ldr	r1, [pc, #60]	; (8002514 <Deg2Ste+0x84>)
 80024d8:	88ba      	ldrh	r2, [r7, #4]
 80024da:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			osMutexRelease(DegmsgHandle);
 80024de:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <Deg2Ste+0x80>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f00a f87f 	bl	800c5e6 <osMutexRelease>
			return 1;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e00a      	b.n	8002502 <Deg2Ste+0x72>
		}
		else{//read
			osMutexRelease(DegmsgHandle);
 80024ec:	4b08      	ldr	r3, [pc, #32]	; (8002510 <Deg2Ste+0x80>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f00a f878 	bl	800c5e6 <osMutexRelease>
			return SteDeg[num];
 80024f6:	79bb      	ldrb	r3, [r7, #6]
 80024f8:	4a06      	ldr	r2, [pc, #24]	; (8002514 <Deg2Ste+0x84>)
 80024fa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80024fe:	e000      	b.n	8002502 <Deg2Ste+0x72>
		}
	}
	else{
		//printf("%d:osError\n", osKernelGetTickCount());
		return 0;
 8002500:	2300      	movs	r3, #0
	}
}
 8002502:	4618      	mov	r0, r3
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	08014e68 	.word	0x08014e68
 8002510:	20000cbc 	.word	0x20000cbc
 8002514:	20000bcc 	.word	0x20000bcc

08002518 <rad2deg>:

int16_t rad2deg(double radian)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)(radian*180/MATH_PI);
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	4b10      	ldr	r3, [pc, #64]	; (8002568 <rad2deg+0x50>)
 8002528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800252c:	f7fe f864 	bl	80005f8 <__aeabi_dmul>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	4610      	mov	r0, r2
 8002536:	4619      	mov	r1, r3
 8002538:	a309      	add	r3, pc, #36	; (adr r3, 8002560 <rad2deg+0x48>)
 800253a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800253e:	f7fe f985 	bl	800084c <__aeabi_ddiv>
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	4610      	mov	r0, r2
 8002548:	4619      	mov	r1, r3
 800254a:	f7fe fb05 	bl	8000b58 <__aeabi_d2iz>
 800254e:	4603      	mov	r3, r0
 8002550:	b21b      	sxth	r3, r3
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	f3af 8000 	nop.w
 8002560:	54442d18 	.word	0x54442d18
 8002564:	400921fb 	.word	0x400921fb
 8002568:	40668000 	.word	0x40668000
 800256c:	00000000 	.word	0x00000000

08002570 <deg2rad>:

double deg2rad(int16_t degree)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	80fb      	strh	r3, [r7, #6]
    return (double)(degree*MATH_PI/180);
 800257a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800257e:	4618      	mov	r0, r3
 8002580:	f7fd ffd0 	bl	8000524 <__aeabi_i2d>
 8002584:	a30d      	add	r3, pc, #52	; (adr r3, 80025bc <deg2rad+0x4c>)
 8002586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258a:	f7fe f835 	bl	80005f8 <__aeabi_dmul>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4610      	mov	r0, r2
 8002594:	4619      	mov	r1, r3
 8002596:	f04f 0200 	mov.w	r2, #0
 800259a:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <deg2rad+0x48>)
 800259c:	f7fe f956 	bl	800084c <__aeabi_ddiv>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	ec43 2b17 	vmov	d7, r2, r3
}
 80025a8:	eeb0 0a47 	vmov.f32	s0, s14
 80025ac:	eef0 0a67 	vmov.f32	s1, s15
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40668000 	.word	0x40668000
 80025bc:	54442d18 	.word	0x54442d18
 80025c0:	400921fb 	.word	0x400921fb

080025c4 <HAL_GPIO_EXTI_Callback>:
	//ModeD//for stop
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	80fb      	strh	r3, [r7, #6]


    if(GPIO_Pin == PS_SIG1_Pin) {
 80025ce:	88fb      	ldrh	r3, [r7, #6]
 80025d0:	2b10      	cmp	r3, #16
 80025d2:	d109      	bne.n	80025e8 <HAL_GPIO_EXTI_Callback+0x24>
    	PS_SIGx_Pin |= 0b00000001;
 80025d4:	4b1a      	ldr	r3, [pc, #104]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4b18      	ldr	r3, [pc, #96]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 80025e0:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG1_Pin.\n");
 80025e2:	4818      	ldr	r0, [pc, #96]	; (8002644 <HAL_GPIO_EXTI_Callback+0x80>)
 80025e4:	f00e fb46 	bl	8010c74 <puts>
	}

    if(GPIO_Pin == PS_SIG2_Pin) {
 80025e8:	88fb      	ldrh	r3, [r7, #6]
 80025ea:	2b20      	cmp	r3, #32
 80025ec:	d109      	bne.n	8002602 <HAL_GPIO_EXTI_Callback+0x3e>
    	PS_SIGx_Pin |= 0b00000010;
 80025ee:	4b14      	ldr	r3, [pc, #80]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	f043 0302 	orr.w	r3, r3, #2
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	4b11      	ldr	r3, [pc, #68]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 80025fa:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG2_Pin.\n");
 80025fc:	4812      	ldr	r0, [pc, #72]	; (8002648 <HAL_GPIO_EXTI_Callback+0x84>)
 80025fe:	f00e fb39 	bl	8010c74 <puts>
    }

    if(GPIO_Pin == PS_SIG3_Pin) {
 8002602:	88fb      	ldrh	r3, [r7, #6]
 8002604:	2b40      	cmp	r3, #64	; 0x40
 8002606:	d109      	bne.n	800261c <HAL_GPIO_EXTI_Callback+0x58>
    	PS_SIGx_Pin |= 0b00000100;
 8002608:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	f043 0304 	orr.w	r3, r3, #4
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002614:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG3_Pin.\n");
 8002616:	480d      	ldr	r0, [pc, #52]	; (800264c <HAL_GPIO_EXTI_Callback+0x88>)
 8002618:	f00e fb2c 	bl	8010c74 <puts>
    }

    if(GPIO_Pin == PS_SIG4_Pin) {
 800261c:	88fb      	ldrh	r3, [r7, #6]
 800261e:	2b80      	cmp	r3, #128	; 0x80
 8002620:	d109      	bne.n	8002636 <HAL_GPIO_EXTI_Callback+0x72>
    	PS_SIGx_Pin |= 0b00001000;
 8002622:	4b07      	ldr	r3, [pc, #28]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	f043 0308 	orr.w	r3, r3, #8
 800262a:	b2da      	uxtb	r2, r3
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <HAL_GPIO_EXTI_Callback+0x7c>)
 800262e:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG4_Pin.\n");
 8002630:	4807      	ldr	r0, [pc, #28]	; (8002650 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002632:	f00e fb1f 	bl	8010c74 <puts>
    }
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000bc8 	.word	0x20000bc8
 8002644:	08014e74 	.word	0x08014e74
 8002648:	08014e94 	.word	0x08014e94
 800264c:	08014eb4 	.word	0x08014eb4
 8002650:	08014ed4 	.word	0x08014ed4

08002654 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of canmsg */
  canmsgHandle = osMutexNew(&canmsg_attributes);
 8002658:	483d      	ldr	r0, [pc, #244]	; (8002750 <MX_FREERTOS_Init+0xfc>)
 800265a:	f009 fef3 	bl	800c444 <osMutexNew>
 800265e:	4603      	mov	r3, r0
 8002660:	4a3c      	ldr	r2, [pc, #240]	; (8002754 <MX_FREERTOS_Init+0x100>)
 8002662:	6013      	str	r3, [r2, #0]

  /* creation of Degmsg */
  DegmsgHandle = osMutexNew(&Degmsg_attributes);
 8002664:	483c      	ldr	r0, [pc, #240]	; (8002758 <MX_FREERTOS_Init+0x104>)
 8002666:	f009 feed 	bl	800c444 <osMutexNew>
 800266a:	4603      	mov	r3, r0
 800266c:	4a3b      	ldr	r2, [pc, #236]	; (800275c <MX_FREERTOS_Init+0x108>)
 800266e:	6013      	str	r3, [r2, #0]

  /* creation of Stop_flag */
  Stop_flagHandle = osMutexNew(&Stop_flag_attributes);
 8002670:	483b      	ldr	r0, [pc, #236]	; (8002760 <MX_FREERTOS_Init+0x10c>)
 8002672:	f009 fee7 	bl	800c444 <osMutexNew>
 8002676:	4603      	mov	r3, r0
 8002678:	4a3a      	ldr	r2, [pc, #232]	; (8002764 <MX_FREERTOS_Init+0x110>)
 800267a:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of PSx_SIG_BinSem */
  PSx_SIG_BinSemHandle = osSemaphoreNew(1, 1, &PSx_SIG_BinSem_attributes);
 800267c:	4a3a      	ldr	r2, [pc, #232]	; (8002768 <MX_FREERTOS_Init+0x114>)
 800267e:	2101      	movs	r1, #1
 8002680:	2001      	movs	r0, #1
 8002682:	f009 ffed 	bl	800c660 <osSemaphoreNew>
 8002686:	4603      	mov	r3, r0
 8002688:	4a38      	ldr	r2, [pc, #224]	; (800276c <MX_FREERTOS_Init+0x118>)
 800268a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of VelStopTimer */
  VelStopTimerHandle = osTimerNew(VelStopTimerCallback, osTimerPeriodic, NULL, &VelStopTimer_attributes);
 800268c:	4b38      	ldr	r3, [pc, #224]	; (8002770 <MX_FREERTOS_Init+0x11c>)
 800268e:	2200      	movs	r2, #0
 8002690:	2101      	movs	r1, #1
 8002692:	4838      	ldr	r0, [pc, #224]	; (8002774 <MX_FREERTOS_Init+0x120>)
 8002694:	f009 fe2c 	bl	800c2f0 <osTimerNew>
 8002698:	4603      	mov	r3, r0
 800269a:	4a37      	ldr	r2, [pc, #220]	; (8002778 <MX_FREERTOS_Init+0x124>)
 800269c:	6013      	str	r3, [r2, #0]

  /* creation of EndModeDTimer */
  EndModeDTimerHandle = osTimerNew(EndModeDTimerCallback, osTimerOnce, NULL, &EndModeDTimer_attributes);
 800269e:	4b37      	ldr	r3, [pc, #220]	; (800277c <MX_FREERTOS_Init+0x128>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	2100      	movs	r1, #0
 80026a4:	4836      	ldr	r0, [pc, #216]	; (8002780 <MX_FREERTOS_Init+0x12c>)
 80026a6:	f009 fe23 	bl	800c2f0 <osTimerNew>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4a35      	ldr	r2, [pc, #212]	; (8002784 <MX_FREERTOS_Init+0x130>)
 80026ae:	6013      	str	r3, [r2, #0]

  /* creation of SendCanTimer */
  SendCanTimerHandle = osTimerNew(SendCanTimerCallback, osTimerPeriodic, NULL, &SendCanTimer_attributes);
 80026b0:	4b35      	ldr	r3, [pc, #212]	; (8002788 <MX_FREERTOS_Init+0x134>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	2101      	movs	r1, #1
 80026b6:	4835      	ldr	r0, [pc, #212]	; (800278c <MX_FREERTOS_Init+0x138>)
 80026b8:	f009 fe1a 	bl	800c2f0 <osTimerNew>
 80026bc:	4603      	mov	r3, r0
 80026be:	4a34      	ldr	r2, [pc, #208]	; (8002790 <MX_FREERTOS_Init+0x13c>)
 80026c0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  osTimerStart(VelStopTimerHandle, 1000);
 80026c2:	4b2d      	ldr	r3, [pc, #180]	; (8002778 <MX_FREERTOS_Init+0x124>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80026ca:	4618      	mov	r0, r3
 80026cc:	f009 fe8c 	bl	800c3e8 <osTimerStart>
  osTimerStart(SendCanTimerHandle, 100);
 80026d0:	4b2f      	ldr	r3, [pc, #188]	; (8002790 <MX_FREERTOS_Init+0x13c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2164      	movs	r1, #100	; 0x64
 80026d6:	4618      	mov	r0, r3
 80026d8:	f009 fe86 	bl	800c3e8 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80026dc:	4a2d      	ldr	r2, [pc, #180]	; (8002794 <MX_FREERTOS_Init+0x140>)
 80026de:	2100      	movs	r1, #0
 80026e0:	482d      	ldr	r0, [pc, #180]	; (8002798 <MX_FREERTOS_Init+0x144>)
 80026e2:	f009 fc24 	bl	800bf2e <osThreadNew>
 80026e6:	4603      	mov	r3, r0
 80026e8:	4a2c      	ldr	r2, [pc, #176]	; (800279c <MX_FREERTOS_Init+0x148>)
 80026ea:	6013      	str	r3, [r2, #0]

  /* creation of canTask */
  canTaskHandle = osThreadNew(StartTask02, NULL, &canTask_attributes);
 80026ec:	4a2c      	ldr	r2, [pc, #176]	; (80027a0 <MX_FREERTOS_Init+0x14c>)
 80026ee:	2100      	movs	r1, #0
 80026f0:	482c      	ldr	r0, [pc, #176]	; (80027a4 <MX_FREERTOS_Init+0x150>)
 80026f2:	f009 fc1c 	bl	800bf2e <osThreadNew>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4a2b      	ldr	r2, [pc, #172]	; (80027a8 <MX_FREERTOS_Init+0x154>)
 80026fa:	6013      	str	r3, [r2, #0]

  /* creation of UartComm */
  UartCommHandle = osThreadNew(StartTask03, NULL, &UartComm_attributes);
 80026fc:	4a2b      	ldr	r2, [pc, #172]	; (80027ac <MX_FREERTOS_Init+0x158>)
 80026fe:	2100      	movs	r1, #0
 8002700:	482b      	ldr	r0, [pc, #172]	; (80027b0 <MX_FREERTOS_Init+0x15c>)
 8002702:	f009 fc14 	bl	800bf2e <osThreadNew>
 8002706:	4603      	mov	r3, r0
 8002708:	4a2a      	ldr	r2, [pc, #168]	; (80027b4 <MX_FREERTOS_Init+0x160>)
 800270a:	6013      	str	r3, [r2, #0]

  /* creation of NP_LED */
  NP_LEDHandle = osThreadNew(StartTask04, NULL, &NP_LED_attributes);
 800270c:	4a2a      	ldr	r2, [pc, #168]	; (80027b8 <MX_FREERTOS_Init+0x164>)
 800270e:	2100      	movs	r1, #0
 8002710:	482a      	ldr	r0, [pc, #168]	; (80027bc <MX_FREERTOS_Init+0x168>)
 8002712:	f009 fc0c 	bl	800bf2e <osThreadNew>
 8002716:	4603      	mov	r3, r0
 8002718:	4a29      	ldr	r2, [pc, #164]	; (80027c0 <MX_FREERTOS_Init+0x16c>)
 800271a:	6013      	str	r3, [r2, #0]

  /* creation of fancntl */
  fancntlHandle = osThreadNew(StartTask05, NULL, &fancntl_attributes);
 800271c:	4a29      	ldr	r2, [pc, #164]	; (80027c4 <MX_FREERTOS_Init+0x170>)
 800271e:	2100      	movs	r1, #0
 8002720:	4829      	ldr	r0, [pc, #164]	; (80027c8 <MX_FREERTOS_Init+0x174>)
 8002722:	f009 fc04 	bl	800bf2e <osThreadNew>
 8002726:	4603      	mov	r3, r0
 8002728:	4a28      	ldr	r2, [pc, #160]	; (80027cc <MX_FREERTOS_Init+0x178>)
 800272a:	6013      	str	r3, [r2, #0]

  /* creation of IRQ_PSx */
  IRQ_PSxHandle = osThreadNew(StartTask06, NULL, &IRQ_PSx_attributes);
 800272c:	4a28      	ldr	r2, [pc, #160]	; (80027d0 <MX_FREERTOS_Init+0x17c>)
 800272e:	2100      	movs	r1, #0
 8002730:	4828      	ldr	r0, [pc, #160]	; (80027d4 <MX_FREERTOS_Init+0x180>)
 8002732:	f009 fbfc 	bl	800bf2e <osThreadNew>
 8002736:	4603      	mov	r3, r0
 8002738:	4a27      	ldr	r2, [pc, #156]	; (80027d8 <MX_FREERTOS_Init+0x184>)
 800273a:	6013      	str	r3, [r2, #0]

  /* creation of steeringtask */
  steeringtaskHandle = osThreadNew(StartTask07, NULL, &steeringtask_attributes);
 800273c:	4a27      	ldr	r2, [pc, #156]	; (80027dc <MX_FREERTOS_Init+0x188>)
 800273e:	2100      	movs	r1, #0
 8002740:	4827      	ldr	r0, [pc, #156]	; (80027e0 <MX_FREERTOS_Init+0x18c>)
 8002742:	f009 fbf4 	bl	800bf2e <osThreadNew>
 8002746:	4603      	mov	r3, r0
 8002748:	4a26      	ldr	r2, [pc, #152]	; (80027e4 <MX_FREERTOS_Init+0x190>)
 800274a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800274c:	bf00      	nop
 800274e:	bd80      	pop	{r7, pc}
 8002750:	080153d4 	.word	0x080153d4
 8002754:	20000cb8 	.word	0x20000cb8
 8002758:	080153e4 	.word	0x080153e4
 800275c:	20000cbc 	.word	0x20000cbc
 8002760:	080153f4 	.word	0x080153f4
 8002764:	20000cc0 	.word	0x20000cc0
 8002768:	08015404 	.word	0x08015404
 800276c:	20000cc4 	.word	0x20000cc4
 8002770:	080153a4 	.word	0x080153a4
 8002774:	080050f5 	.word	0x080050f5
 8002778:	20000cac 	.word	0x20000cac
 800277c:	080153b4 	.word	0x080153b4
 8002780:	0800515d 	.word	0x0800515d
 8002784:	20000cb0 	.word	0x20000cb0
 8002788:	080153c4 	.word	0x080153c4
 800278c:	08005185 	.word	0x08005185
 8002790:	20000cb4 	.word	0x20000cb4
 8002794:	080152a8 	.word	0x080152a8
 8002798:	080027e9 	.word	0x080027e9
 800279c:	20000c90 	.word	0x20000c90
 80027a0:	080152cc 	.word	0x080152cc
 80027a4:	08002819 	.word	0x08002819
 80027a8:	20000c94 	.word	0x20000c94
 80027ac:	080152f0 	.word	0x080152f0
 80027b0:	08003c2d 	.word	0x08003c2d
 80027b4:	20000c98 	.word	0x20000c98
 80027b8:	08015314 	.word	0x08015314
 80027bc:	080046e5 	.word	0x080046e5
 80027c0:	20000c9c 	.word	0x20000c9c
 80027c4:	08015338 	.word	0x08015338
 80027c8:	0800473d 	.word	0x0800473d
 80027cc:	20000ca0 	.word	0x20000ca0
 80027d0:	0801535c 	.word	0x0801535c
 80027d4:	08004765 	.word	0x08004765
 80027d8:	20000ca4 	.word	0x20000ca4
 80027dc:	08015380 	.word	0x08015380
 80027e0:	08004901 	.word	0x08004901
 80027e4:	20000ca8 	.word	0x20000ca8

080027e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	//StartTask01 is related gpio toggle for state check //
	uint32_t lastTime = osKernelGetTickCount();
 80027f0:	f009 fb88 	bl	800bf04 <osKernelGetTickCount>
 80027f4:	60f8      	str	r0, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STATUS_LED;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80027fc:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f009 fd33 	bl	800c26a <osDelayUntil>


	//printf("uxHighWaterMark: %d\n", uxTaskGetStackHighWaterMark( NULL ));

	HAL_GPIO_TogglePin(testled_GPIO_Port, testled_Pin);
 8002804:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002808:	4801      	ldr	r0, [pc, #4]	; (8002810 <StartDefaultTask+0x28>)
 800280a:	f005 fe3c 	bl	8008486 <HAL_GPIO_TogglePin>
	lastTime += PERIOD_STATUS_LED;
 800280e:	e7f2      	b.n	80027f6 <StartDefaultTask+0xe>
 8002810:	40020800 	.word	0x40020800
 8002814:	00000000 	.word	0x00000000

08002818 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8002818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800281c:	b0a2      	sub	sp, #136	; 0x88
 800281e:	af0c      	add	r7, sp, #48	; 0x30
 8002820:	63f8      	str	r0, [r7, #60]	; 0x3c
//	int16_t Tar_cmd_v_y = 0;
//	int16_t Tar_cmd_w = 0;



	uint8_t torqueSW = 0;
 8002822:	2300      	movs	r3, #0
 8002824:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t Oncetimer = 1;
 8002828:	2301      	movs	r3, #1
 800282a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	uint8_t tempflag = 0;
 800282e:	2300      	movs	r3, #0
 8002830:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	//////////////////////////////
	uint32_t lastTime;



	osDelay(3000);//must delay for nmt from motor driver
 8002834:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002838:	f009 fcfc 	bl	800c234 <osDelay>
	while(!(STinitdone)){osDelay(100);;}
 800283c:	e002      	b.n	8002844 <StartTask02+0x2c>
 800283e:	2064      	movs	r0, #100	; 0x64
 8002840:	f009 fcf8 	bl	800c234 <osDelay>
 8002844:	4b8f      	ldr	r3, [pc, #572]	; (8002a84 <StartTask02+0x26c>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d0f8      	beq.n	800283e <StartTask02+0x26>

	CanInit(FILTERID,MASKID,STDID);//must be to use it
 800284c:	2200      	movs	r2, #0
 800284e:	f640 4194 	movw	r1, #3220	; 0xc94
 8002852:	2080      	movs	r0, #128	; 0x80
 8002854:	f7fe fc2a 	bl	80010ac <CanInit>
	CAN_enableirq();
 8002858:	f7fe fc20 	bl	800109c <CAN_enableirq>


	PDOMapping(1, RxPDO0, vel_RxPDO0, 1);
 800285c:	4c8a      	ldr	r4, [pc, #552]	; (8002a88 <StartTask02+0x270>)
 800285e:	2301      	movs	r3, #1
 8002860:	9303      	str	r3, [sp, #12]
 8002862:	466d      	mov	r5, sp
 8002864:	f104 0308 	add.w	r3, r4, #8
 8002868:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800286c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002870:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002874:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8002878:	2001      	movs	r0, #1
 800287a:	f7fe fd0f 	bl	800129c <PDOMapping>
	PDOMapping(2, RxPDO0, vel_RxPDO0, 1);
 800287e:	4c82      	ldr	r4, [pc, #520]	; (8002a88 <StartTask02+0x270>)
 8002880:	2301      	movs	r3, #1
 8002882:	9303      	str	r3, [sp, #12]
 8002884:	466d      	mov	r5, sp
 8002886:	f104 0308 	add.w	r3, r4, #8
 800288a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800288e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002892:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002896:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 800289a:	2002      	movs	r0, #2
 800289c:	f7fe fcfe 	bl	800129c <PDOMapping>

	PDOMapping(1, TxPDO0, vel_TxPDO0, 1);//event time mode 100ms
 80028a0:	4c7a      	ldr	r4, [pc, #488]	; (8002a8c <StartTask02+0x274>)
 80028a2:	2301      	movs	r3, #1
 80028a4:	9303      	str	r3, [sp, #12]
 80028a6:	466d      	mov	r5, sp
 80028a8:	f104 0308 	add.w	r3, r4, #8
 80028ac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028b0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80028b4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80028b8:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 80028bc:	2001      	movs	r0, #1
 80028be:	f7fe fced 	bl	800129c <PDOMapping>
	PDOMapping(2, TxPDO0, vel_TxPDO0, 1);//event time mode
 80028c2:	4c72      	ldr	r4, [pc, #456]	; (8002a8c <StartTask02+0x274>)
 80028c4:	2301      	movs	r3, #1
 80028c6:	9303      	str	r3, [sp, #12]
 80028c8:	466d      	mov	r5, sp
 80028ca:	f104 0308 	add.w	r3, r4, #8
 80028ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028d2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80028d6:	e894 000c 	ldmia.w	r4, {r2, r3}
 80028da:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 80028de:	2002      	movs	r0, #2
 80028e0:	f7fe fcdc 	bl	800129c <PDOMapping>
	PDOMapping(1, TxPDO1, vel_TxPDO1, 1);//inhibit mode 100ms
 80028e4:	4c6a      	ldr	r4, [pc, #424]	; (8002a90 <StartTask02+0x278>)
 80028e6:	2301      	movs	r3, #1
 80028e8:	9303      	str	r3, [sp, #12]
 80028ea:	466d      	mov	r5, sp
 80028ec:	f104 0308 	add.w	r3, r4, #8
 80028f0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028f4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80028f8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80028fc:	f641 2101 	movw	r1, #6657	; 0x1a01
 8002900:	2001      	movs	r0, #1
 8002902:	f7fe fccb 	bl	800129c <PDOMapping>
	PDOMapping(2, TxPDO1, vel_TxPDO1, 1);//inhibit mode
 8002906:	4c62      	ldr	r4, [pc, #392]	; (8002a90 <StartTask02+0x278>)
 8002908:	2301      	movs	r3, #1
 800290a:	9303      	str	r3, [sp, #12]
 800290c:	466d      	mov	r5, sp
 800290e:	f104 0308 	add.w	r3, r4, #8
 8002912:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002916:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800291a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800291e:	f641 2101 	movw	r1, #6657	; 0x1a01
 8002922:	2002      	movs	r0, #2
 8002924:	f7fe fcba 	bl	800129c <PDOMapping>

	for(int i=0;i<2;i++){
 8002928:	2300      	movs	r3, #0
 800292a:	653b      	str	r3, [r7, #80]	; 0x50
 800292c:	e029      	b.n	8002982 <StartTask02+0x16a>
		SDOMsg(i+1,0x2010, 0x0, 0x01, 1);//Node_id, index,  subindex,  msg,  len//save eeprom
 800292e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002930:	b2db      	uxtb	r3, r3
 8002932:	3301      	adds	r3, #1
 8002934:	b2d8      	uxtb	r0, r3
 8002936:	2301      	movs	r3, #1
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2301      	movs	r3, #1
 800293c:	2200      	movs	r2, #0
 800293e:	f242 0110 	movw	r1, #8208	; 0x2010
 8002942:	f7fe fc41 	bl	80011c8 <SDOMsg>
		SDOMsg(i+1,0x6060, 0x0, 0x03, 1);//Node_id, index,  subindex,  msg,  len//3: Profile velocity mode;
 8002946:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002948:	b2db      	uxtb	r3, r3
 800294a:	3301      	adds	r3, #1
 800294c:	b2d8      	uxtb	r0, r3
 800294e:	2301      	movs	r3, #1
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	2303      	movs	r3, #3
 8002954:	2200      	movs	r2, #0
 8002956:	f246 0160 	movw	r1, #24672	; 0x6060
 800295a:	f7fe fc35 	bl	80011c8 <SDOMsg>
		Tor_OnOff(TORQUEON);
 800295e:	2001      	movs	r0, #1
 8002960:	f7fe fdae 	bl	80014c0 <Tor_OnOff>
		SDOMsg(i+1,0x200f, 0x0, 0x01, 2);//Node_id, index,  subindex,  msg,  len//1e: Synchronization control
 8002964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002966:	b2db      	uxtb	r3, r3
 8002968:	3301      	adds	r3, #1
 800296a:	b2d8      	uxtb	r0, r3
 800296c:	2302      	movs	r3, #2
 800296e:	9300      	str	r3, [sp, #0]
 8002970:	2301      	movs	r3, #1
 8002972:	2200      	movs	r2, #0
 8002974:	f242 010f 	movw	r1, #8207	; 0x200f
 8002978:	f7fe fc26 	bl	80011c8 <SDOMsg>
	for(int i=0;i<2;i++){
 800297c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800297e:	3301      	adds	r3, #1
 8002980:	653b      	str	r3, [r7, #80]	; 0x50
 8002982:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002984:	2b01      	cmp	r3, #1
 8002986:	ddd2      	ble.n	800292e <StartTask02+0x116>
	}

  /* Infinite loop */
	//printf("%d: format\n", osKernelGetTickCount());
	lastTime = osKernelGetTickCount ();
 8002988:	f009 fabc 	bl	800bf04 <osKernelGetTickCount>
 800298c:	6578      	str	r0, [r7, #84]	; 0x54
  for(;;)
  {
	//printf("%d: t02 001\n", osKernelGetTickCount());
	lastTime += PERIOD_CANCOMM;;
 800298e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002990:	3314      	adds	r3, #20
 8002992:	657b      	str	r3, [r7, #84]	; 0x54
	//printf("%d: t02 002\n", osKernelGetTickCount());
	osDelayUntil(lastTime);
 8002994:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002996:	f009 fc68 	bl	800c26a <osDelayUntil>
	//printf("%d: t02 003\n", osKernelGetTickCount());
	//osDelay(10);
	//printf("%d: t02\n", osKernelGetTickCount());

	if(FLAG_RxCplt>0)	//real time, check stdid, extid
 800299a:	4b3e      	ldr	r3, [pc, #248]	; (8002a94 <StartTask02+0x27c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 814b 	beq.w	8002c3a <StartTask02+0x422>
	{
	//	printf("%d: t02 004\n", osKernelGetTickCount());
		while(FLAG_RxCplt>0){
 80029a4:	e144      	b.n	8002c30 <StartTask02+0x418>
	//		printf("%d: t02 005\n", osKernelGetTickCount());
			FLAG_RxCplt--;
 80029a6:	4b3b      	ldr	r3, [pc, #236]	; (8002a94 <StartTask02+0x27c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	4a39      	ldr	r2, [pc, #228]	; (8002a94 <StartTask02+0x27c>)
 80029ae:	6013      	str	r3, [r2, #0]
	//		printf("%d: t02 006\n", osKernelGetTickCount());
			for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[FLAG_RxCplt][i];}
 80029b0:	2300      	movs	r3, #0
 80029b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029b4:	e010      	b.n	80029d8 <StartTask02+0x1c0>
 80029b6:	4b37      	ldr	r3, [pc, #220]	; (8002a94 <StartTask02+0x27c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a37      	ldr	r2, [pc, #220]	; (8002a98 <StartTask02+0x280>)
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	441a      	add	r2, r3
 80029c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029c2:	4413      	add	r3, r2
 80029c4:	f993 1000 	ldrsb.w	r1, [r3]
 80029c8:	4a34      	ldr	r2, [pc, #208]	; (8002a9c <StartTask02+0x284>)
 80029ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029cc:	4413      	add	r3, r2
 80029ce:	460a      	mov	r2, r1
 80029d0:	701a      	strb	r2, [r3, #0]
 80029d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029d4:	3301      	adds	r3, #1
 80029d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029da:	2b07      	cmp	r3, #7
 80029dc:	ddeb      	ble.n	80029b6 <StartTask02+0x19e>
	//		printf("%d: t02 007\n", osKernelGetTickCount());
		//	printf("canbuf: %d %d %d %d %d %d %d %d\n", canbuf[0], canbuf[1], canbuf[2], canbuf[3], canbuf[4], canbuf[5], canbuf[6], canbuf[7]);
			//printf("%dcanid: %d %d %d\n", osKernelGetTickCount(), g_tCan_Rx_Header[FLAG_RxCplt].StdId, g_tCan_Rx_Header[FLAG_RxCplt].ExtId, g_tCan_Rx_Header[FLAG_RxCplt].Timestamp);
			if(g_tCan_Rx_Header[FLAG_RxCplt].StdId>g_tCan_Rx_Header[FLAG_RxCplt].ExtId){CanId = g_tCan_Rx_Header[FLAG_RxCplt].StdId;}//�????????????????체크
 80029de:	4b2d      	ldr	r3, [pc, #180]	; (8002a94 <StartTask02+0x27c>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	492f      	ldr	r1, [pc, #188]	; (8002aa0 <StartTask02+0x288>)
 80029e4:	4613      	mov	r3, r2
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	1a9b      	subs	r3, r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	6819      	ldr	r1, [r3, #0]
 80029f0:	4b28      	ldr	r3, [pc, #160]	; (8002a94 <StartTask02+0x27c>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	482a      	ldr	r0, [pc, #168]	; (8002aa0 <StartTask02+0x288>)
 80029f6:	4613      	mov	r3, r2
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	1a9b      	subs	r3, r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4403      	add	r3, r0
 8002a00:	3304      	adds	r3, #4
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4299      	cmp	r1, r3
 8002a06:	d90b      	bls.n	8002a20 <StartTask02+0x208>
 8002a08:	4b22      	ldr	r3, [pc, #136]	; (8002a94 <StartTask02+0x27c>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4924      	ldr	r1, [pc, #144]	; (8002aa0 <StartTask02+0x288>)
 8002a0e:	4613      	mov	r3, r2
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	1a9b      	subs	r3, r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	440b      	add	r3, r1
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a22      	ldr	r2, [pc, #136]	; (8002aa4 <StartTask02+0x28c>)
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	e00b      	b.n	8002a38 <StartTask02+0x220>
			else {CanId = g_tCan_Rx_Header[FLAG_RxCplt].ExtId;}
 8002a20:	4b1c      	ldr	r3, [pc, #112]	; (8002a94 <StartTask02+0x27c>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	491e      	ldr	r1, [pc, #120]	; (8002aa0 <StartTask02+0x288>)
 8002a26:	4613      	mov	r3, r2
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	1a9b      	subs	r3, r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	440b      	add	r3, r1
 8002a30:	3304      	adds	r3, #4
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a1b      	ldr	r2, [pc, #108]	; (8002aa4 <StartTask02+0x28c>)
 8002a36:	6013      	str	r3, [r2, #0]
			printf("%d: t02 008\n", osKernelGetTickCount());
 8002a38:	f009 fa64 	bl	800bf04 <osKernelGetTickCount>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4819      	ldr	r0, [pc, #100]	; (8002aa8 <StartTask02+0x290>)
 8002a42:	f00e f87b 	bl	8010b3c <iprintf>
			switch(CanId)//parse
 8002a46:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <StartTask02+0x28c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	f000 80c7 	beq.w	8002be2 <StartTask02+0x3ca>
 8002a54:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	f200 80c3 	bhi.w	8002be4 <StartTask02+0x3cc>
 8002a5e:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d022      	beq.n	8002aac <StartTask02+0x294>
 8002a66:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	f200 80ba 	bhi.w	8002be4 <StartTask02+0x3cc>
 8002a70:	f240 1281 	movw	r2, #385	; 0x181
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d076      	beq.n	8002b66 <StartTask02+0x34e>
 8002a78:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8002a7c:	f000 8092 	beq.w	8002ba4 <StartTask02+0x38c>
 8002a80:	e0b0      	b.n	8002be4 <StartTask02+0x3cc>
 8002a82:	bf00      	nop
 8002a84:	20000bd5 	.word	0x20000bd5
 8002a88:	20000000 	.word	0x20000000
 8002a8c:	20000014 	.word	0x20000014
 8002a90:	20000028 	.word	0x20000028
 8002a94:	20000a94 	.word	0x20000a94
 8002a98:	20000a98 	.word	0x20000a98
 8002a9c:	20000c78 	.word	0x20000c78
 8002aa0:	20000ac8 	.word	0x20000ac8
 8002aa4:	20000c88 	.word	0x20000c88
 8002aa8:	08014ef4 	.word	0x08014ef4
			{
				case 0x3E9:
					temp_x = (((int16_t)canbuf[1])<<8) | ((int16_t)canbuf[0])&0xff;
 8002aac:	4b98      	ldr	r3, [pc, #608]	; (8002d10 <StartTask02+0x4f8>)
 8002aae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002ab2:	021b      	lsls	r3, r3, #8
 8002ab4:	b21a      	sxth	r2, r3
 8002ab6:	4b96      	ldr	r3, [pc, #600]	; (8002d10 <StartTask02+0x4f8>)
 8002ab8:	f993 3000 	ldrsb.w	r3, [r3]
 8002abc:	b21b      	sxth	r3, r3
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	b21b      	sxth	r3, r3
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	b21a      	sxth	r2, r3
 8002ac6:	4b93      	ldr	r3, [pc, #588]	; (8002d14 <StartTask02+0x4fc>)
 8002ac8:	801a      	strh	r2, [r3, #0]
					temp_y = (((int16_t)canbuf[3])<<8) | ((int16_t)canbuf[2])&0xff;
 8002aca:	4b91      	ldr	r3, [pc, #580]	; (8002d10 <StartTask02+0x4f8>)
 8002acc:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8002ad0:	021b      	lsls	r3, r3, #8
 8002ad2:	b21a      	sxth	r2, r3
 8002ad4:	4b8e      	ldr	r3, [pc, #568]	; (8002d10 <StartTask02+0x4f8>)
 8002ad6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002ada:	b21b      	sxth	r3, r3
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	b21b      	sxth	r3, r3
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	b21a      	sxth	r2, r3
 8002ae4:	4b8c      	ldr	r3, [pc, #560]	; (8002d18 <StartTask02+0x500>)
 8002ae6:	801a      	strh	r2, [r3, #0]
					temp_w = (((int16_t)canbuf[5])<<8) | ((int16_t)canbuf[4])&0xff;
 8002ae8:	4b89      	ldr	r3, [pc, #548]	; (8002d10 <StartTask02+0x4f8>)
 8002aea:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8002aee:	021b      	lsls	r3, r3, #8
 8002af0:	b21a      	sxth	r2, r3
 8002af2:	4b87      	ldr	r3, [pc, #540]	; (8002d10 <StartTask02+0x4f8>)
 8002af4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002af8:	b21b      	sxth	r3, r3
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	b21b      	sxth	r3, r3
 8002afe:	4313      	orrs	r3, r2
 8002b00:	b21a      	sxth	r2, r3
 8002b02:	4b86      	ldr	r3, [pc, #536]	; (8002d1c <StartTask02+0x504>)
 8002b04:	801a      	strh	r2, [r3, #0]
					state_stop = canbuf[7];
 8002b06:	4b82      	ldr	r3, [pc, #520]	; (8002d10 <StartTask02+0x4f8>)
 8002b08:	f993 2007 	ldrsb.w	r2, [r3, #7]
 8002b0c:	4b84      	ldr	r3, [pc, #528]	; (8002d20 <StartTask02+0x508>)
 8002b0e:	701a      	strb	r2, [r3, #0]
					Tar_cmd_v_x = (double)temp_x;
 8002b10:	4b80      	ldr	r3, [pc, #512]	; (8002d14 <StartTask02+0x4fc>)
 8002b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fd fd04 	bl	8000524 <__aeabi_i2d>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4980      	ldr	r1, [pc, #512]	; (8002d24 <StartTask02+0x50c>)
 8002b22:	e9c1 2300 	strd	r2, r3, [r1]
					Tar_cmd_v_y = (double)temp_y;
 8002b26:	4b7c      	ldr	r3, [pc, #496]	; (8002d18 <StartTask02+0x500>)
 8002b28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fd fcf9 	bl	8000524 <__aeabi_i2d>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	497c      	ldr	r1, [pc, #496]	; (8002d28 <StartTask02+0x510>)
 8002b38:	e9c1 2300 	strd	r2, r3, [r1]
					Tar_cmd_w = (double)temp_w;
 8002b3c:	4b77      	ldr	r3, [pc, #476]	; (8002d1c <StartTask02+0x504>)
 8002b3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fd fcee 	bl	8000524 <__aeabi_i2d>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4977      	ldr	r1, [pc, #476]	; (8002d2c <StartTask02+0x514>)
 8002b4e:	e9c1 2300 	strd	r2, r3, [r1]
					torqueSW = canbuf[6];
 8002b52:	4b6f      	ldr	r3, [pc, #444]	; (8002d10 <StartTask02+0x4f8>)
 8002b54:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8002b58:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	//				printf("%d: t02 009 %d %d %d\n", osKernelGetTickCount(),temp_x,temp_y,temp_w);
					//if(Stop_flag++>255){Stop_flag = 1;}
					Stopflagcheck(Xbot_W, 1);
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	2001      	movs	r0, #1
 8002b60:	f7ff fc4e 	bl	8002400 <Stopflagcheck>
	//				printf("%d: t02 010\n", osKernelGetTickCount());
					//printf("%d: 0x3E9:%d %d\n", osKernelGetTickCount(),Stop_flag,Pre_Stop_flag);
					//printf("%d: Stop_flag: %d\n", osKernelGetTickCount(), Stop_flag);
					break;
 8002b64:	e03e      	b.n	8002be4 <StartTask02+0x3cc>

				case 0x181:
					Tmp_cmd_FL = (((int16_t)canbuf[1])<<8) | ((int16_t)canbuf[0])&0xff;
 8002b66:	4b6a      	ldr	r3, [pc, #424]	; (8002d10 <StartTask02+0x4f8>)
 8002b68:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002b6c:	021b      	lsls	r3, r3, #8
 8002b6e:	b21a      	sxth	r2, r3
 8002b70:	4b67      	ldr	r3, [pc, #412]	; (8002d10 <StartTask02+0x4f8>)
 8002b72:	f993 3000 	ldrsb.w	r3, [r3]
 8002b76:	b21b      	sxth	r3, r3
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	b21b      	sxth	r3, r3
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	b21a      	sxth	r2, r3
 8002b80:	4b6b      	ldr	r3, [pc, #428]	; (8002d30 <StartTask02+0x518>)
 8002b82:	801a      	strh	r2, [r3, #0]
					Tmp_cmd_FR = (((int16_t)canbuf[3])<<8) | ((int16_t)canbuf[2])&0xff;
 8002b84:	4b62      	ldr	r3, [pc, #392]	; (8002d10 <StartTask02+0x4f8>)
 8002b86:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	b21a      	sxth	r2, r3
 8002b8e:	4b60      	ldr	r3, [pc, #384]	; (8002d10 <StartTask02+0x4f8>)
 8002b90:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002b94:	b21b      	sxth	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	b21b      	sxth	r3, r3
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	b21a      	sxth	r2, r3
 8002b9e:	4b65      	ldr	r3, [pc, #404]	; (8002d34 <StartTask02+0x51c>)
 8002ba0:	801a      	strh	r2, [r3, #0]
					//printf("0x181 %d\n", Tmp_cmd_FL);
					break;
 8002ba2:	e01f      	b.n	8002be4 <StartTask02+0x3cc>

				case 0x182:
					Tmp_cmd_RL = (((int16_t)canbuf[1])<<8) | ((int16_t)canbuf[0])&0xff;
 8002ba4:	4b5a      	ldr	r3, [pc, #360]	; (8002d10 <StartTask02+0x4f8>)
 8002ba6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002baa:	021b      	lsls	r3, r3, #8
 8002bac:	b21a      	sxth	r2, r3
 8002bae:	4b58      	ldr	r3, [pc, #352]	; (8002d10 <StartTask02+0x4f8>)
 8002bb0:	f993 3000 	ldrsb.w	r3, [r3]
 8002bb4:	b21b      	sxth	r3, r3
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	b21b      	sxth	r3, r3
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	b21a      	sxth	r2, r3
 8002bbe:	4b5e      	ldr	r3, [pc, #376]	; (8002d38 <StartTask02+0x520>)
 8002bc0:	801a      	strh	r2, [r3, #0]
					Tmp_cmd_RR = (((int16_t)canbuf[3])<<8) | ((int16_t)canbuf[2])&0xff;
 8002bc2:	4b53      	ldr	r3, [pc, #332]	; (8002d10 <StartTask02+0x4f8>)
 8002bc4:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8002bc8:	021b      	lsls	r3, r3, #8
 8002bca:	b21a      	sxth	r2, r3
 8002bcc:	4b50      	ldr	r3, [pc, #320]	; (8002d10 <StartTask02+0x4f8>)
 8002bce:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002bd2:	b21b      	sxth	r3, r3
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	b21b      	sxth	r3, r3
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	b21a      	sxth	r2, r3
 8002bdc:	4b57      	ldr	r3, [pc, #348]	; (8002d3c <StartTask02+0x524>)
 8002bde:	801a      	strh	r2, [r3, #0]
					break;
 8002be0:	e000      	b.n	8002be4 <StartTask02+0x3cc>

				case 2002:

					break;
 8002be2:	bf00      	nop
			}
		//	printf("%d: t02 011\n", osKernelGetTickCount());
			g_tCan_Rx_Header[FLAG_RxCplt].StdId=0;
 8002be4:	4b56      	ldr	r3, [pc, #344]	; (8002d40 <StartTask02+0x528>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	4956      	ldr	r1, [pc, #344]	; (8002d44 <StartTask02+0x52c>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	1a9b      	subs	r3, r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header[FLAG_RxCplt].ExtId=0;
 8002bf8:	4b51      	ldr	r3, [pc, #324]	; (8002d40 <StartTask02+0x528>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	4951      	ldr	r1, [pc, #324]	; (8002d44 <StartTask02+0x52c>)
 8002bfe:	4613      	mov	r3, r2
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	1a9b      	subs	r3, r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	440b      	add	r3, r1
 8002c08:	3304      	adds	r3, #4
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
			CanId = 0;
 8002c0e:	4b4e      	ldr	r3, [pc, #312]	; (8002d48 <StartTask02+0x530>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]

			for(int i=0;i<8;i++){canbuf[i]=0;}
 8002c14:	2300      	movs	r3, #0
 8002c16:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c18:	e007      	b.n	8002c2a <StartTask02+0x412>
 8002c1a:	4a3d      	ldr	r2, [pc, #244]	; (8002d10 <StartTask02+0x4f8>)
 8002c1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c1e:	4413      	add	r3, r2
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
 8002c24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c26:	3301      	adds	r3, #1
 8002c28:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c2c:	2b07      	cmp	r3, #7
 8002c2e:	ddf4      	ble.n	8002c1a <StartTask02+0x402>
		while(FLAG_RxCplt>0){
 8002c30:	4b43      	ldr	r3, [pc, #268]	; (8002d40 <StartTask02+0x528>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f47f aeb6 	bne.w	80029a6 <StartTask02+0x18e>
		}

	}

	if((temp_w && (temp_x==0) && (temp_y==0)) || ( fabs((Tar_cmd_v_x*1000)/Tar_cmd_w)<LIMIT_MODE_C) ){//MODE C
 8002c3a:	4b38      	ldr	r3, [pc, #224]	; (8002d1c <StartTask02+0x504>)
 8002c3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d009      	beq.n	8002c58 <StartTask02+0x440>
 8002c44:	4b33      	ldr	r3, [pc, #204]	; (8002d14 <StartTask02+0x4fc>)
 8002c46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d104      	bne.n	8002c58 <StartTask02+0x440>
 8002c4e:	4b32      	ldr	r3, [pc, #200]	; (8002d18 <StartTask02+0x500>)
 8002c50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d021      	beq.n	8002c9c <StartTask02+0x484>
 8002c58:	4b32      	ldr	r3, [pc, #200]	; (8002d24 <StartTask02+0x50c>)
 8002c5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	4b3a      	ldr	r3, [pc, #232]	; (8002d4c <StartTask02+0x534>)
 8002c64:	f7fd fcc8 	bl	80005f8 <__aeabi_dmul>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	4610      	mov	r0, r2
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4b2e      	ldr	r3, [pc, #184]	; (8002d2c <StartTask02+0x514>)
 8002c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c76:	f7fd fde9 	bl	800084c <__aeabi_ddiv>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	633a      	str	r2, [r7, #48]	; 0x30
 8002c80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c84:	637b      	str	r3, [r7, #52]	; 0x34
 8002c86:	a320      	add	r3, pc, #128	; (adr r3, 8002d08 <StartTask02+0x4f0>)
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002c90:	f7fd ff24 	bl	8000adc <__aeabi_dcmplt>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 80f4 	beq.w	8002e84 <StartTask02+0x66c>
	//if(Tar_cmd_w){

	//	printf("%d: t02 012 %d %d %d\n", osKernelGetTickCount(),(int)(Tar_cmd_v_x*1000),(int)(Tar_cmd_w*1000),(int)((Tar_cmd_v_x*1000)/Tar_cmd_w));
		if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 8002c9c:	4b2c      	ldr	r3, [pc, #176]	; (8002d50 <StartTask02+0x538>)
 8002c9e:	781a      	ldrb	r2, [r3, #0]
 8002ca0:	4b2c      	ldr	r3, [pc, #176]	; (8002d54 <StartTask02+0x53c>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d103      	bne.n	8002cb0 <StartTask02+0x498>
 8002ca8:	4b2b      	ldr	r3, [pc, #172]	; (8002d58 <StartTask02+0x540>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d161      	bne.n	8002d74 <StartTask02+0x55c>
			//printf("111osTimerStart: %d, %d\n", ModeABCD, Pre_ModeABCD);
			Pre_ModeABCD = ModeABCD;
 8002cb0:	4b28      	ldr	r3, [pc, #160]	; (8002d54 <StartTask02+0x53c>)
 8002cb2:	781a      	ldrb	r2, [r3, #0]
 8002cb4:	4b26      	ldr	r3, [pc, #152]	; (8002d50 <StartTask02+0x538>)
 8002cb6:	701a      	strb	r2, [r3, #0]
			Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 8002cb8:	4b28      	ldr	r3, [pc, #160]	; (8002d5c <StartTask02+0x544>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	801a      	strh	r2, [r3, #0]
 8002cbe:	4b27      	ldr	r3, [pc, #156]	; (8002d5c <StartTask02+0x544>)
 8002cc0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002cc4:	4b26      	ldr	r3, [pc, #152]	; (8002d60 <StartTask02+0x548>)
 8002cc6:	801a      	strh	r2, [r3, #0]
 8002cc8:	4b25      	ldr	r3, [pc, #148]	; (8002d60 <StartTask02+0x548>)
 8002cca:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002cce:	4b25      	ldr	r3, [pc, #148]	; (8002d64 <StartTask02+0x54c>)
 8002cd0:	801a      	strh	r2, [r3, #0]
 8002cd2:	4b24      	ldr	r3, [pc, #144]	; (8002d64 <StartTask02+0x54c>)
 8002cd4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002cd8:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <StartTask02+0x550>)
 8002cda:	801a      	strh	r2, [r3, #0]
			if(timerflag){
 8002cdc:	4b23      	ldr	r3, [pc, #140]	; (8002d6c <StartTask02+0x554>)
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80b1 	beq.w	8002e48 <StartTask02+0x630>
				//printf("timerflag: %d\n", timerflag);
	//			printf("%d: t02 013\n", osKernelGetTickCount());
				osTimerStart(EndModeDTimerHandle, ENDMODETIME);
 8002ce6:	4b22      	ldr	r3, [pc, #136]	; (8002d70 <StartTask02+0x558>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f009 fb7a 	bl	800c3e8 <osTimerStart>
	//			printf("%d: t02 014\n", osKernelGetTickCount());
				timerflag = 0;
 8002cf4:	4b1d      	ldr	r3, [pc, #116]	; (8002d6c <StartTask02+0x554>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
				EndMode = 0;
 8002cfa:	4b17      	ldr	r3, [pc, #92]	; (8002d58 <StartTask02+0x540>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]
			if(timerflag){
 8002d00:	e0a2      	b.n	8002e48 <StartTask02+0x630>
 8002d02:	bf00      	nop
 8002d04:	f3af 8000 	nop.w
 8002d08:	00000000 	.word	0x00000000
 8002d0c:	4072c000 	.word	0x4072c000
 8002d10:	20000c78 	.word	0x20000c78
 8002d14:	20000c48 	.word	0x20000c48
 8002d18:	20000c4a 	.word	0x20000c4a
 8002d1c:	20000c4c 	.word	0x20000c4c
 8002d20:	20000c4e 	.word	0x20000c4e
 8002d24:	20000c20 	.word	0x20000c20
 8002d28:	20000c38 	.word	0x20000c38
 8002d2c:	20000c40 	.word	0x20000c40
 8002d30:	20000c68 	.word	0x20000c68
 8002d34:	20000c6a 	.word	0x20000c6a
 8002d38:	20000c6c 	.word	0x20000c6c
 8002d3c:	20000c6e 	.word	0x20000c6e
 8002d40:	20000a94 	.word	0x20000a94
 8002d44:	20000ac8 	.word	0x20000ac8
 8002d48:	20000c88 	.word	0x20000c88
 8002d4c:	408f4000 	.word	0x408f4000
 8002d50:	20000bd4 	.word	0x20000bd4
 8002d54:	2000005c 	.word	0x2000005c
 8002d58:	2000005e 	.word	0x2000005e
 8002d5c:	20000c70 	.word	0x20000c70
 8002d60:	20000c72 	.word	0x20000c72
 8002d64:	20000c74 	.word	0x20000c74
 8002d68:	20000c76 	.word	0x20000c76
 8002d6c:	2000005d 	.word	0x2000005d
 8002d70:	20000cb0 	.word	0x20000cb0
			}
		}
		else {
			ModeABCD = 3;
 8002d74:	4b3a      	ldr	r3, [pc, #232]	; (8002e60 <StartTask02+0x648>)
 8002d76:	2203      	movs	r2, #3
 8002d78:	701a      	strb	r2, [r3, #0]
			Tar_cmd_v_x=0;
 8002d7a:	493a      	ldr	r1, [pc, #232]	; (8002e64 <StartTask02+0x64c>)
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	f04f 0300 	mov.w	r3, #0
 8002d84:	e9c1 2300 	strd	r2, r3, [r1]
			Tar_cmd_v_y=0;
 8002d88:	4937      	ldr	r1, [pc, #220]	; (8002e68 <StartTask02+0x650>)
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	f04f 0300 	mov.w	r3, #0
 8002d92:	e9c1 2300 	strd	r2, r3, [r1]
		//	printf("%d: t02 015\n", osKernelGetTickCount());
			Tar_cmd_FL = -1*((Tar_cmd_w*CONSTANT_C_AxC_V)/SIGNIFICANT_FIGURES);
 8002d96:	4b35      	ldr	r3, [pc, #212]	; (8002e6c <StartTask02+0x654>)
 8002d98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d9c:	a32c      	add	r3, pc, #176	; (adr r3, 8002e50 <StartTask02+0x638>)
 8002d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da2:	f7fd fc29 	bl	80005f8 <__aeabi_dmul>
 8002da6:	4602      	mov	r2, r0
 8002da8:	460b      	mov	r3, r1
 8002daa:	4610      	mov	r0, r2
 8002dac:	4619      	mov	r1, r3
 8002dae:	f04f 0200 	mov.w	r2, #0
 8002db2:	4b2f      	ldr	r3, [pc, #188]	; (8002e70 <StartTask02+0x658>)
 8002db4:	f7fd fd4a 	bl	800084c <__aeabi_ddiv>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	62ba      	str	r2, [r7, #40]	; 0x28
 8002dbe:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dc4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002dc8:	f7fd fec6 	bl	8000b58 <__aeabi_d2iz>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	b21a      	sxth	r2, r3
 8002dd0:	4b28      	ldr	r3, [pc, #160]	; (8002e74 <StartTask02+0x65c>)
 8002dd2:	801a      	strh	r2, [r3, #0]

			if(Tar_cmd_FL>LIMIT_W){Tar_cmd_FL=LIMIT_W;}
 8002dd4:	4b27      	ldr	r3, [pc, #156]	; (8002e74 <StartTask02+0x65c>)
 8002dd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dda:	2b46      	cmp	r3, #70	; 0x46
 8002ddc:	dd02      	ble.n	8002de4 <StartTask02+0x5cc>
 8002dde:	4b25      	ldr	r3, [pc, #148]	; (8002e74 <StartTask02+0x65c>)
 8002de0:	2246      	movs	r2, #70	; 0x46
 8002de2:	801a      	strh	r2, [r3, #0]
			if(Tar_cmd_FL<-LIMIT_W){Tar_cmd_FL=-LIMIT_W;}
 8002de4:	4b23      	ldr	r3, [pc, #140]	; (8002e74 <StartTask02+0x65c>)
 8002de6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dea:	f113 0f46 	cmn.w	r3, #70	; 0x46
 8002dee:	da03      	bge.n	8002df8 <StartTask02+0x5e0>
 8002df0:	4b20      	ldr	r3, [pc, #128]	; (8002e74 <StartTask02+0x65c>)
 8002df2:	f64f 72ba 	movw	r2, #65466	; 0xffba
 8002df6:	801a      	strh	r2, [r3, #0]
			Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL;
 8002df8:	4b1e      	ldr	r3, [pc, #120]	; (8002e74 <StartTask02+0x65c>)
 8002dfa:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002dfe:	4b1e      	ldr	r3, [pc, #120]	; (8002e78 <StartTask02+0x660>)
 8002e00:	801a      	strh	r2, [r3, #0]
 8002e02:	4b1d      	ldr	r3, [pc, #116]	; (8002e78 <StartTask02+0x660>)
 8002e04:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e08:	4b1c      	ldr	r3, [pc, #112]	; (8002e7c <StartTask02+0x664>)
 8002e0a:	801a      	strh	r2, [r3, #0]
 8002e0c:	4b1b      	ldr	r3, [pc, #108]	; (8002e7c <StartTask02+0x664>)
 8002e0e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e12:	4b1b      	ldr	r3, [pc, #108]	; (8002e80 <StartTask02+0x668>)
 8002e14:	801a      	strh	r2, [r3, #0]
	//		printf("%d: t02 016\n", osKernelGetTickCount());
			for(int i=0;i<4;i++){Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL), i);}
 8002e16:	2300      	movs	r3, #0
 8002e18:	647b      	str	r3, [r7, #68]	; 0x44
 8002e1a:	e00e      	b.n	8002e3a <StartTask02+0x622>
 8002e1c:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8002e58 <StartTask02+0x640>
 8002e20:	f7ff fb7a 	bl	8002518 <rad2deg>
 8002e24:	4603      	mov	r3, r0
 8002e26:	4619      	mov	r1, r3
 8002e28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	2001      	movs	r0, #1
 8002e30:	f7ff fb2e 	bl	8002490 <Deg2Ste>
 8002e34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e36:	3301      	adds	r3, #1
 8002e38:	647b      	str	r3, [r7, #68]	; 0x44
 8002e3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e3c:	2b03      	cmp	r3, #3
 8002e3e:	dded      	ble.n	8002e1c <StartTask02+0x604>
	//		printf("%d: t02 017\n", osKernelGetTickCount());
			Cal_Real_cmd();
 8002e40:	f7fe fc76 	bl	8001730 <Cal_Real_cmd>
		if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 8002e44:	f000 be1f 	b.w	8003a86 <StartTask02+0x126e>
 8002e48:	f000 be1d 	b.w	8003a86 <StartTask02+0x126e>
 8002e4c:	f3af 8000 	nop.w
 8002e50:	8ccd1fe0 	.word	0x8ccd1fe0
 8002e54:	40412c3c 	.word	0x40412c3c
 8002e58:	ccefcd31 	.word	0xccefcd31
 8002e5c:	3fe7a426 	.word	0x3fe7a426
 8002e60:	2000005c 	.word	0x2000005c
 8002e64:	20000c20 	.word	0x20000c20
 8002e68:	20000c38 	.word	0x20000c38
 8002e6c:	20000c40 	.word	0x20000c40
 8002e70:	408f4000 	.word	0x408f4000
 8002e74:	20000c70 	.word	0x20000c70
 8002e78:	20000c72 	.word	0x20000c72
 8002e7c:	20000c74 	.word	0x20000c74
 8002e80:	20000c76 	.word	0x20000c76


	//else if(Tar_cmd_v_x && (Tar_cmd_w!=0)){
		else {	//mode2
	//		printf("%d: t02 019\n", osKernelGetTickCount());
			if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 8002e84:	4b88      	ldr	r3, [pc, #544]	; (80030a8 <StartTask02+0x890>)
 8002e86:	781a      	ldrb	r2, [r3, #0]
 8002e88:	4b88      	ldr	r3, [pc, #544]	; (80030ac <StartTask02+0x894>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d104      	bne.n	8002e9a <StartTask02+0x682>
 8002e90:	4b87      	ldr	r3, [pc, #540]	; (80030b0 <StartTask02+0x898>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f040 812d 	bne.w	80030f4 <StartTask02+0x8dc>
	//			printf("%d: t02 020\n", osKernelGetTickCount());
				//printf("%d:111osTimerStart: %d, %d, %d\n", osKernelGetTickCount(), ModeABCD, Pre_ModeABCD, EndMode);
				Pre_ModeABCD = ModeABCD;
 8002e9a:	4b84      	ldr	r3, [pc, #528]	; (80030ac <StartTask02+0x894>)
 8002e9c:	781a      	ldrb	r2, [r3, #0]
 8002e9e:	4b82      	ldr	r3, [pc, #520]	; (80030a8 <StartTask02+0x890>)
 8002ea0:	701a      	strb	r2, [r3, #0]
				Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 8002ea2:	4b84      	ldr	r3, [pc, #528]	; (80030b4 <StartTask02+0x89c>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	801a      	strh	r2, [r3, #0]
 8002ea8:	4b82      	ldr	r3, [pc, #520]	; (80030b4 <StartTask02+0x89c>)
 8002eaa:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002eae:	4b82      	ldr	r3, [pc, #520]	; (80030b8 <StartTask02+0x8a0>)
 8002eb0:	801a      	strh	r2, [r3, #0]
 8002eb2:	4b81      	ldr	r3, [pc, #516]	; (80030b8 <StartTask02+0x8a0>)
 8002eb4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002eb8:	4b80      	ldr	r3, [pc, #512]	; (80030bc <StartTask02+0x8a4>)
 8002eba:	801a      	strh	r2, [r3, #0]
 8002ebc:	4b7f      	ldr	r3, [pc, #508]	; (80030bc <StartTask02+0x8a4>)
 8002ebe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ec2:	4b7f      	ldr	r3, [pc, #508]	; (80030c0 <StartTask02+0x8a8>)
 8002ec4:	801a      	strh	r2, [r3, #0]
				angle_rad_i = 0;
 8002ec6:	497f      	ldr	r1, [pc, #508]	; (80030c4 <StartTask02+0x8ac>)
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	e9c1 2300 	strd	r2, r3, [r1]
				angle_rad_o = 0;
 8002ed4:	497c      	ldr	r1, [pc, #496]	; (80030c8 <StartTask02+0x8b0>)
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	e9c1 2300 	strd	r2, r3, [r1]
				printf("%d:send angle2 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002ee2:	f009 f80f 	bl	800bf04 <osKernelGetTickCount>
 8002ee6:	4682      	mov	sl, r0
									SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002ee8:	4b78      	ldr	r3, [pc, #480]	; (80030cc <StartTask02+0x8b4>)
 8002eea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eee:	461a      	mov	r2, r3
				printf("%d:send angle2 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002ef0:	2364      	movs	r3, #100	; 0x64
 8002ef2:	fb03 f902 	mul.w	r9, r3, r2
									SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002ef6:	4b75      	ldr	r3, [pc, #468]	; (80030cc <StartTask02+0x8b4>)
 8002ef8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002efc:	461a      	mov	r2, r3
				printf("%d:send angle2 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002efe:	2364      	movs	r3, #100	; 0x64
 8002f00:	fb03 f802 	mul.w	r8, r3, r2
									SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002f04:	4b71      	ldr	r3, [pc, #452]	; (80030cc <StartTask02+0x8b4>)
 8002f06:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002f0a:	461a      	mov	r2, r3
				printf("%d:send angle2 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002f0c:	2364      	movs	r3, #100	; 0x64
 8002f0e:	fb03 f302 	mul.w	r3, r3, r2
 8002f12:	63bb      	str	r3, [r7, #56]	; 0x38
									SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002f14:	4b6d      	ldr	r3, [pc, #436]	; (80030cc <StartTask02+0x8b4>)
 8002f16:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002f1a:	461a      	mov	r2, r3
				printf("%d:send angle2 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002f1c:	2364      	movs	r3, #100	; 0x64
 8002f1e:	fb03 f202 	mul.w	r2, r3, r2
 8002f22:	60fa      	str	r2, [r7, #12]
									SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002f24:	4b67      	ldr	r3, [pc, #412]	; (80030c4 <StartTask02+0x8ac>)
 8002f26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	4b68      	ldr	r3, [pc, #416]	; (80030d0 <StartTask02+0x8b8>)
 8002f30:	f7fd fb62 	bl	80005f8 <__aeabi_dmul>
 8002f34:	4602      	mov	r2, r0
 8002f36:	460b      	mov	r3, r1
				printf("%d:send angle2 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002f38:	4610      	mov	r0, r2
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	f7fd fe0c 	bl	8000b58 <__aeabi_d2iz>
 8002f40:	60b8      	str	r0, [r7, #8]
									SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002f42:	4b61      	ldr	r3, [pc, #388]	; (80030c8 <StartTask02+0x8b0>)
 8002f44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	4b60      	ldr	r3, [pc, #384]	; (80030d0 <StartTask02+0x8b8>)
 8002f4e:	f7fd fb53 	bl	80005f8 <__aeabi_dmul>
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
				printf("%d:send angle2 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002f56:	4610      	mov	r0, r2
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f7fd fdfd 	bl	8000b58 <__aeabi_d2iz>
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	4b5c      	ldr	r3, [pc, #368]	; (80030d4 <StartTask02+0x8bc>)
 8002f62:	681e      	ldr	r6, [r3, #0]
 8002f64:	4b5b      	ldr	r3, [pc, #364]	; (80030d4 <StartTask02+0x8bc>)
 8002f66:	685d      	ldr	r5, [r3, #4]
 8002f68:	4b5a      	ldr	r3, [pc, #360]	; (80030d4 <StartTask02+0x8bc>)
 8002f6a:	6898      	ldr	r0, [r3, #8]
 8002f6c:	4b59      	ldr	r3, [pc, #356]	; (80030d4 <StartTask02+0x8bc>)
 8002f6e:	68d9      	ldr	r1, [r3, #12]
 8002f70:	4b59      	ldr	r3, [pc, #356]	; (80030d8 <StartTask02+0x8c0>)
 8002f72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f76:	461c      	mov	r4, r3
 8002f78:	4b58      	ldr	r3, [pc, #352]	; (80030dc <StartTask02+0x8c4>)
 8002f7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	4b57      	ldr	r3, [pc, #348]	; (80030e0 <StartTask02+0x8c8>)
 8002f82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f86:	930a      	str	r3, [sp, #40]	; 0x28
 8002f88:	9209      	str	r2, [sp, #36]	; 0x24
 8002f8a:	9408      	str	r4, [sp, #32]
 8002f8c:	9107      	str	r1, [sp, #28]
 8002f8e:	9006      	str	r0, [sp, #24]
 8002f90:	9505      	str	r5, [sp, #20]
 8002f92:	9604      	str	r6, [sp, #16]
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	9103      	str	r1, [sp, #12]
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	9102      	str	r1, [sp, #8]
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	9201      	str	r2, [sp, #4]
 8002fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	4643      	mov	r3, r8
 8002fa6:	464a      	mov	r2, r9
 8002fa8:	4651      	mov	r1, sl
 8002faa:	484e      	ldr	r0, [pc, #312]	; (80030e4 <StartTask02+0x8cc>)
 8002fac:	f00d fdc6 	bl	8010b3c <iprintf>
									SAngle[0],SAngle[1],SAngle[2],SAngle[3], temp_x, temp_y, temp_w);
				if(timerflag){
 8002fb0:	4b4d      	ldr	r3, [pc, #308]	; (80030e8 <StartTask02+0x8d0>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f000 8563 	beq.w	8003a80 <StartTask02+0x1268>
	//				printf("%d: t02 021\n", osKernelGetTickCount());
					//printf("timerflag: %d\n", timerflag);
					osTimerStart(EndModeDTimerHandle, ENDMODETIME);
 8002fba:	4b4c      	ldr	r3, [pc, #304]	; (80030ec <StartTask02+0x8d4>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f009 fa10 	bl	800c3e8 <osTimerStart>
		//			printf("%d: t02 022\n", osKernelGetTickCount());
					timerflag = 0;
 8002fc8:	4b47      	ldr	r3, [pc, #284]	; (80030e8 <StartTask02+0x8d0>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	701a      	strb	r2, [r3, #0]
					EndMode = 0;
 8002fce:	4b38      	ldr	r3, [pc, #224]	; (80030b0 <StartTask02+0x898>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
					printf("%d:send angle3 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002fd4:	f008 ff96 	bl	800bf04 <osKernelGetTickCount>
 8002fd8:	4682      	mov	sl, r0
										SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002fda:	4b3c      	ldr	r3, [pc, #240]	; (80030cc <StartTask02+0x8b4>)
 8002fdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fe0:	461a      	mov	r2, r3
					printf("%d:send angle3 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002fe2:	2364      	movs	r3, #100	; 0x64
 8002fe4:	fb03 f902 	mul.w	r9, r3, r2
										SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002fe8:	4b38      	ldr	r3, [pc, #224]	; (80030cc <StartTask02+0x8b4>)
 8002fea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002fee:	461a      	mov	r2, r3
					printf("%d:send angle3 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002ff0:	2364      	movs	r3, #100	; 0x64
 8002ff2:	fb03 f802 	mul.w	r8, r3, r2
										SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8002ff6:	4b35      	ldr	r3, [pc, #212]	; (80030cc <StartTask02+0x8b4>)
 8002ff8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002ffc:	461a      	mov	r2, r3
					printf("%d:send angle3 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8002ffe:	2364      	movs	r3, #100	; 0x64
 8003000:	fb03 f302 	mul.w	r3, r3, r2
 8003004:	63bb      	str	r3, [r7, #56]	; 0x38
										SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003006:	4b31      	ldr	r3, [pc, #196]	; (80030cc <StartTask02+0x8b4>)
 8003008:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800300c:	461a      	mov	r2, r3
					printf("%d:send angle3 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 800300e:	2364      	movs	r3, #100	; 0x64
 8003010:	fb03 f202 	mul.w	r2, r3, r2
 8003014:	60fa      	str	r2, [r7, #12]
										SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003016:	4b2b      	ldr	r3, [pc, #172]	; (80030c4 <StartTask02+0x8ac>)
 8003018:	e9d3 0100 	ldrd	r0, r1, [r3]
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	4b2b      	ldr	r3, [pc, #172]	; (80030d0 <StartTask02+0x8b8>)
 8003022:	f7fd fae9 	bl	80005f8 <__aeabi_dmul>
 8003026:	4602      	mov	r2, r0
 8003028:	460b      	mov	r3, r1
					printf("%d:send angle3 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 800302a:	4610      	mov	r0, r2
 800302c:	4619      	mov	r1, r3
 800302e:	f7fd fd93 	bl	8000b58 <__aeabi_d2iz>
 8003032:	60b8      	str	r0, [r7, #8]
										SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003034:	4b24      	ldr	r3, [pc, #144]	; (80030c8 <StartTask02+0x8b0>)
 8003036:	e9d3 0100 	ldrd	r0, r1, [r3]
 800303a:	f04f 0200 	mov.w	r2, #0
 800303e:	4b24      	ldr	r3, [pc, #144]	; (80030d0 <StartTask02+0x8b8>)
 8003040:	f7fd fada 	bl	80005f8 <__aeabi_dmul>
 8003044:	4602      	mov	r2, r0
 8003046:	460b      	mov	r3, r1
					printf("%d:send angle3 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003048:	4610      	mov	r0, r2
 800304a:	4619      	mov	r1, r3
 800304c:	f7fd fd84 	bl	8000b58 <__aeabi_d2iz>
 8003050:	6078      	str	r0, [r7, #4]
 8003052:	4b20      	ldr	r3, [pc, #128]	; (80030d4 <StartTask02+0x8bc>)
 8003054:	681e      	ldr	r6, [r3, #0]
 8003056:	4b1f      	ldr	r3, [pc, #124]	; (80030d4 <StartTask02+0x8bc>)
 8003058:	685d      	ldr	r5, [r3, #4]
 800305a:	4b1e      	ldr	r3, [pc, #120]	; (80030d4 <StartTask02+0x8bc>)
 800305c:	6898      	ldr	r0, [r3, #8]
 800305e:	4b1d      	ldr	r3, [pc, #116]	; (80030d4 <StartTask02+0x8bc>)
 8003060:	68d9      	ldr	r1, [r3, #12]
 8003062:	4b1d      	ldr	r3, [pc, #116]	; (80030d8 <StartTask02+0x8c0>)
 8003064:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003068:	461c      	mov	r4, r3
 800306a:	4b1c      	ldr	r3, [pc, #112]	; (80030dc <StartTask02+0x8c4>)
 800306c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003070:	461a      	mov	r2, r3
 8003072:	4b1b      	ldr	r3, [pc, #108]	; (80030e0 <StartTask02+0x8c8>)
 8003074:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003078:	930a      	str	r3, [sp, #40]	; 0x28
 800307a:	9209      	str	r2, [sp, #36]	; 0x24
 800307c:	9408      	str	r4, [sp, #32]
 800307e:	9107      	str	r1, [sp, #28]
 8003080:	9006      	str	r0, [sp, #24]
 8003082:	9505      	str	r5, [sp, #20]
 8003084:	9604      	str	r6, [sp, #16]
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	9103      	str	r1, [sp, #12]
 800308a:	68b9      	ldr	r1, [r7, #8]
 800308c:	9102      	str	r1, [sp, #8]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	9201      	str	r2, [sp, #4]
 8003092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	4643      	mov	r3, r8
 8003098:	464a      	mov	r2, r9
 800309a:	4651      	mov	r1, sl
 800309c:	4814      	ldr	r0, [pc, #80]	; (80030f0 <StartTask02+0x8d8>)
 800309e:	f00d fd4d 	bl	8010b3c <iprintf>
			if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 80030a2:	f000 bced 	b.w	8003a80 <StartTask02+0x1268>
 80030a6:	bf00      	nop
 80030a8:	20000bd4 	.word	0x20000bd4
 80030ac:	2000005c 	.word	0x2000005c
 80030b0:	2000005e 	.word	0x2000005e
 80030b4:	20000c70 	.word	0x20000c70
 80030b8:	20000c72 	.word	0x20000c72
 80030bc:	20000c74 	.word	0x20000c74
 80030c0:	20000c76 	.word	0x20000c76
 80030c4:	20000c10 	.word	0x20000c10
 80030c8:	20000c18 	.word	0x20000c18
 80030cc:	20000bcc 	.word	0x20000bcc
 80030d0:	408f4000 	.word	0x408f4000
 80030d4:	20000be0 	.word	0x20000be0
 80030d8:	20000c48 	.word	0x20000c48
 80030dc:	20000c4a 	.word	0x20000c4a
 80030e0:	20000c4c 	.word	0x20000c4c
 80030e4:	08014f04 	.word	0x08014f04
 80030e8:	2000005d 	.word	0x2000005d
 80030ec:	20000cb0 	.word	0x20000cb0
 80030f0:	08014f3c 	.word	0x08014f3c
				}
			}
			else{	//mode2
			//Tar_cmd_FL = CONSTANT_VEL  *  (Tar_cmd_v_x*cos(ANGLE_RAD_B) + Tar_cmd_v_y*sin(ANGLE_RAD_B));
			//printf("%d:222osTimerStart: %d, %d, %d\n", osKernelGetTickCount(), ModeABCD, Pre_ModeABCD, EndMode);
			if(Tar_cmd_v_x>LIMIT_V){Tar_cmd_v_x=LIMIT_V;}
 80030f4:	4bc4      	ldr	r3, [pc, #784]	; (8003408 <StartTask02+0xbf0>)
 80030f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	4bc3      	ldr	r3, [pc, #780]	; (800340c <StartTask02+0xbf4>)
 8003100:	f7fd fd0a 	bl	8000b18 <__aeabi_dcmpgt>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d005      	beq.n	8003116 <StartTask02+0x8fe>
 800310a:	49bf      	ldr	r1, [pc, #764]	; (8003408 <StartTask02+0xbf0>)
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	4bbe      	ldr	r3, [pc, #760]	; (800340c <StartTask02+0xbf4>)
 8003112:	e9c1 2300 	strd	r2, r3, [r1]
			if(Tar_cmd_v_x<-LIMIT_V){Tar_cmd_v_x=-LIMIT_V;}
 8003116:	4bbc      	ldr	r3, [pc, #752]	; (8003408 <StartTask02+0xbf0>)
 8003118:	e9d3 0100 	ldrd	r0, r1, [r3]
 800311c:	a3b4      	add	r3, pc, #720	; (adr r3, 80033f0 <StartTask02+0xbd8>)
 800311e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003122:	f7fd fcdb 	bl	8000adc <__aeabi_dcmplt>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d005      	beq.n	8003138 <StartTask02+0x920>
 800312c:	49b6      	ldr	r1, [pc, #728]	; (8003408 <StartTask02+0xbf0>)
 800312e:	a3b0      	add	r3, pc, #704	; (adr r3, 80033f0 <StartTask02+0xbd8>)
 8003130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003134:	e9c1 2300 	strd	r2, r3, [r1]
//				angle_rad_c = 1;
//
//			}
//			else { angle_rad_c = fabs(asin(((230*Tar_cmd_w) / (Tar_cmd_v_x*1000)))); }
	//		printf("%d: t02 024\n", osKernelGetTickCount());
			angle_rad_c = fabs(asin(((230*Tar_cmd_w) / (Tar_cmd_v_x*1000))));
 8003138:	4bb5      	ldr	r3, [pc, #724]	; (8003410 <StartTask02+0xbf8>)
 800313a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800313e:	a3ae      	add	r3, pc, #696	; (adr r3, 80033f8 <StartTask02+0xbe0>)
 8003140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003144:	f7fd fa58 	bl	80005f8 <__aeabi_dmul>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4614      	mov	r4, r2
 800314e:	461d      	mov	r5, r3
 8003150:	4bad      	ldr	r3, [pc, #692]	; (8003408 <StartTask02+0xbf0>)
 8003152:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	4bae      	ldr	r3, [pc, #696]	; (8003414 <StartTask02+0xbfc>)
 800315c:	f7fd fa4c 	bl	80005f8 <__aeabi_dmul>
 8003160:	4602      	mov	r2, r0
 8003162:	460b      	mov	r3, r1
 8003164:	4620      	mov	r0, r4
 8003166:	4629      	mov	r1, r5
 8003168:	f7fd fb70 	bl	800084c <__aeabi_ddiv>
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	ec43 2b17 	vmov	d7, r2, r3
 8003174:	eeb0 0a47 	vmov.f32	s0, s14
 8003178:	eef0 0a67 	vmov.f32	s1, s15
 800317c:	f00f fe70 	bl	8012e60 <asin>
 8003180:	ec53 2b10 	vmov	r2, r3, d0
 8003184:	623a      	str	r2, [r7, #32]
 8003186:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800318a:	627b      	str	r3, [r7, #36]	; 0x24
 800318c:	4ba2      	ldr	r3, [pc, #648]	; (8003418 <StartTask02+0xc00>)
 800318e:	ed97 7b08 	vldr	d7, [r7, #32]
 8003192:	ed83 7b00 	vstr	d7, [r3]

			angle_rad_i = fabs(atan2(230,(230 / tan(angle_rad_c))-209.5));
 8003196:	4ba0      	ldr	r3, [pc, #640]	; (8003418 <StartTask02+0xc00>)
 8003198:	ed93 7b00 	vldr	d7, [r3]
 800319c:	eeb0 0a47 	vmov.f32	s0, s14
 80031a0:	eef0 0a67 	vmov.f32	s1, s15
 80031a4:	f00f fe28 	bl	8012df8 <tan>
 80031a8:	ec53 2b10 	vmov	r2, r3, d0
 80031ac:	a192      	add	r1, pc, #584	; (adr r1, 80033f8 <StartTask02+0xbe0>)
 80031ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80031b2:	f7fd fb4b 	bl	800084c <__aeabi_ddiv>
 80031b6:	4602      	mov	r2, r0
 80031b8:	460b      	mov	r3, r1
 80031ba:	4610      	mov	r0, r2
 80031bc:	4619      	mov	r1, r3
 80031be:	a390      	add	r3, pc, #576	; (adr r3, 8003400 <StartTask02+0xbe8>)
 80031c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c4:	f7fd f860 	bl	8000288 <__aeabi_dsub>
 80031c8:	4602      	mov	r2, r0
 80031ca:	460b      	mov	r3, r1
 80031cc:	ec43 2b17 	vmov	d7, r2, r3
 80031d0:	eeb0 1a47 	vmov.f32	s2, s14
 80031d4:	eef0 1a67 	vmov.f32	s3, s15
 80031d8:	ed9f 0b87 	vldr	d0, [pc, #540]	; 80033f8 <StartTask02+0xbe0>
 80031dc:	f00f fe74 	bl	8012ec8 <atan2>
 80031e0:	ec53 2b10 	vmov	r2, r3, d0
 80031e4:	61ba      	str	r2, [r7, #24]
 80031e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031ea:	61fb      	str	r3, [r7, #28]
 80031ec:	4b8b      	ldr	r3, [pc, #556]	; (800341c <StartTask02+0xc04>)
 80031ee:	ed97 7b06 	vldr	d7, [r7, #24]
 80031f2:	ed83 7b00 	vstr	d7, [r3]
			angle_rad_o = fabs(atan2(230,(230 / tan(angle_rad_c))+209.5));
 80031f6:	4b88      	ldr	r3, [pc, #544]	; (8003418 <StartTask02+0xc00>)
 80031f8:	ed93 7b00 	vldr	d7, [r3]
 80031fc:	eeb0 0a47 	vmov.f32	s0, s14
 8003200:	eef0 0a67 	vmov.f32	s1, s15
 8003204:	f00f fdf8 	bl	8012df8 <tan>
 8003208:	ec53 2b10 	vmov	r2, r3, d0
 800320c:	a17a      	add	r1, pc, #488	; (adr r1, 80033f8 <StartTask02+0xbe0>)
 800320e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003212:	f7fd fb1b 	bl	800084c <__aeabi_ddiv>
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	4610      	mov	r0, r2
 800321c:	4619      	mov	r1, r3
 800321e:	a378      	add	r3, pc, #480	; (adr r3, 8003400 <StartTask02+0xbe8>)
 8003220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003224:	f7fd f832 	bl	800028c <__adddf3>
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	ec43 2b17 	vmov	d7, r2, r3
 8003230:	eeb0 1a47 	vmov.f32	s2, s14
 8003234:	eef0 1a67 	vmov.f32	s3, s15
 8003238:	ed9f 0b6f 	vldr	d0, [pc, #444]	; 80033f8 <StartTask02+0xbe0>
 800323c:	f00f fe44 	bl	8012ec8 <atan2>
 8003240:	ec53 2b10 	vmov	r2, r3, d0
 8003244:	613a      	str	r2, [r7, #16]
 8003246:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800324a:	617b      	str	r3, [r7, #20]
 800324c:	4b74      	ldr	r3, [pc, #464]	; (8003420 <StartTask02+0xc08>)
 800324e:	ed97 7b04 	vldr	d7, [r7, #16]
 8003252:	ed83 7b00 	vstr	d7, [r3]

			Tar_cmd_v_i = (Tar_cmd_v_x*sin(angle_rad_c)) / sin(angle_rad_i);
 8003256:	4b70      	ldr	r3, [pc, #448]	; (8003418 <StartTask02+0xc00>)
 8003258:	ed93 7b00 	vldr	d7, [r3]
 800325c:	eeb0 0a47 	vmov.f32	s0, s14
 8003260:	eef0 0a67 	vmov.f32	s1, s15
 8003264:	f00f fd70 	bl	8012d48 <sin>
 8003268:	ec51 0b10 	vmov	r0, r1, d0
 800326c:	4b66      	ldr	r3, [pc, #408]	; (8003408 <StartTask02+0xbf0>)
 800326e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003272:	f7fd f9c1 	bl	80005f8 <__aeabi_dmul>
 8003276:	4602      	mov	r2, r0
 8003278:	460b      	mov	r3, r1
 800327a:	4614      	mov	r4, r2
 800327c:	461d      	mov	r5, r3
 800327e:	4b67      	ldr	r3, [pc, #412]	; (800341c <StartTask02+0xc04>)
 8003280:	ed93 7b00 	vldr	d7, [r3]
 8003284:	eeb0 0a47 	vmov.f32	s0, s14
 8003288:	eef0 0a67 	vmov.f32	s1, s15
 800328c:	f00f fd5c 	bl	8012d48 <sin>
 8003290:	ec53 2b10 	vmov	r2, r3, d0
 8003294:	4620      	mov	r0, r4
 8003296:	4629      	mov	r1, r5
 8003298:	f7fd fad8 	bl	800084c <__aeabi_ddiv>
 800329c:	4602      	mov	r2, r0
 800329e:	460b      	mov	r3, r1
 80032a0:	4960      	ldr	r1, [pc, #384]	; (8003424 <StartTask02+0xc0c>)
 80032a2:	e9c1 2300 	strd	r2, r3, [r1]
			Tar_cmd_v_o = (Tar_cmd_v_x*sin(angle_rad_c)) / sin(angle_rad_o);
 80032a6:	4b5c      	ldr	r3, [pc, #368]	; (8003418 <StartTask02+0xc00>)
 80032a8:	ed93 7b00 	vldr	d7, [r3]
 80032ac:	eeb0 0a47 	vmov.f32	s0, s14
 80032b0:	eef0 0a67 	vmov.f32	s1, s15
 80032b4:	f00f fd48 	bl	8012d48 <sin>
 80032b8:	ec51 0b10 	vmov	r0, r1, d0
 80032bc:	4b52      	ldr	r3, [pc, #328]	; (8003408 <StartTask02+0xbf0>)
 80032be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c2:	f7fd f999 	bl	80005f8 <__aeabi_dmul>
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4614      	mov	r4, r2
 80032cc:	461d      	mov	r5, r3
 80032ce:	4b54      	ldr	r3, [pc, #336]	; (8003420 <StartTask02+0xc08>)
 80032d0:	ed93 7b00 	vldr	d7, [r3]
 80032d4:	eeb0 0a47 	vmov.f32	s0, s14
 80032d8:	eef0 0a67 	vmov.f32	s1, s15
 80032dc:	f00f fd34 	bl	8012d48 <sin>
 80032e0:	ec53 2b10 	vmov	r2, r3, d0
 80032e4:	4620      	mov	r0, r4
 80032e6:	4629      	mov	r1, r5
 80032e8:	f7fd fab0 	bl	800084c <__aeabi_ddiv>
 80032ec:	4602      	mov	r2, r0
 80032ee:	460b      	mov	r3, r1
 80032f0:	494d      	ldr	r1, [pc, #308]	; (8003428 <StartTask02+0xc10>)
 80032f2:	e9c1 2300 	strd	r2, r3, [r1]

	//		printf("%d: t02 025\n", osKernelGetTickCount());
			printf("%d:send angle1 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 80032f6:	f008 fe05 	bl	800bf04 <osKernelGetTickCount>
 80032fa:	4682      	mov	sl, r0
								SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 80032fc:	4b4b      	ldr	r3, [pc, #300]	; (800342c <StartTask02+0xc14>)
 80032fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003302:	461a      	mov	r2, r3
			printf("%d:send angle1 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003304:	2364      	movs	r3, #100	; 0x64
 8003306:	fb03 f902 	mul.w	r9, r3, r2
								SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 800330a:	4b48      	ldr	r3, [pc, #288]	; (800342c <StartTask02+0xc14>)
 800330c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003310:	461a      	mov	r2, r3
			printf("%d:send angle1 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003312:	2364      	movs	r3, #100	; 0x64
 8003314:	fb03 f802 	mul.w	r8, r3, r2
								SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003318:	4b44      	ldr	r3, [pc, #272]	; (800342c <StartTask02+0xc14>)
 800331a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800331e:	461a      	mov	r2, r3
			printf("%d:send angle1 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003320:	2364      	movs	r3, #100	; 0x64
 8003322:	fb03 f302 	mul.w	r3, r3, r2
 8003326:	63bb      	str	r3, [r7, #56]	; 0x38
								SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003328:	4b40      	ldr	r3, [pc, #256]	; (800342c <StartTask02+0xc14>)
 800332a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800332e:	461a      	mov	r2, r3
			printf("%d:send angle1 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003330:	2364      	movs	r3, #100	; 0x64
 8003332:	fb03 f202 	mul.w	r2, r3, r2
 8003336:	60fa      	str	r2, [r7, #12]
								SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003338:	4b38      	ldr	r3, [pc, #224]	; (800341c <StartTask02+0xc04>)
 800333a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800333e:	f04f 0200 	mov.w	r2, #0
 8003342:	4b34      	ldr	r3, [pc, #208]	; (8003414 <StartTask02+0xbfc>)
 8003344:	f7fd f958 	bl	80005f8 <__aeabi_dmul>
 8003348:	4602      	mov	r2, r0
 800334a:	460b      	mov	r3, r1
			printf("%d:send angle1 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 800334c:	4610      	mov	r0, r2
 800334e:	4619      	mov	r1, r3
 8003350:	f7fd fc02 	bl	8000b58 <__aeabi_d2iz>
 8003354:	60b8      	str	r0, [r7, #8]
								SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003356:	4b32      	ldr	r3, [pc, #200]	; (8003420 <StartTask02+0xc08>)
 8003358:	e9d3 0100 	ldrd	r0, r1, [r3]
 800335c:	f04f 0200 	mov.w	r2, #0
 8003360:	4b2c      	ldr	r3, [pc, #176]	; (8003414 <StartTask02+0xbfc>)
 8003362:	f7fd f949 	bl	80005f8 <__aeabi_dmul>
 8003366:	4602      	mov	r2, r0
 8003368:	460b      	mov	r3, r1
			printf("%d:send angle1 %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 800336a:	4610      	mov	r0, r2
 800336c:	4619      	mov	r1, r3
 800336e:	f7fd fbf3 	bl	8000b58 <__aeabi_d2iz>
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	4b2e      	ldr	r3, [pc, #184]	; (8003430 <StartTask02+0xc18>)
 8003376:	681e      	ldr	r6, [r3, #0]
 8003378:	4b2d      	ldr	r3, [pc, #180]	; (8003430 <StartTask02+0xc18>)
 800337a:	685d      	ldr	r5, [r3, #4]
 800337c:	4b2c      	ldr	r3, [pc, #176]	; (8003430 <StartTask02+0xc18>)
 800337e:	6898      	ldr	r0, [r3, #8]
 8003380:	4b2b      	ldr	r3, [pc, #172]	; (8003430 <StartTask02+0xc18>)
 8003382:	68d9      	ldr	r1, [r3, #12]
 8003384:	4b2b      	ldr	r3, [pc, #172]	; (8003434 <StartTask02+0xc1c>)
 8003386:	f9b3 3000 	ldrsh.w	r3, [r3]
 800338a:	461c      	mov	r4, r3
 800338c:	4b2a      	ldr	r3, [pc, #168]	; (8003438 <StartTask02+0xc20>)
 800338e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003392:	461a      	mov	r2, r3
 8003394:	4b29      	ldr	r3, [pc, #164]	; (800343c <StartTask02+0xc24>)
 8003396:	f9b3 3000 	ldrsh.w	r3, [r3]
 800339a:	930a      	str	r3, [sp, #40]	; 0x28
 800339c:	9209      	str	r2, [sp, #36]	; 0x24
 800339e:	9408      	str	r4, [sp, #32]
 80033a0:	9107      	str	r1, [sp, #28]
 80033a2:	9006      	str	r0, [sp, #24]
 80033a4:	9505      	str	r5, [sp, #20]
 80033a6:	9604      	str	r6, [sp, #16]
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	9103      	str	r1, [sp, #12]
 80033ac:	68b9      	ldr	r1, [r7, #8]
 80033ae:	9102      	str	r1, [sp, #8]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	9201      	str	r2, [sp, #4]
 80033b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	4643      	mov	r3, r8
 80033ba:	464a      	mov	r2, r9
 80033bc:	4651      	mov	r1, sl
 80033be:	4820      	ldr	r0, [pc, #128]	; (8003440 <StartTask02+0xc28>)
 80033c0:	f00d fbbc 	bl	8010b3c <iprintf>
								SAngle[0],SAngle[1],SAngle[2],SAngle[3], temp_x, temp_y, temp_w);
			if(temp_w==0){
 80033c4:	4b1d      	ldr	r3, [pc, #116]	; (800343c <StartTask02+0xc24>)
 80033c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f040 80b8 	bne.w	8003540 <StartTask02+0xd28>
	//			printf("%d: t02 026\n", osKernelGetTickCount());
				Tar_cmd_v_i=Tar_cmd_v_o=Tar_cmd_v_x;
 80033d0:	4b0d      	ldr	r3, [pc, #52]	; (8003408 <StartTask02+0xbf0>)
 80033d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d6:	4914      	ldr	r1, [pc, #80]	; (8003428 <StartTask02+0xc10>)
 80033d8:	e9c1 2300 	strd	r2, r3, [r1]
 80033dc:	4b12      	ldr	r3, [pc, #72]	; (8003428 <StartTask02+0xc10>)
 80033de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e2:	4910      	ldr	r1, [pc, #64]	; (8003424 <StartTask02+0xc0c>)
 80033e4:	e9c1 2300 	strd	r2, r3, [r1]
 80033e8:	e02c      	b.n	8003444 <StartTask02+0xc2c>
 80033ea:	bf00      	nop
 80033ec:	f3af 8000 	nop.w
 80033f0:	00000000 	.word	0x00000000
 80033f4:	c07f4000 	.word	0xc07f4000
 80033f8:	00000000 	.word	0x00000000
 80033fc:	406cc000 	.word	0x406cc000
 8003400:	00000000 	.word	0x00000000
 8003404:	406a3000 	.word	0x406a3000
 8003408:	20000c20 	.word	0x20000c20
 800340c:	407f4000 	.word	0x407f4000
 8003410:	20000c40 	.word	0x20000c40
 8003414:	408f4000 	.word	0x408f4000
 8003418:	20000c08 	.word	0x20000c08
 800341c:	20000c10 	.word	0x20000c10
 8003420:	20000c18 	.word	0x20000c18
 8003424:	20000c28 	.word	0x20000c28
 8003428:	20000c30 	.word	0x20000c30
 800342c:	20000bcc 	.word	0x20000bcc
 8003430:	20000be0 	.word	0x20000be0
 8003434:	20000c48 	.word	0x20000c48
 8003438:	20000c4a 	.word	0x20000c4a
 800343c:	20000c4c 	.word	0x20000c4c
 8003440:	08014f74 	.word	0x08014f74
				angle_rad_i=angle_rad_o=angle_rad_c=0;
 8003444:	498e      	ldr	r1, [pc, #568]	; (8003680 <StartTask02+0xe68>)
 8003446:	f04f 0200 	mov.w	r2, #0
 800344a:	f04f 0300 	mov.w	r3, #0
 800344e:	e9c1 2300 	strd	r2, r3, [r1]
 8003452:	4b8b      	ldr	r3, [pc, #556]	; (8003680 <StartTask02+0xe68>)
 8003454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003458:	498a      	ldr	r1, [pc, #552]	; (8003684 <StartTask02+0xe6c>)
 800345a:	e9c1 2300 	strd	r2, r3, [r1]
 800345e:	4b89      	ldr	r3, [pc, #548]	; (8003684 <StartTask02+0xe6c>)
 8003460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003464:	4988      	ldr	r1, [pc, #544]	; (8003688 <StartTask02+0xe70>)
 8003466:	e9c1 2300 	strd	r2, r3, [r1]

				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 800346a:	4b88      	ldr	r3, [pc, #544]	; (800368c <StartTask02+0xe74>)
 800346c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003470:	a381      	add	r3, pc, #516	; (adr r3, 8003678 <StartTask02+0xe60>)
 8003472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003476:	f7fd f8bf 	bl	80005f8 <__aeabi_dmul>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	4610      	mov	r0, r2
 8003480:	4619      	mov	r1, r3
 8003482:	f7fd fb69 	bl	8000b58 <__aeabi_d2iz>
 8003486:	4603      	mov	r3, r0
 8003488:	b21a      	sxth	r2, r3
 800348a:	4b81      	ldr	r3, [pc, #516]	; (8003690 <StartTask02+0xe78>)
 800348c:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 800348e:	4b7f      	ldr	r3, [pc, #508]	; (800368c <StartTask02+0xe74>)
 8003490:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003494:	a378      	add	r3, pc, #480	; (adr r3, 8003678 <StartTask02+0xe60>)
 8003496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349a:	f7fd f8ad 	bl	80005f8 <__aeabi_dmul>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	4610      	mov	r0, r2
 80034a4:	4619      	mov	r1, r3
 80034a6:	f7fd fb57 	bl	8000b58 <__aeabi_d2iz>
 80034aa:	4603      	mov	r3, r0
 80034ac:	b21a      	sxth	r2, r3
 80034ae:	4b79      	ldr	r3, [pc, #484]	; (8003694 <StartTask02+0xe7c>)
 80034b0:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80034b2:	4b79      	ldr	r3, [pc, #484]	; (8003698 <StartTask02+0xe80>)
 80034b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034b8:	a36f      	add	r3, pc, #444	; (adr r3, 8003678 <StartTask02+0xe60>)
 80034ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034be:	f7fd f89b 	bl	80005f8 <__aeabi_dmul>
 80034c2:	4602      	mov	r2, r0
 80034c4:	460b      	mov	r3, r1
 80034c6:	4610      	mov	r0, r2
 80034c8:	4619      	mov	r1, r3
 80034ca:	f7fd fb45 	bl	8000b58 <__aeabi_d2iz>
 80034ce:	4603      	mov	r3, r0
 80034d0:	b21b      	sxth	r3, r3
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	425b      	negs	r3, r3
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	b21a      	sxth	r2, r3
 80034da:	4b70      	ldr	r3, [pc, #448]	; (800369c <StartTask02+0xe84>)
 80034dc:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80034de:	4b6e      	ldr	r3, [pc, #440]	; (8003698 <StartTask02+0xe80>)
 80034e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034e4:	a364      	add	r3, pc, #400	; (adr r3, 8003678 <StartTask02+0xe60>)
 80034e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ea:	f7fd f885 	bl	80005f8 <__aeabi_dmul>
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4610      	mov	r0, r2
 80034f4:	4619      	mov	r1, r3
 80034f6:	f7fd fb2f 	bl	8000b58 <__aeabi_d2iz>
 80034fa:	4603      	mov	r3, r0
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	b29b      	uxth	r3, r3
 8003500:	425b      	negs	r3, r3
 8003502:	b29b      	uxth	r3, r3
 8003504:	b21a      	sxth	r2, r3
 8003506:	4b66      	ldr	r3, [pc, #408]	; (80036a0 <StartTask02+0xe88>)
 8003508:	801a      	strh	r2, [r3, #0]
	//			printf("%d: t02 027\n", osKernelGetTickCount());
				Deg2Ste(Xbot_W,0, STMotorID1);
 800350a:	2200      	movs	r2, #0
 800350c:	2100      	movs	r1, #0
 800350e:	2001      	movs	r0, #1
 8003510:	f7fe ffbe 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,0, STMotorID2);
 8003514:	2201      	movs	r2, #1
 8003516:	2100      	movs	r1, #0
 8003518:	2001      	movs	r0, #1
 800351a:	f7fe ffb9 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,0, STMotorID3);
 800351e:	2202      	movs	r2, #2
 8003520:	2100      	movs	r1, #0
 8003522:	2001      	movs	r0, #1
 8003524:	f7fe ffb4 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,0, STMotorID4);
 8003528:	2203      	movs	r2, #3
 800352a:	2100      	movs	r1, #0
 800352c:	2001      	movs	r0, #1
 800352e:	f7fe ffaf 	bl	8002490 <Deg2Ste>
				printf("%d: t02 028\n", osKernelGetTickCount());
 8003532:	f008 fce7 	bl	800bf04 <osKernelGetTickCount>
 8003536:	4603      	mov	r3, r0
 8003538:	4619      	mov	r1, r3
 800353a:	485a      	ldr	r0, [pc, #360]	; (80036a4 <StartTask02+0xe8c>)
 800353c:	f00d fafe 	bl	8010b3c <iprintf>
			}

			if((temp_w>0) && (temp_x>0)){
 8003540:	4b59      	ldr	r3, [pc, #356]	; (80036a8 <StartTask02+0xe90>)
 8003542:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003546:	2b00      	cmp	r3, #0
 8003548:	f340 80b2 	ble.w	80036b0 <StartTask02+0xe98>
 800354c:	4b57      	ldr	r3, [pc, #348]	; (80036ac <StartTask02+0xe94>)
 800354e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003552:	2b00      	cmp	r3, #0
 8003554:	f340 80ac 	ble.w	80036b0 <StartTask02+0xe98>
		//		printf("%d: t02 029\n", osKernelGetTickCount());
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8003558:	4b4c      	ldr	r3, [pc, #304]	; (800368c <StartTask02+0xe74>)
 800355a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800355e:	a346      	add	r3, pc, #280	; (adr r3, 8003678 <StartTask02+0xe60>)
 8003560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003564:	f7fd f848 	bl	80005f8 <__aeabi_dmul>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	4610      	mov	r0, r2
 800356e:	4619      	mov	r1, r3
 8003570:	f7fd faf2 	bl	8000b58 <__aeabi_d2iz>
 8003574:	4603      	mov	r3, r0
 8003576:	b21a      	sxth	r2, r3
 8003578:	4b45      	ldr	r3, [pc, #276]	; (8003690 <StartTask02+0xe78>)
 800357a:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 800357c:	4b43      	ldr	r3, [pc, #268]	; (800368c <StartTask02+0xe74>)
 800357e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003582:	a33d      	add	r3, pc, #244	; (adr r3, 8003678 <StartTask02+0xe60>)
 8003584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003588:	f7fd f836 	bl	80005f8 <__aeabi_dmul>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	4610      	mov	r0, r2
 8003592:	4619      	mov	r1, r3
 8003594:	f7fd fae0 	bl	8000b58 <__aeabi_d2iz>
 8003598:	4603      	mov	r3, r0
 800359a:	b21a      	sxth	r2, r3
 800359c:	4b3d      	ldr	r3, [pc, #244]	; (8003694 <StartTask02+0xe7c>)
 800359e:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80035a0:	4b3d      	ldr	r3, [pc, #244]	; (8003698 <StartTask02+0xe80>)
 80035a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035a6:	a334      	add	r3, pc, #208	; (adr r3, 8003678 <StartTask02+0xe60>)
 80035a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ac:	f7fd f824 	bl	80005f8 <__aeabi_dmul>
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4610      	mov	r0, r2
 80035b6:	4619      	mov	r1, r3
 80035b8:	f7fd face 	bl	8000b58 <__aeabi_d2iz>
 80035bc:	4603      	mov	r3, r0
 80035be:	b21b      	sxth	r3, r3
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	425b      	negs	r3, r3
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	b21a      	sxth	r2, r3
 80035c8:	4b34      	ldr	r3, [pc, #208]	; (800369c <StartTask02+0xe84>)
 80035ca:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80035cc:	4b32      	ldr	r3, [pc, #200]	; (8003698 <StartTask02+0xe80>)
 80035ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035d2:	a329      	add	r3, pc, #164	; (adr r3, 8003678 <StartTask02+0xe60>)
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f7fd f80e 	bl	80005f8 <__aeabi_dmul>
 80035dc:	4602      	mov	r2, r0
 80035de:	460b      	mov	r3, r1
 80035e0:	4610      	mov	r0, r2
 80035e2:	4619      	mov	r1, r3
 80035e4:	f7fd fab8 	bl	8000b58 <__aeabi_d2iz>
 80035e8:	4603      	mov	r3, r0
 80035ea:	b21b      	sxth	r3, r3
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	425b      	negs	r3, r3
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	b21a      	sxth	r2, r3
 80035f4:	4b2a      	ldr	r3, [pc, #168]	; (80036a0 <StartTask02+0xe88>)
 80035f6:	801a      	strh	r2, [r3, #0]

				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID1);
 80035f8:	4b22      	ldr	r3, [pc, #136]	; (8003684 <StartTask02+0xe6c>)
 80035fa:	ed93 7b00 	vldr	d7, [r3]
 80035fe:	eeb0 0a47 	vmov.f32	s0, s14
 8003602:	eef0 0a67 	vmov.f32	s1, s15
 8003606:	f7fe ff87 	bl	8002518 <rad2deg>
 800360a:	4603      	mov	r3, r0
 800360c:	2200      	movs	r2, #0
 800360e:	4619      	mov	r1, r3
 8003610:	2001      	movs	r0, #1
 8003612:	f7fe ff3d 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID2);
 8003616:	4b1c      	ldr	r3, [pc, #112]	; (8003688 <StartTask02+0xe70>)
 8003618:	ed93 7b00 	vldr	d7, [r3]
 800361c:	eeb0 0a47 	vmov.f32	s0, s14
 8003620:	eef0 0a67 	vmov.f32	s1, s15
 8003624:	f7fe ff78 	bl	8002518 <rad2deg>
 8003628:	4603      	mov	r3, r0
 800362a:	2201      	movs	r2, #1
 800362c:	4619      	mov	r1, r3
 800362e:	2001      	movs	r0, #1
 8003630:	f7fe ff2e 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID3);
 8003634:	4b13      	ldr	r3, [pc, #76]	; (8003684 <StartTask02+0xe6c>)
 8003636:	ed93 7b00 	vldr	d7, [r3]
 800363a:	eeb0 0a47 	vmov.f32	s0, s14
 800363e:	eef0 0a67 	vmov.f32	s1, s15
 8003642:	f7fe ff69 	bl	8002518 <rad2deg>
 8003646:	4603      	mov	r3, r0
 8003648:	2202      	movs	r2, #2
 800364a:	4619      	mov	r1, r3
 800364c:	2001      	movs	r0, #1
 800364e:	f7fe ff1f 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID4);
 8003652:	4b0d      	ldr	r3, [pc, #52]	; (8003688 <StartTask02+0xe70>)
 8003654:	ed93 7b00 	vldr	d7, [r3]
 8003658:	eeb0 0a47 	vmov.f32	s0, s14
 800365c:	eef0 0a67 	vmov.f32	s1, s15
 8003660:	f7fe ff5a 	bl	8002518 <rad2deg>
 8003664:	4603      	mov	r3, r0
 8003666:	2203      	movs	r2, #3
 8003668:	4619      	mov	r1, r3
 800366a:	2001      	movs	r0, #1
 800366c:	f7fe ff10 	bl	8002490 <Deg2Ste>
 8003670:	e202      	b.n	8003a78 <StartTask02+0x1260>
 8003672:	bf00      	nop
 8003674:	f3af 8000 	nop.w
 8003678:	cc196908 	.word	0xcc196908
 800367c:	3fbc42f1 	.word	0x3fbc42f1
 8003680:	20000c08 	.word	0x20000c08
 8003684:	20000c18 	.word	0x20000c18
 8003688:	20000c10 	.word	0x20000c10
 800368c:	20000c28 	.word	0x20000c28
 8003690:	20000c70 	.word	0x20000c70
 8003694:	20000c74 	.word	0x20000c74
 8003698:	20000c30 	.word	0x20000c30
 800369c:	20000c72 	.word	0x20000c72
 80036a0:	20000c76 	.word	0x20000c76
 80036a4:	08014fac 	.word	0x08014fac
 80036a8:	20000c4c 	.word	0x20000c4c
 80036ac:	20000c48 	.word	0x20000c48
	//			printf("%d: t02 030\n", osKernelGetTickCount());

			}

			else if((temp_w<0) && (temp_x>0)){
 80036b0:	4b9b      	ldr	r3, [pc, #620]	; (8003920 <StartTask02+0x1108>)
 80036b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f280 8093 	bge.w	80037e2 <StartTask02+0xfca>
 80036bc:	4b99      	ldr	r3, [pc, #612]	; (8003924 <StartTask02+0x110c>)
 80036be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f340 808d 	ble.w	80037e2 <StartTask02+0xfca>
	//			printf("%d: t02 031\n", osKernelGetTickCount());
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80036c8:	4b97      	ldr	r3, [pc, #604]	; (8003928 <StartTask02+0x1110>)
 80036ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036ce:	a392      	add	r3, pc, #584	; (adr r3, 8003918 <StartTask02+0x1100>)
 80036d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d4:	f7fc ff90 	bl	80005f8 <__aeabi_dmul>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4610      	mov	r0, r2
 80036de:	4619      	mov	r1, r3
 80036e0:	f7fd fa3a 	bl	8000b58 <__aeabi_d2iz>
 80036e4:	4603      	mov	r3, r0
 80036e6:	b21a      	sxth	r2, r3
 80036e8:	4b90      	ldr	r3, [pc, #576]	; (800392c <StartTask02+0x1114>)
 80036ea:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80036ec:	4b8e      	ldr	r3, [pc, #568]	; (8003928 <StartTask02+0x1110>)
 80036ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036f2:	a389      	add	r3, pc, #548	; (adr r3, 8003918 <StartTask02+0x1100>)
 80036f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f8:	f7fc ff7e 	bl	80005f8 <__aeabi_dmul>
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	4610      	mov	r0, r2
 8003702:	4619      	mov	r1, r3
 8003704:	f7fd fa28 	bl	8000b58 <__aeabi_d2iz>
 8003708:	4603      	mov	r3, r0
 800370a:	b21a      	sxth	r2, r3
 800370c:	4b88      	ldr	r3, [pc, #544]	; (8003930 <StartTask02+0x1118>)
 800370e:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8003710:	4b88      	ldr	r3, [pc, #544]	; (8003934 <StartTask02+0x111c>)
 8003712:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003716:	a380      	add	r3, pc, #512	; (adr r3, 8003918 <StartTask02+0x1100>)
 8003718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371c:	f7fc ff6c 	bl	80005f8 <__aeabi_dmul>
 8003720:	4602      	mov	r2, r0
 8003722:	460b      	mov	r3, r1
 8003724:	4610      	mov	r0, r2
 8003726:	4619      	mov	r1, r3
 8003728:	f7fd fa16 	bl	8000b58 <__aeabi_d2iz>
 800372c:	4603      	mov	r3, r0
 800372e:	b21b      	sxth	r3, r3
 8003730:	b29b      	uxth	r3, r3
 8003732:	425b      	negs	r3, r3
 8003734:	b29b      	uxth	r3, r3
 8003736:	b21a      	sxth	r2, r3
 8003738:	4b7f      	ldr	r3, [pc, #508]	; (8003938 <StartTask02+0x1120>)
 800373a:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 800373c:	4b7d      	ldr	r3, [pc, #500]	; (8003934 <StartTask02+0x111c>)
 800373e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003742:	a375      	add	r3, pc, #468	; (adr r3, 8003918 <StartTask02+0x1100>)
 8003744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003748:	f7fc ff56 	bl	80005f8 <__aeabi_dmul>
 800374c:	4602      	mov	r2, r0
 800374e:	460b      	mov	r3, r1
 8003750:	4610      	mov	r0, r2
 8003752:	4619      	mov	r1, r3
 8003754:	f7fd fa00 	bl	8000b58 <__aeabi_d2iz>
 8003758:	4603      	mov	r3, r0
 800375a:	b21b      	sxth	r3, r3
 800375c:	b29b      	uxth	r3, r3
 800375e:	425b      	negs	r3, r3
 8003760:	b29b      	uxth	r3, r3
 8003762:	b21a      	sxth	r2, r3
 8003764:	4b75      	ldr	r3, [pc, #468]	; (800393c <StartTask02+0x1124>)
 8003766:	801a      	strh	r2, [r3, #0]
	//			printf("%d: t02 032\n", osKernelGetTickCount());
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID1);
 8003768:	4b75      	ldr	r3, [pc, #468]	; (8003940 <StartTask02+0x1128>)
 800376a:	ed93 7b00 	vldr	d7, [r3]
 800376e:	eeb0 0a47 	vmov.f32	s0, s14
 8003772:	eef0 0a67 	vmov.f32	s1, s15
 8003776:	f7fe fecf 	bl	8002518 <rad2deg>
 800377a:	4603      	mov	r3, r0
 800377c:	2200      	movs	r2, #0
 800377e:	4619      	mov	r1, r3
 8003780:	2001      	movs	r0, #1
 8003782:	f7fe fe85 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID2);
 8003786:	4b6f      	ldr	r3, [pc, #444]	; (8003944 <StartTask02+0x112c>)
 8003788:	ed93 7b00 	vldr	d7, [r3]
 800378c:	eeb0 0a47 	vmov.f32	s0, s14
 8003790:	eef0 0a67 	vmov.f32	s1, s15
 8003794:	f7fe fec0 	bl	8002518 <rad2deg>
 8003798:	4603      	mov	r3, r0
 800379a:	2201      	movs	r2, #1
 800379c:	4619      	mov	r1, r3
 800379e:	2001      	movs	r0, #1
 80037a0:	f7fe fe76 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID3);
 80037a4:	4b66      	ldr	r3, [pc, #408]	; (8003940 <StartTask02+0x1128>)
 80037a6:	ed93 7b00 	vldr	d7, [r3]
 80037aa:	eeb0 0a47 	vmov.f32	s0, s14
 80037ae:	eef0 0a67 	vmov.f32	s1, s15
 80037b2:	f7fe feb1 	bl	8002518 <rad2deg>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2202      	movs	r2, #2
 80037ba:	4619      	mov	r1, r3
 80037bc:	2001      	movs	r0, #1
 80037be:	f7fe fe67 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID4);
 80037c2:	4b60      	ldr	r3, [pc, #384]	; (8003944 <StartTask02+0x112c>)
 80037c4:	ed93 7b00 	vldr	d7, [r3]
 80037c8:	eeb0 0a47 	vmov.f32	s0, s14
 80037cc:	eef0 0a67 	vmov.f32	s1, s15
 80037d0:	f7fe fea2 	bl	8002518 <rad2deg>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2203      	movs	r2, #3
 80037d8:	4619      	mov	r1, r3
 80037da:	2001      	movs	r0, #1
 80037dc:	f7fe fe58 	bl	8002490 <Deg2Ste>
 80037e0:	e14a      	b.n	8003a78 <StartTask02+0x1260>
	//			printf("%d: t02 033\n", osKernelGetTickCount());
			}

			else if((temp_w>0) && (temp_x<0)){
 80037e2:	4b4f      	ldr	r3, [pc, #316]	; (8003920 <StartTask02+0x1108>)
 80037e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f340 80ad 	ble.w	8003948 <StartTask02+0x1130>
 80037ee:	4b4d      	ldr	r3, [pc, #308]	; (8003924 <StartTask02+0x110c>)
 80037f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f280 80a7 	bge.w	8003948 <StartTask02+0x1130>
	//			printf("%d: t02 034\n", osKernelGetTickCount());
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80037fa:	4b4b      	ldr	r3, [pc, #300]	; (8003928 <StartTask02+0x1110>)
 80037fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003800:	a345      	add	r3, pc, #276	; (adr r3, 8003918 <StartTask02+0x1100>)
 8003802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003806:	f7fc fef7 	bl	80005f8 <__aeabi_dmul>
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4610      	mov	r0, r2
 8003810:	4619      	mov	r1, r3
 8003812:	f7fd f9a1 	bl	8000b58 <__aeabi_d2iz>
 8003816:	4603      	mov	r3, r0
 8003818:	b21a      	sxth	r2, r3
 800381a:	4b44      	ldr	r3, [pc, #272]	; (800392c <StartTask02+0x1114>)
 800381c:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 800381e:	4b42      	ldr	r3, [pc, #264]	; (8003928 <StartTask02+0x1110>)
 8003820:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003824:	a33c      	add	r3, pc, #240	; (adr r3, 8003918 <StartTask02+0x1100>)
 8003826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800382a:	f7fc fee5 	bl	80005f8 <__aeabi_dmul>
 800382e:	4602      	mov	r2, r0
 8003830:	460b      	mov	r3, r1
 8003832:	4610      	mov	r0, r2
 8003834:	4619      	mov	r1, r3
 8003836:	f7fd f98f 	bl	8000b58 <__aeabi_d2iz>
 800383a:	4603      	mov	r3, r0
 800383c:	b21a      	sxth	r2, r3
 800383e:	4b3c      	ldr	r3, [pc, #240]	; (8003930 <StartTask02+0x1118>)
 8003840:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8003842:	4b3c      	ldr	r3, [pc, #240]	; (8003934 <StartTask02+0x111c>)
 8003844:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003848:	a333      	add	r3, pc, #204	; (adr r3, 8003918 <StartTask02+0x1100>)
 800384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384e:	f7fc fed3 	bl	80005f8 <__aeabi_dmul>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	4610      	mov	r0, r2
 8003858:	4619      	mov	r1, r3
 800385a:	f7fd f97d 	bl	8000b58 <__aeabi_d2iz>
 800385e:	4603      	mov	r3, r0
 8003860:	b21b      	sxth	r3, r3
 8003862:	b29b      	uxth	r3, r3
 8003864:	425b      	negs	r3, r3
 8003866:	b29b      	uxth	r3, r3
 8003868:	b21a      	sxth	r2, r3
 800386a:	4b33      	ldr	r3, [pc, #204]	; (8003938 <StartTask02+0x1120>)
 800386c:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 800386e:	4b31      	ldr	r3, [pc, #196]	; (8003934 <StartTask02+0x111c>)
 8003870:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003874:	a328      	add	r3, pc, #160	; (adr r3, 8003918 <StartTask02+0x1100>)
 8003876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387a:	f7fc febd 	bl	80005f8 <__aeabi_dmul>
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	4610      	mov	r0, r2
 8003884:	4619      	mov	r1, r3
 8003886:	f7fd f967 	bl	8000b58 <__aeabi_d2iz>
 800388a:	4603      	mov	r3, r0
 800388c:	b21b      	sxth	r3, r3
 800388e:	b29b      	uxth	r3, r3
 8003890:	425b      	negs	r3, r3
 8003892:	b29b      	uxth	r3, r3
 8003894:	b21a      	sxth	r2, r3
 8003896:	4b29      	ldr	r3, [pc, #164]	; (800393c <StartTask02+0x1124>)
 8003898:	801a      	strh	r2, [r3, #0]
	//			printf("%d: t02 035\n", osKernelGetTickCount());
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID1);
 800389a:	4b29      	ldr	r3, [pc, #164]	; (8003940 <StartTask02+0x1128>)
 800389c:	ed93 7b00 	vldr	d7, [r3]
 80038a0:	eeb0 0a47 	vmov.f32	s0, s14
 80038a4:	eef0 0a67 	vmov.f32	s1, s15
 80038a8:	f7fe fe36 	bl	8002518 <rad2deg>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2200      	movs	r2, #0
 80038b0:	4619      	mov	r1, r3
 80038b2:	2001      	movs	r0, #1
 80038b4:	f7fe fdec 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID2);
 80038b8:	4b22      	ldr	r3, [pc, #136]	; (8003944 <StartTask02+0x112c>)
 80038ba:	ed93 7b00 	vldr	d7, [r3]
 80038be:	eeb0 0a47 	vmov.f32	s0, s14
 80038c2:	eef0 0a67 	vmov.f32	s1, s15
 80038c6:	f7fe fe27 	bl	8002518 <rad2deg>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2201      	movs	r2, #1
 80038ce:	4619      	mov	r1, r3
 80038d0:	2001      	movs	r0, #1
 80038d2:	f7fe fddd 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID3);
 80038d6:	4b1a      	ldr	r3, [pc, #104]	; (8003940 <StartTask02+0x1128>)
 80038d8:	ed93 7b00 	vldr	d7, [r3]
 80038dc:	eeb0 0a47 	vmov.f32	s0, s14
 80038e0:	eef0 0a67 	vmov.f32	s1, s15
 80038e4:	f7fe fe18 	bl	8002518 <rad2deg>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2202      	movs	r2, #2
 80038ec:	4619      	mov	r1, r3
 80038ee:	2001      	movs	r0, #1
 80038f0:	f7fe fdce 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID4);
 80038f4:	4b13      	ldr	r3, [pc, #76]	; (8003944 <StartTask02+0x112c>)
 80038f6:	ed93 7b00 	vldr	d7, [r3]
 80038fa:	eeb0 0a47 	vmov.f32	s0, s14
 80038fe:	eef0 0a67 	vmov.f32	s1, s15
 8003902:	f7fe fe09 	bl	8002518 <rad2deg>
 8003906:	4603      	mov	r3, r0
 8003908:	2203      	movs	r2, #3
 800390a:	4619      	mov	r1, r3
 800390c:	2001      	movs	r0, #1
 800390e:	f7fe fdbf 	bl	8002490 <Deg2Ste>
 8003912:	e0b1      	b.n	8003a78 <StartTask02+0x1260>
 8003914:	f3af 8000 	nop.w
 8003918:	cc196908 	.word	0xcc196908
 800391c:	3fbc42f1 	.word	0x3fbc42f1
 8003920:	20000c4c 	.word	0x20000c4c
 8003924:	20000c48 	.word	0x20000c48
 8003928:	20000c30 	.word	0x20000c30
 800392c:	20000c70 	.word	0x20000c70
 8003930:	20000c74 	.word	0x20000c74
 8003934:	20000c28 	.word	0x20000c28
 8003938:	20000c72 	.word	0x20000c72
 800393c:	20000c76 	.word	0x20000c76
 8003940:	20000c10 	.word	0x20000c10
 8003944:	20000c18 	.word	0x20000c18
	//			printf("%d: t02 036\n", osKernelGetTickCount());
			}

			else if((temp_w<0) && (temp_x<0)){
 8003948:	4ba5      	ldr	r3, [pc, #660]	; (8003be0 <StartTask02+0x13c8>)
 800394a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800394e:	2b00      	cmp	r3, #0
 8003950:	f280 8092 	bge.w	8003a78 <StartTask02+0x1260>
 8003954:	4ba3      	ldr	r3, [pc, #652]	; (8003be4 <StartTask02+0x13cc>)
 8003956:	f9b3 3000 	ldrsh.w	r3, [r3]
 800395a:	2b00      	cmp	r3, #0
 800395c:	f280 808c 	bge.w	8003a78 <StartTask02+0x1260>
	//			printf("%d: t02 037\n", osKernelGetTickCount());
				Tar_cmd_FL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8003960:	4ba1      	ldr	r3, [pc, #644]	; (8003be8 <StartTask02+0x13d0>)
 8003962:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003966:	a39c      	add	r3, pc, #624	; (adr r3, 8003bd8 <StartTask02+0x13c0>)
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	f7fc fe44 	bl	80005f8 <__aeabi_dmul>
 8003970:	4602      	mov	r2, r0
 8003972:	460b      	mov	r3, r1
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	f7fd f8ee 	bl	8000b58 <__aeabi_d2iz>
 800397c:	4603      	mov	r3, r0
 800397e:	b21a      	sxth	r2, r3
 8003980:	4b9a      	ldr	r3, [pc, #616]	; (8003bec <StartTask02+0x13d4>)
 8003982:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RL = (int16_t)(C_60xINv2PIR * Tar_cmd_v_i);
 8003984:	4b98      	ldr	r3, [pc, #608]	; (8003be8 <StartTask02+0x13d0>)
 8003986:	e9d3 0100 	ldrd	r0, r1, [r3]
 800398a:	a393      	add	r3, pc, #588	; (adr r3, 8003bd8 <StartTask02+0x13c0>)
 800398c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003990:	f7fc fe32 	bl	80005f8 <__aeabi_dmul>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4610      	mov	r0, r2
 800399a:	4619      	mov	r1, r3
 800399c:	f7fd f8dc 	bl	8000b58 <__aeabi_d2iz>
 80039a0:	4603      	mov	r3, r0
 80039a2:	b21a      	sxth	r2, r3
 80039a4:	4b92      	ldr	r3, [pc, #584]	; (8003bf0 <StartTask02+0x13d8>)
 80039a6:	801a      	strh	r2, [r3, #0]
				Tar_cmd_FR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80039a8:	4b92      	ldr	r3, [pc, #584]	; (8003bf4 <StartTask02+0x13dc>)
 80039aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039ae:	a38a      	add	r3, pc, #552	; (adr r3, 8003bd8 <StartTask02+0x13c0>)
 80039b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b4:	f7fc fe20 	bl	80005f8 <__aeabi_dmul>
 80039b8:	4602      	mov	r2, r0
 80039ba:	460b      	mov	r3, r1
 80039bc:	4610      	mov	r0, r2
 80039be:	4619      	mov	r1, r3
 80039c0:	f7fd f8ca 	bl	8000b58 <__aeabi_d2iz>
 80039c4:	4603      	mov	r3, r0
 80039c6:	b21b      	sxth	r3, r3
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	425b      	negs	r3, r3
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	b21a      	sxth	r2, r3
 80039d0:	4b89      	ldr	r3, [pc, #548]	; (8003bf8 <StartTask02+0x13e0>)
 80039d2:	801a      	strh	r2, [r3, #0]
				Tar_cmd_RR = -(int16_t)(C_60xINv2PIR * Tar_cmd_v_o);
 80039d4:	4b87      	ldr	r3, [pc, #540]	; (8003bf4 <StartTask02+0x13dc>)
 80039d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039da:	a37f      	add	r3, pc, #508	; (adr r3, 8003bd8 <StartTask02+0x13c0>)
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	f7fc fe0a 	bl	80005f8 <__aeabi_dmul>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4610      	mov	r0, r2
 80039ea:	4619      	mov	r1, r3
 80039ec:	f7fd f8b4 	bl	8000b58 <__aeabi_d2iz>
 80039f0:	4603      	mov	r3, r0
 80039f2:	b21b      	sxth	r3, r3
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	425b      	negs	r3, r3
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	b21a      	sxth	r2, r3
 80039fc:	4b7f      	ldr	r3, [pc, #508]	; (8003bfc <StartTask02+0x13e4>)
 80039fe:	801a      	strh	r2, [r3, #0]

				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID1);
 8003a00:	4b7f      	ldr	r3, [pc, #508]	; (8003c00 <StartTask02+0x13e8>)
 8003a02:	ed93 7b00 	vldr	d7, [r3]
 8003a06:	eeb0 0a47 	vmov.f32	s0, s14
 8003a0a:	eef0 0a67 	vmov.f32	s1, s15
 8003a0e:	f7fe fd83 	bl	8002518 <rad2deg>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2200      	movs	r2, #0
 8003a16:	4619      	mov	r1, r3
 8003a18:	2001      	movs	r0, #1
 8003a1a:	f7fe fd39 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID2);
 8003a1e:	4b79      	ldr	r3, [pc, #484]	; (8003c04 <StartTask02+0x13ec>)
 8003a20:	ed93 7b00 	vldr	d7, [r3]
 8003a24:	eeb0 0a47 	vmov.f32	s0, s14
 8003a28:	eef0 0a67 	vmov.f32	s1, s15
 8003a2c:	f7fe fd74 	bl	8002518 <rad2deg>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2201      	movs	r2, #1
 8003a34:	4619      	mov	r1, r3
 8003a36:	2001      	movs	r0, #1
 8003a38:	f7fe fd2a 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_o), STMotorID3);
 8003a3c:	4b70      	ldr	r3, [pc, #448]	; (8003c00 <StartTask02+0x13e8>)
 8003a3e:	ed93 7b00 	vldr	d7, [r3]
 8003a42:	eeb0 0a47 	vmov.f32	s0, s14
 8003a46:	eef0 0a67 	vmov.f32	s1, s15
 8003a4a:	f7fe fd65 	bl	8002518 <rad2deg>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2202      	movs	r2, #2
 8003a52:	4619      	mov	r1, r3
 8003a54:	2001      	movs	r0, #1
 8003a56:	f7fe fd1b 	bl	8002490 <Deg2Ste>
				Deg2Ste(Xbot_W,rad2deg(angle_rad_i), STMotorID4);
 8003a5a:	4b6a      	ldr	r3, [pc, #424]	; (8003c04 <StartTask02+0x13ec>)
 8003a5c:	ed93 7b00 	vldr	d7, [r3]
 8003a60:	eeb0 0a47 	vmov.f32	s0, s14
 8003a64:	eef0 0a67 	vmov.f32	s1, s15
 8003a68:	f7fe fd56 	bl	8002518 <rad2deg>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2203      	movs	r2, #3
 8003a70:	4619      	mov	r1, r3
 8003a72:	2001      	movs	r0, #1
 8003a74:	f7fe fd0c 	bl	8002490 <Deg2Ste>
	//			printf("%d: t02 038\n", osKernelGetTickCount());
			}

			ModeABCD = 2;//B mode
 8003a78:	4b63      	ldr	r3, [pc, #396]	; (8003c08 <StartTask02+0x13f0>)
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	701a      	strb	r2, [r3, #0]
 8003a7e:	e000      	b.n	8003a82 <StartTask02+0x126a>
			if((Pre_ModeABCD!=ModeABCD) || (EndMode==0)){
 8003a80:	bf00      	nop
		}


		Cal_Real_cmd();
 8003a82:	f7fd fe55 	bl	8001730 <Cal_Real_cmd>
//		printf("%d: t02 039\n", osKernelGetTickCount());
	}

	if(((temp_x==0) && (temp_y==0) && (temp_w==0))  ||  (Stopflagcheck(Xbot_R, 1)==0))
 8003a86:	4b57      	ldr	r3, [pc, #348]	; (8003be4 <StartTask02+0x13cc>)
 8003a88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d109      	bne.n	8003aa4 <StartTask02+0x128c>
 8003a90:	4b5e      	ldr	r3, [pc, #376]	; (8003c0c <StartTask02+0x13f4>)
 8003a92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d104      	bne.n	8003aa4 <StartTask02+0x128c>
 8003a9a:	4b51      	ldr	r3, [pc, #324]	; (8003be0 <StartTask02+0x13c8>)
 8003a9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d006      	beq.n	8003ab2 <StartTask02+0x129a>
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	f7fe fcaa 	bl	8002400 <Stopflagcheck>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d119      	bne.n	8003ae6 <StartTask02+0x12ce>
	{
//		printf("%d: t02 040\n", osKernelGetTickCount());
		ModeABCD = 4;//temp
 8003ab2:	4b55      	ldr	r3, [pc, #340]	; (8003c08 <StartTask02+0x13f0>)
 8003ab4:	2204      	movs	r2, #4
 8003ab6:	701a      	strb	r2, [r3, #0]
		Pre_ModeABCD = 4;//temp
 8003ab8:	4b55      	ldr	r3, [pc, #340]	; (8003c10 <StartTask02+0x13f8>)
 8003aba:	2204      	movs	r2, #4
 8003abc:	701a      	strb	r2, [r3, #0]
		Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 8003abe:	4b4b      	ldr	r3, [pc, #300]	; (8003bec <StartTask02+0x13d4>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	801a      	strh	r2, [r3, #0]
 8003ac4:	4b49      	ldr	r3, [pc, #292]	; (8003bec <StartTask02+0x13d4>)
 8003ac6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003aca:	4b4b      	ldr	r3, [pc, #300]	; (8003bf8 <StartTask02+0x13e0>)
 8003acc:	801a      	strh	r2, [r3, #0]
 8003ace:	4b4a      	ldr	r3, [pc, #296]	; (8003bf8 <StartTask02+0x13e0>)
 8003ad0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003ad4:	4b46      	ldr	r3, [pc, #280]	; (8003bf0 <StartTask02+0x13d8>)
 8003ad6:	801a      	strh	r2, [r3, #0]
 8003ad8:	4b45      	ldr	r3, [pc, #276]	; (8003bf0 <StartTask02+0x13d8>)
 8003ada:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003ade:	4b47      	ldr	r3, [pc, #284]	; (8003bfc <StartTask02+0x13e4>)
 8003ae0:	801a      	strh	r2, [r3, #0]

		//for(int i=0;i<4;i++){Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL), i);}
	//	printf("%d: t02 041\n", osKernelGetTickCount());
		Cal_Real_cmd();
 8003ae2:	f7fd fe25 	bl	8001730 <Cal_Real_cmd>
//		printf("%d: t02 042\n", osKernelGetTickCount());
	}


	sendcanbuf[7] = VERSION_MINOR;
 8003ae6:	4b4b      	ldr	r3, [pc, #300]	; (8003c14 <StartTask02+0x13fc>)
 8003ae8:	2203      	movs	r2, #3
 8003aea:	71da      	strb	r2, [r3, #7]
	sendcanbuf[6] = VERSION_MAJOR;
 8003aec:	4b49      	ldr	r3, [pc, #292]	; (8003c14 <StartTask02+0x13fc>)
 8003aee:	2202      	movs	r2, #2
 8003af0:	719a      	strb	r2, [r3, #6]
	printf("%d:send angle  %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003af2:	f008 fa07 	bl	800bf04 <osKernelGetTickCount>
 8003af6:	4682      	mov	sl, r0
						SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003af8:	4b47      	ldr	r3, [pc, #284]	; (8003c18 <StartTask02+0x1400>)
 8003afa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003afe:	461a      	mov	r2, r3
	printf("%d:send angle  %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003b00:	2364      	movs	r3, #100	; 0x64
 8003b02:	fb03 f902 	mul.w	r9, r3, r2
						SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003b06:	4b44      	ldr	r3, [pc, #272]	; (8003c18 <StartTask02+0x1400>)
 8003b08:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003b0c:	461a      	mov	r2, r3
	printf("%d:send angle  %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003b0e:	2364      	movs	r3, #100	; 0x64
 8003b10:	fb03 f802 	mul.w	r8, r3, r2
						SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003b14:	4b40      	ldr	r3, [pc, #256]	; (8003c18 <StartTask02+0x1400>)
 8003b16:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003b1a:	461a      	mov	r2, r3
	printf("%d:send angle  %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003b1c:	2364      	movs	r3, #100	; 0x64
 8003b1e:	fb03 f302 	mul.w	r3, r3, r2
 8003b22:	63bb      	str	r3, [r7, #56]	; 0x38
						SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003b24:	4b3c      	ldr	r3, [pc, #240]	; (8003c18 <StartTask02+0x1400>)
 8003b26:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003b2a:	461a      	mov	r2, r3
	printf("%d:send angle  %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003b2c:	2364      	movs	r3, #100	; 0x64
 8003b2e:	fb03 f202 	mul.w	r2, r3, r2
 8003b32:	60fa      	str	r2, [r7, #12]
						SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003b34:	4b33      	ldr	r3, [pc, #204]	; (8003c04 <StartTask02+0x13ec>)
 8003b36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	4b37      	ldr	r3, [pc, #220]	; (8003c1c <StartTask02+0x1404>)
 8003b40:	f7fc fd5a 	bl	80005f8 <__aeabi_dmul>
 8003b44:	4602      	mov	r2, r0
 8003b46:	460b      	mov	r3, r1
	printf("%d:send angle  %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003b48:	4610      	mov	r0, r2
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	f7fd f804 	bl	8000b58 <__aeabi_d2iz>
 8003b50:	60b8      	str	r0, [r7, #8]
						SteDeg[0]*100, SteDeg[1]*100, SteDeg[2]*100, SteDeg[3]*100, (int)(angle_rad_i*1000), (int)(angle_rad_o*1000),
 8003b52:	4b2b      	ldr	r3, [pc, #172]	; (8003c00 <StartTask02+0x13e8>)
 8003b54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b58:	f04f 0200 	mov.w	r2, #0
 8003b5c:	4b2f      	ldr	r3, [pc, #188]	; (8003c1c <StartTask02+0x1404>)
 8003b5e:	f7fc fd4b 	bl	80005f8 <__aeabi_dmul>
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
	printf("%d:send angle  %d %d %d %d %d %d %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),
 8003b66:	4610      	mov	r0, r2
 8003b68:	4619      	mov	r1, r3
 8003b6a:	f7fc fff5 	bl	8000b58 <__aeabi_d2iz>
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	4b2b      	ldr	r3, [pc, #172]	; (8003c20 <StartTask02+0x1408>)
 8003b72:	6819      	ldr	r1, [r3, #0]
 8003b74:	6039      	str	r1, [r7, #0]
 8003b76:	4b2a      	ldr	r3, [pc, #168]	; (8003c20 <StartTask02+0x1408>)
 8003b78:	685d      	ldr	r5, [r3, #4]
 8003b7a:	4b29      	ldr	r3, [pc, #164]	; (8003c20 <StartTask02+0x1408>)
 8003b7c:	689c      	ldr	r4, [r3, #8]
 8003b7e:	4b28      	ldr	r3, [pc, #160]	; (8003c20 <StartTask02+0x1408>)
 8003b80:	68d8      	ldr	r0, [r3, #12]
 8003b82:	4b18      	ldr	r3, [pc, #96]	; (8003be4 <StartTask02+0x13cc>)
 8003b84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b88:	461e      	mov	r6, r3
 8003b8a:	4b20      	ldr	r3, [pc, #128]	; (8003c0c <StartTask02+0x13f4>)
 8003b8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b90:	4619      	mov	r1, r3
 8003b92:	4b13      	ldr	r3, [pc, #76]	; (8003be0 <StartTask02+0x13c8>)
 8003b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b98:	461a      	mov	r2, r3
 8003b9a:	4b22      	ldr	r3, [pc, #136]	; (8003c24 <StartTask02+0x140c>)
 8003b9c:	f993 3000 	ldrsb.w	r3, [r3]
 8003ba0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ba2:	920a      	str	r2, [sp, #40]	; 0x28
 8003ba4:	9109      	str	r1, [sp, #36]	; 0x24
 8003ba6:	9608      	str	r6, [sp, #32]
 8003ba8:	9007      	str	r0, [sp, #28]
 8003baa:	9406      	str	r4, [sp, #24]
 8003bac:	9505      	str	r5, [sp, #20]
 8003bae:	6839      	ldr	r1, [r7, #0]
 8003bb0:	9104      	str	r1, [sp, #16]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	9103      	str	r1, [sp, #12]
 8003bb6:	68b9      	ldr	r1, [r7, #8]
 8003bb8:	9102      	str	r1, [sp, #8]
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	9201      	str	r2, [sp, #4]
 8003bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	4643      	mov	r3, r8
 8003bc4:	464a      	mov	r2, r9
 8003bc6:	4651      	mov	r1, sl
 8003bc8:	4817      	ldr	r0, [pc, #92]	; (8003c28 <StartTask02+0x1410>)
 8003bca:	f00c ffb7 	bl	8010b3c <iprintf>
  {
 8003bce:	f7fe bede 	b.w	800298e <StartTask02+0x176>
 8003bd2:	bf00      	nop
 8003bd4:	f3af 8000 	nop.w
 8003bd8:	cc196908 	.word	0xcc196908
 8003bdc:	3fbc42f1 	.word	0x3fbc42f1
 8003be0:	20000c4c 	.word	0x20000c4c
 8003be4:	20000c48 	.word	0x20000c48
 8003be8:	20000c28 	.word	0x20000c28
 8003bec:	20000c70 	.word	0x20000c70
 8003bf0:	20000c74 	.word	0x20000c74
 8003bf4:	20000c30 	.word	0x20000c30
 8003bf8:	20000c72 	.word	0x20000c72
 8003bfc:	20000c76 	.word	0x20000c76
 8003c00:	20000c18 	.word	0x20000c18
 8003c04:	20000c10 	.word	0x20000c10
 8003c08:	2000005c 	.word	0x2000005c
 8003c0c:	20000c4a 	.word	0x20000c4a
 8003c10:	20000bd4 	.word	0x20000bd4
 8003c14:	20000c80 	.word	0x20000c80
 8003c18:	20000bcc 	.word	0x20000bcc
 8003c1c:	408f4000 	.word	0x408f4000
 8003c20:	20000be0 	.word	0x20000be0
 8003c24:	20000c4e 	.word	0x20000c4e
 8003c28:	08014fbc 	.word	0x08014fbc

08003c2c <StartTask03>:
* @retval None
*/

/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8003c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c2e:	b0a1      	sub	sp, #132	; 0x84
 8003c30:	af06      	add	r7, sp, #24
 8003c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	uint32_t lastTime;
	uint8_t Dir_Rot = 0; //direction of rotation
 8003c34:	2300      	movs	r3, #0
 8003c36:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	uint8_t FT_flag = 0; //FineTuning_flag
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t send_flag = 0; //FineTuning_flag
 8003c40:	2300      	movs	r3, #0
 8003c42:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
	uint8_t set_flag = 0; //FineTuning_flag
 8003c46:	2300      	movs	r3, #0
 8003c48:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60

	int32_t angle = 0;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	62bb      	str	r3, [r7, #40]	; 0x28
	int32_t pre_angle = 0;
 8003c50:	2300      	movs	r3, #0
 8003c52:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t speed_angle = 0;
 8003c54:	2300      	movs	r3, #0
 8003c56:	623b      	str	r3, [r7, #32]

	int16_t pre_SteDeg[4] = {0,};	//steering degree unit=0.01 degree
 8003c58:	f107 0318 	add.w	r3, r7, #24
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]
	int16_t start_SteDeg[4] = {0,};
 8003c62:	f107 0310 	add.w	r3, r7, #16
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	605a      	str	r2, [r3, #4]
	int16_t end_SteDeg[4] = {0,};
 8003c6c:	f107 0308 	add.w	r3, r7, #8
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	605a      	str	r2, [r3, #4]
//	char buf[48]={	 1,  2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12,		//1 front right
//					13, 14, 15, 16, 17, 18, 19, 20, 21, 22,	23, 24,		//2 front left
//					25, 26, 27, 28, 29, 30, 31, 32,	33, 34, 35, 36,		//3 rear right
//					37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48	};	//4 rear left

	osDelay(1000);
 8003c76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c7a:	f008 fadb 	bl	800c234 <osDelay>
	GPIO_enableirq();
 8003c7e:	f001 fc0f 	bl	80054a0 <GPIO_enableirq>
	osDelay(100);
 8003c82:	2064      	movs	r0, #100	; 0x64
 8003c84:	f008 fad6 	bl	800c234 <osDelay>
	osThreadFlagsSet(IRQ_PSxHandle, 1);
 8003c88:	4b98      	ldr	r3, [pc, #608]	; (8003eec <StartTask03+0x2c0>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f008 f9e0 	bl	800c054 <osThreadFlagsSet>

	for(int i=0;i<4;i++){
 8003c94:	2300      	movs	r3, #0
 8003c96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c98:	e058      	b.n	8003d4c <StartTask03+0x120>
		if(HAL_GPIO_ReadPin(GPIOA, ((1<<i)<<4))){//GPIO_PIN_4                 ((uint16_t)0x0010)  /* Pin 4 selected    */
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4891      	ldr	r0, [pc, #580]	; (8003ef0 <StartTask03+0x2c4>)
 8003cac:	f004 fbba 	bl	8008424 <HAL_GPIO_ReadPin>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d018      	beq.n	8003ce8 <StartTask03+0xbc>
			if((i==STMotorID2) || (i==STMotorID3)) 	{Dir_Rot = SERVO_CW;}
 8003cb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d002      	beq.n	8003cc2 <StartTask03+0x96>
 8003cbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d103      	bne.n	8003cca <StartTask03+0x9e>
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8003cc8:	e026      	b.n	8003d18 <StartTask03+0xec>
			else					{Dir_Rot = SERVO_CCW;FT_flag |= (1<<i);}
 8003cca:	2301      	movs	r3, #1
 8003ccc:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	b25a      	sxtb	r2, r3
 8003cda:	f997 3062 	ldrsb.w	r3, [r7, #98]	; 0x62
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	b25b      	sxtb	r3, r3
 8003ce2:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
 8003ce6:	e017      	b.n	8003d18 <StartTask03+0xec>
		}
		else {
			if((i==STMotorID2) || (i==STMotorID3))	{Dir_Rot = SERVO_CCW;FT_flag |= (1<<i);}
 8003ce8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d002      	beq.n	8003cf4 <StartTask03+0xc8>
 8003cee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d10e      	bne.n	8003d12 <StartTask03+0xe6>
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	b25a      	sxtb	r2, r3
 8003d04:	f997 3062 	ldrsb.w	r3, [r7, #98]	; 0x62
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	b25b      	sxtb	r3, r3
 8003d0c:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
 8003d10:	e002      	b.n	8003d18 <StartTask03+0xec>
			else					{Dir_Rot = SERVO_CW;}
 8003d12:	2300      	movs	r3, #0
 8003d14:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
		}
		DataSetSteering(buf, i, Dir_Rot, RPM_1, SERVO_INIT, INIT_SPEED);// i= STMotorIDx, x=1~4
 8003d18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d1a:	b2d9      	uxtb	r1, r3
 8003d1c:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8003d20:	231e      	movs	r3, #30
 8003d22:	9301      	str	r3, [sp, #4]
 8003d24:	2301      	movs	r3, #1
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	2314      	movs	r3, #20
 8003d2a:	4872      	ldr	r0, [pc, #456]	; (8003ef4 <StartTask03+0x2c8>)
 8003d2c:	f001 fdc8 	bl	80058c0 <DataSetSteering>
		printf("PS_SIG1_Pin ccw init. %d %x\n", FT_flag, ((1<<i)<<4));
 8003d30:	f897 1062 	ldrb.w	r1, [r7, #98]	; 0x62
 8003d34:	2201      	movs	r2, #1
 8003d36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	461a      	mov	r2, r3
 8003d40:	486d      	ldr	r0, [pc, #436]	; (8003ef8 <StartTask03+0x2cc>)
 8003d42:	f00c fefb 	bl	8010b3c <iprintf>
	for(int i=0;i<4;i++){
 8003d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d48:	3301      	adds	r3, #1
 8003d4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d4e:	2b03      	cmp	r3, #3
 8003d50:	dda3      	ble.n	8003c9a <StartTask03+0x6e>
	}

	osDelay(1000);
 8003d52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d56:	f008 fa6d 	bl	800c234 <osDelay>

	for(int i=0;i<40;i++){
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d5e:	e020      	b.n	8003da2 <StartTask03+0x176>
		osDelay(200);
 8003d60:	20c8      	movs	r0, #200	; 0xc8
 8003d62:	f008 fa67 	bl	800c234 <osDelay>
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 8003d66:	4863      	ldr	r0, [pc, #396]	; (8003ef4 <StartTask03+0x2c8>)
 8003d68:	f001 fd84 	bl	8005874 <ServoMotor_writeDMA>
		printf("%d ", i);
 8003d6c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003d6e:	4863      	ldr	r0, [pc, #396]	; (8003efc <StartTask03+0x2d0>)
 8003d70:	f00c fee4 	bl	8010b3c <iprintf>
		if(STinitdone){printf("steering origin init done!!!.\n"); break;}
 8003d74:	4b62      	ldr	r3, [pc, #392]	; (8003f00 <StartTask03+0x2d4>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <StartTask03+0x158>
 8003d7c:	4861      	ldr	r0, [pc, #388]	; (8003f04 <StartTask03+0x2d8>)
 8003d7e:	f00c ff79 	bl	8010c74 <puts>
 8003d82:	e011      	b.n	8003da8 <StartTask03+0x17c>
		if(i==39){
 8003d84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d86:	2b27      	cmp	r3, #39	; 0x27
 8003d88:	d108      	bne.n	8003d9c <StartTask03+0x170>
			HAL_Delay(100);
 8003d8a:	2064      	movs	r0, #100	; 0x64
 8003d8c:	f002 fddc 	bl	8006948 <HAL_Delay>
			printf("steering origin init failed reset!!!!.\n");
 8003d90:	485d      	ldr	r0, [pc, #372]	; (8003f08 <StartTask03+0x2dc>)
 8003d92:	f00c ff6f 	bl	8010c74 <puts>
			HAL_Delay(100);
 8003d96:	2064      	movs	r0, #100	; 0x64
 8003d98:	f002 fdd6 	bl	8006948 <HAL_Delay>
	for(int i=0;i<40;i++){
 8003d9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d9e:	3301      	adds	r3, #1
 8003da0:	65bb      	str	r3, [r7, #88]	; 0x58
 8003da2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003da4:	2b27      	cmp	r3, #39	; 0x27
 8003da6:	dddb      	ble.n	8003d60 <StartTask03+0x134>
			//NVIC_SystemReset();
		}
	}
	osDelay(500);
 8003da8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003dac:	f008 fa42 	bl	800c234 <osDelay>
	STinitdone = 0;
 8003db0:	4b53      	ldr	r3, [pc, #332]	; (8003f00 <StartTask03+0x2d4>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	701a      	strb	r2, [r3, #0]
	//EndInit = 0;
	//GPIO_enableirq();
//	osThreadFlagsSet(IRQ_PSxHandle, 1);
	printf("%d: osTFSet\n", osKernelGetTickCount());
 8003db6:	f008 f8a5 	bl	800bf04 <osKernelGetTickCount>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	4853      	ldr	r0, [pc, #332]	; (8003f0c <StartTask03+0x2e0>)
 8003dc0:	f00c febc 	bl	8010b3c <iprintf>

	for(int i=0;i<4;i++){
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	657b      	str	r3, [r7, #84]	; 0x54
 8003dc8:	e03e      	b.n	8003e48 <StartTask03+0x21c>
		if(FT_flag&(1<<i)){
 8003dca:	f897 2062 	ldrb.w	r2, [r7, #98]	; 0x62
 8003dce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dd0:	fa42 f303 	asr.w	r3, r2, r3
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d012      	beq.n	8003e02 <StartTask03+0x1d6>
			DataSetSteering(buf, i, SERVO_CW, STM_FT_ID[i][SERVO_CW], SERVO_POS, INIT_SPEED);
 8003ddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dde:	b2d9      	uxtb	r1, r3
 8003de0:	4a4b      	ldr	r2, [pc, #300]	; (8003f10 <StartTask03+0x2e4>)
 8003de2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003de4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	221e      	movs	r2, #30
 8003dec:	9201      	str	r2, [sp, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	9200      	str	r2, [sp, #0]
 8003df2:	2200      	movs	r2, #0
 8003df4:	483f      	ldr	r0, [pc, #252]	; (8003ef4 <StartTask03+0x2c8>)
 8003df6:	f001 fd63 	bl	80058c0 <DataSetSteering>
			printf("SERVO_cW\n");
 8003dfa:	4846      	ldr	r0, [pc, #280]	; (8003f14 <StartTask03+0x2e8>)
 8003dfc:	f00c ff3a 	bl	8010c74 <puts>
 8003e00:	e012      	b.n	8003e28 <StartTask03+0x1fc>
		}
		else {
			DataSetSteering(buf, i, SERVO_CCW, STM_FT_ID[i][SERVO_CCW], SERVO_POS, INIT_SPEED);
 8003e02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e04:	b2d9      	uxtb	r1, r3
 8003e06:	4a42      	ldr	r2, [pc, #264]	; (8003f10 <StartTask03+0x2e4>)
 8003e08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	4413      	add	r3, r2
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	221e      	movs	r2, #30
 8003e14:	9201      	str	r2, [sp, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	9200      	str	r2, [sp, #0]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	4835      	ldr	r0, [pc, #212]	; (8003ef4 <StartTask03+0x2c8>)
 8003e1e:	f001 fd4f 	bl	80058c0 <DataSetSteering>
			printf("SERVO_ccW\n");
 8003e22:	483d      	ldr	r0, [pc, #244]	; (8003f18 <StartTask03+0x2ec>)
 8003e24:	f00c ff26 	bl	8010c74 <puts>
		}
		PS_SIGx_Pin |= (1<<i);
 8003e28:	2201      	movs	r2, #1
 8003e2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	b25a      	sxtb	r2, r3
 8003e32:	4b3a      	ldr	r3, [pc, #232]	; (8003f1c <StartTask03+0x2f0>)
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	b25b      	sxtb	r3, r3
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	b25b      	sxtb	r3, r3
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	4b37      	ldr	r3, [pc, #220]	; (8003f1c <StartTask03+0x2f0>)
 8003e40:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++){
 8003e42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e44:	3301      	adds	r3, #1
 8003e46:	657b      	str	r3, [r7, #84]	; 0x54
 8003e48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e4a:	2b03      	cmp	r3, #3
 8003e4c:	ddbd      	ble.n	8003dca <StartTask03+0x19e>
	}

	for(int i=0;i<10;i++){
 8003e4e:	2300      	movs	r3, #0
 8003e50:	653b      	str	r3, [r7, #80]	; 0x50
 8003e52:	e009      	b.n	8003e68 <StartTask03+0x23c>
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 8003e54:	4827      	ldr	r0, [pc, #156]	; (8003ef4 <StartTask03+0x2c8>)
 8003e56:	f001 fd0d 	bl	8005874 <ServoMotor_writeDMA>
		osDelay(500);
 8003e5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e5e:	f008 f9e9 	bl	800c234 <osDelay>
	for(int i=0;i<10;i++){
 8003e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e64:	3301      	adds	r3, #1
 8003e66:	653b      	str	r3, [r7, #80]	; 0x50
 8003e68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e6a:	2b09      	cmp	r3, #9
 8003e6c:	ddf2      	ble.n	8003e54 <StartTask03+0x228>
		}

	for(int i=0;i<4;i++){
 8003e6e:	2300      	movs	r3, #0
 8003e70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e72:	e035      	b.n	8003ee0 <StartTask03+0x2b4>
		if(FT_flag&(1<<i)){
 8003e74:	f897 2062 	ldrb.w	r2, [r7, #98]	; 0x62
 8003e78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e7a:	fa42 f303 	asr.w	r3, r2, r3
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00e      	beq.n	8003ea4 <StartTask03+0x278>
			DataSetSteering(buf, i, SERVO_CW, 0, SERVO_INIT, INIT_SPEED);
 8003e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e88:	b2d9      	uxtb	r1, r3
 8003e8a:	231e      	movs	r3, #30
 8003e8c:	9301      	str	r3, [sp, #4]
 8003e8e:	2301      	movs	r3, #1
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	2300      	movs	r3, #0
 8003e94:	2200      	movs	r2, #0
 8003e96:	4817      	ldr	r0, [pc, #92]	; (8003ef4 <StartTask03+0x2c8>)
 8003e98:	f001 fd12 	bl	80058c0 <DataSetSteering>
			printf("SERVO_cW\n");
 8003e9c:	481d      	ldr	r0, [pc, #116]	; (8003f14 <StartTask03+0x2e8>)
 8003e9e:	f00c fee9 	bl	8010c74 <puts>
 8003ea2:	e00d      	b.n	8003ec0 <StartTask03+0x294>
		}
		else {
			DataSetSteering(buf, i, SERVO_CCW, 0, SERVO_INIT, INIT_SPEED);
 8003ea4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ea6:	b2d9      	uxtb	r1, r3
 8003ea8:	231e      	movs	r3, #30
 8003eaa:	9301      	str	r3, [sp, #4]
 8003eac:	2301      	movs	r3, #1
 8003eae:	9300      	str	r3, [sp, #0]
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	480f      	ldr	r0, [pc, #60]	; (8003ef4 <StartTask03+0x2c8>)
 8003eb6:	f001 fd03 	bl	80058c0 <DataSetSteering>
			printf("SERVO_ccW\n");
 8003eba:	4817      	ldr	r0, [pc, #92]	; (8003f18 <StartTask03+0x2ec>)
 8003ebc:	f00c feda 	bl	8010c74 <puts>
		}
		PS_SIGx_Pin |= (1<<i);
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	b25a      	sxtb	r2, r3
 8003eca:	4b14      	ldr	r3, [pc, #80]	; (8003f1c <StartTask03+0x2f0>)
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	b25b      	sxtb	r3, r3
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	b25b      	sxtb	r3, r3
 8003ed4:	b2da      	uxtb	r2, r3
 8003ed6:	4b11      	ldr	r3, [pc, #68]	; (8003f1c <StartTask03+0x2f0>)
 8003ed8:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++){
 8003eda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003edc:	3301      	adds	r3, #1
 8003ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ee0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ee2:	2b03      	cmp	r3, #3
 8003ee4:	ddc6      	ble.n	8003e74 <StartTask03+0x248>
	}

	for(int i=0;i<10;i++){
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003eea:	e023      	b.n	8003f34 <StartTask03+0x308>
 8003eec:	20000ca4 	.word	0x20000ca4
 8003ef0:	40020000 	.word	0x40020000
 8003ef4:	20000060 	.word	0x20000060
 8003ef8:	08014ff8 	.word	0x08014ff8
 8003efc:	08015018 	.word	0x08015018
 8003f00:	20000bd5 	.word	0x20000bd5
 8003f04:	0801501c 	.word	0x0801501c
 8003f08:	0801503c 	.word	0x0801503c
 8003f0c:	08015064 	.word	0x08015064
 8003f10:	2000003c 	.word	0x2000003c
 8003f14:	08015074 	.word	0x08015074
 8003f18:	08015080 	.word	0x08015080
 8003f1c:	20000bc8 	.word	0x20000bc8
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 8003f20:	48b9      	ldr	r0, [pc, #740]	; (8004208 <StartTask03+0x5dc>)
 8003f22:	f001 fca7 	bl	8005874 <ServoMotor_writeDMA>
		osDelay(500);
 8003f26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f2a:	f008 f983 	bl	800c234 <osDelay>
	for(int i=0;i<10;i++){
 8003f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f30:	3301      	adds	r3, #1
 8003f32:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f36:	2b09      	cmp	r3, #9
 8003f38:	ddf2      	ble.n	8003f20 <StartTask03+0x2f4>
		}


	Dir_Rot = 0;//init
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	HAL_UART_Receive_IT(&huart3, tmp_rx[0] , 12);
 8003f40:	220c      	movs	r2, #12
 8003f42:	49b2      	ldr	r1, [pc, #712]	; (800420c <StartTask03+0x5e0>)
 8003f44:	48b2      	ldr	r0, [pc, #712]	; (8004210 <StartTask03+0x5e4>)
 8003f46:	f006 fe60 	bl	800ac0a <HAL_UART_Receive_IT>
	lastTime = osKernelGetTickCount();
 8003f4a:	f007 ffdb 	bl	800bf04 <osKernelGetTickCount>
 8003f4e:	6678      	str	r0, [r7, #100]	; 0x64
  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STEERING;
 8003f50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f52:	3364      	adds	r3, #100	; 0x64
 8003f54:	667b      	str	r3, [r7, #100]	; 0x64
	osDelayUntil(lastTime);
 8003f56:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003f58:	f008 f987 	bl	800c26a <osDelayUntil>

	printf("%d: t03\n", osKernelGetTickCount());
 8003f5c:	f007 ffd2 	bl	800bf04 <osKernelGetTickCount>
 8003f60:	4603      	mov	r3, r0
 8003f62:	4619      	mov	r1, r3
 8003f64:	48ab      	ldr	r0, [pc, #684]	; (8004214 <StartTask03+0x5e8>)
 8003f66:	f00c fde9 	bl	8010b3c <iprintf>

	if(ModeABCD == 1){
 8003f6a:	4bab      	ldr	r3, [pc, #684]	; (8004218 <StartTask03+0x5ec>)
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d102      	bne.n	8003f78 <StartTask03+0x34c>
			DataSetSteering(buf, STMotorID2, Dir_Rot, SteDeg[1]*100, SERVO_POS,20);
			DataSetSteering(buf, STMotorID3, Dir_Rot, SteDeg[2]*100, SERVO_POS,20);
			DataSetSteering(buf, STMotorID4, Dir_Rot, SteDeg[3]*100, SERVO_POS,20);
		}
#endif
		printf("Mode A\n");
 8003f72:	48aa      	ldr	r0, [pc, #680]	; (800421c <StartTask03+0x5f0>)
 8003f74:	f00c fe7e 	bl	8010c74 <puts>
	}

	if(ModeABCD == 2){
 8003f78:	4ba7      	ldr	r3, [pc, #668]	; (8004218 <StartTask03+0x5ec>)
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	f040 820c 	bne.w	800439a <StartTask03+0x76e>
		if(Deg2Ste(Xbot_R,0, STMotorID1) == 0){//forward, rear
 8003f82:	2200      	movs	r2, #0
 8003f84:	2100      	movs	r1, #0
 8003f86:	2000      	movs	r0, #0
 8003f88:	f7fe fa82 	bl	8002490 <Deg2Ste>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d119      	bne.n	8003fc6 <StartTask03+0x39a>
			for(int i=0;i<4;i++){Deg2Ste(Xbot_W, 0, i);}
 8003f92:	2300      	movs	r3, #0
 8003f94:	647b      	str	r3, [r7, #68]	; 0x44
 8003f96:	e009      	b.n	8003fac <StartTask03+0x380>
 8003f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	2001      	movs	r0, #1
 8003fa2:	f7fe fa75 	bl	8002490 <Deg2Ste>
 8003fa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fa8:	3301      	adds	r3, #1
 8003faa:	647b      	str	r3, [r7, #68]	; 0x44
 8003fac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fae:	2b03      	cmp	r3, #3
 8003fb0:	ddf2      	ble.n	8003f98 <StartTask03+0x36c>
			printf("%d: abs %d\n", osKernelGetTickCount(), SteDeg[0]);
 8003fb2:	f007 ffa7 	bl	800bf04 <osKernelGetTickCount>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	4a99      	ldr	r2, [pc, #612]	; (8004220 <StartTask03+0x5f4>)
 8003fba:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4898      	ldr	r0, [pc, #608]	; (8004224 <StartTask03+0x5f8>)
 8003fc2:	f00c fdbb 	bl	8010b3c <iprintf>
		}
//		if(Tar_cmd_v_x==0&&Tar_cmd_v_y>0){Deg2Ste(Xbot_W,90); Dir_Rot=SERVO_CCW;}//left
//		else if(Tar_cmd_v_x==0&&Tar_cmd_v_y<0){Deg2Ste(Xbot_W,90); Dir_Rot=SERVO_CW;}//right

		if		((Tar_cmd_v_x>0) && (Tar_cmd_w>0)){/*SteDeg*=1;*/							Dir_Rot=SERVO_CCW; }//the first quadrant
 8003fc6:	4b98      	ldr	r3, [pc, #608]	; (8004228 <StartTask03+0x5fc>)
 8003fc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	f7fc fda0 	bl	8000b18 <__aeabi_dcmpgt>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00f      	beq.n	8003ffe <StartTask03+0x3d2>
 8003fde:	4b93      	ldr	r3, [pc, #588]	; (800422c <StartTask03+0x600>)
 8003fe0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	f04f 0300 	mov.w	r3, #0
 8003fec:	f7fc fd94 	bl	8000b18 <__aeabi_dcmpgt>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d003      	beq.n	8003ffe <StartTask03+0x3d2>
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8003ffc:	e052      	b.n	80040a4 <StartTask03+0x478>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_w<0)){/*Deg2Ste(Xbot_W,abs(Deg2Ste(Xbot_R,0)));*/	Dir_Rot=SERVO_CCW; }//the second quadrant
 8003ffe:	4b8a      	ldr	r3, [pc, #552]	; (8004228 <StartTask03+0x5fc>)
 8004000:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004004:	f04f 0200 	mov.w	r2, #0
 8004008:	f04f 0300 	mov.w	r3, #0
 800400c:	f7fc fd66 	bl	8000adc <__aeabi_dcmplt>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00f      	beq.n	8004036 <StartTask03+0x40a>
 8004016:	4b85      	ldr	r3, [pc, #532]	; (800422c <StartTask03+0x600>)
 8004018:	e9d3 0100 	ldrd	r0, r1, [r3]
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	f7fc fd5a 	bl	8000adc <__aeabi_dcmplt>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <StartTask03+0x40a>
 800402e:	2301      	movs	r3, #1
 8004030:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8004034:	e036      	b.n	80040a4 <StartTask03+0x478>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_w>0)){/*Deg2Ste(Xbot_W,abs(Deg2Ste(Xbot_R,0)));*/	Dir_Rot=SERVO_CW; }//the third quadrant
 8004036:	4b7c      	ldr	r3, [pc, #496]	; (8004228 <StartTask03+0x5fc>)
 8004038:	e9d3 0100 	ldrd	r0, r1, [r3]
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	f04f 0300 	mov.w	r3, #0
 8004044:	f7fc fd4a 	bl	8000adc <__aeabi_dcmplt>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00f      	beq.n	800406e <StartTask03+0x442>
 800404e:	4b77      	ldr	r3, [pc, #476]	; (800422c <StartTask03+0x600>)
 8004050:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004054:	f04f 0200 	mov.w	r2, #0
 8004058:	f04f 0300 	mov.w	r3, #0
 800405c:	f7fc fd5c 	bl	8000b18 <__aeabi_dcmpgt>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <StartTask03+0x442>
 8004066:	2300      	movs	r3, #0
 8004068:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 800406c:	e01a      	b.n	80040a4 <StartTask03+0x478>
		else if	((Tar_cmd_v_x>0) && (Tar_cmd_w<0)){/*Deg2Ste(Xbot_W,abs(Deg2Ste(Xbot_R,0)));*/	Dir_Rot=SERVO_CW; }//the fourth quadrant
 800406e:	4b6e      	ldr	r3, [pc, #440]	; (8004228 <StartTask03+0x5fc>)
 8004070:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f04f 0300 	mov.w	r3, #0
 800407c:	f7fc fd4c 	bl	8000b18 <__aeabi_dcmpgt>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00e      	beq.n	80040a4 <StartTask03+0x478>
 8004086:	4b69      	ldr	r3, [pc, #420]	; (800422c <StartTask03+0x600>)
 8004088:	e9d3 0100 	ldrd	r0, r1, [r3]
 800408c:	f04f 0200 	mov.w	r2, #0
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	f7fc fd22 	bl	8000adc <__aeabi_dcmplt>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d002      	beq.n	80040a4 <StartTask03+0x478>
 800409e:	2300      	movs	r3, #0
 80040a0:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

		for(int i=0;i<4;i++){
 80040a4:	2300      	movs	r3, #0
 80040a6:	643b      	str	r3, [r7, #64]	; 0x40
 80040a8:	e00f      	b.n	80040ca <StartTask03+0x49e>
			if(SteDeg[i]>90){Deg2Ste(Xbot_W, 90, i);}//prevent over angle
 80040aa:	4a5d      	ldr	r2, [pc, #372]	; (8004220 <StartTask03+0x5f4>)
 80040ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ae:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80040b2:	2b5a      	cmp	r3, #90	; 0x5a
 80040b4:	dd06      	ble.n	80040c4 <StartTask03+0x498>
 80040b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	461a      	mov	r2, r3
 80040bc:	215a      	movs	r1, #90	; 0x5a
 80040be:	2001      	movs	r0, #1
 80040c0:	f7fe f9e6 	bl	8002490 <Deg2Ste>
		for(int i=0;i<4;i++){
 80040c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040c6:	3301      	adds	r3, #1
 80040c8:	643b      	str	r3, [r7, #64]	; 0x40
 80040ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040cc:	2b03      	cmp	r3, #3
 80040ce:	ddec      	ble.n	80040aa <StartTask03+0x47e>
//		SteDeg=rad2deg(ANGLE_VEL);
//		Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL));
//		printf("%d: abs %d\n", osKernelGetTickCount(), SteDeg);


		if(pre_SteDeg[0] == SteDeg[0]){
 80040d0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80040d4:	4b52      	ldr	r3, [pc, #328]	; (8004220 <StartTask03+0x5f4>)
 80040d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040da:	429a      	cmp	r2, r3
 80040dc:	f040 8090 	bne.w	8004200 <StartTask03+0x5d4>
			set_flag = 1;
 80040e0:	2301      	movs	r3, #1
 80040e2:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
			for(int i=0;i<4;i++){
 80040e6:	2300      	movs	r3, #0
 80040e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040ea:	e084      	b.n	80041f6 <StartTask03+0x5ca>
				end_SteDeg[i] = ((SteDeg[i]*MS_PER_DEG)+5) / RES_SM;//+5 is round
 80040ec:	4a4c      	ldr	r2, [pc, #304]	; (8004220 <StartTask03+0x5f4>)
 80040ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040f0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80040f4:	461a      	mov	r2, r3
 80040f6:	4613      	mov	r3, r2
 80040f8:	015b      	lsls	r3, r3, #5
 80040fa:	4413      	add	r3, r2
 80040fc:	3305      	adds	r3, #5
 80040fe:	4a4c      	ldr	r2, [pc, #304]	; (8004230 <StartTask03+0x604>)
 8004100:	fb82 1203 	smull	r1, r2, r2, r3
 8004104:	1152      	asrs	r2, r2, #5
 8004106:	17db      	asrs	r3, r3, #31
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	b21a      	sxth	r2, r3
 800410c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800410e:	005b      	lsls	r3, r3, #1
 8004110:	3368      	adds	r3, #104	; 0x68
 8004112:	443b      	add	r3, r7
 8004114:	f823 2c60 	strh.w	r2, [r3, #-96]
				if(start_SteDeg[i]>end_SteDeg[i]) {SAngle[i] = start_SteDeg[i] - end_SteDeg[i];}
 8004118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	3368      	adds	r3, #104	; 0x68
 800411e:	443b      	add	r3, r7
 8004120:	f933 2c58 	ldrsh.w	r2, [r3, #-88]
 8004124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	3368      	adds	r3, #104	; 0x68
 800412a:	443b      	add	r3, r7
 800412c:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
 8004130:	429a      	cmp	r2, r3
 8004132:	dd12      	ble.n	800415a <StartTask03+0x52e>
 8004134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004136:	005b      	lsls	r3, r3, #1
 8004138:	3368      	adds	r3, #104	; 0x68
 800413a:	443b      	add	r3, r7
 800413c:	f933 3c58 	ldrsh.w	r3, [r3, #-88]
 8004140:	461a      	mov	r2, r3
 8004142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	3368      	adds	r3, #104	; 0x68
 8004148:	443b      	add	r3, r7
 800414a:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
 800414e:	1ad2      	subs	r2, r2, r3
 8004150:	4938      	ldr	r1, [pc, #224]	; (8004234 <StartTask03+0x608>)
 8004152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004158:	e01f      	b.n	800419a <StartTask03+0x56e>
				else if (start_SteDeg[i]<end_SteDeg[i]) {SAngle[i] = end_SteDeg[i] - start_SteDeg[i];}
 800415a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	3368      	adds	r3, #104	; 0x68
 8004160:	443b      	add	r3, r7
 8004162:	f933 2c58 	ldrsh.w	r2, [r3, #-88]
 8004166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	3368      	adds	r3, #104	; 0x68
 800416c:	443b      	add	r3, r7
 800416e:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
 8004172:	429a      	cmp	r2, r3
 8004174:	da11      	bge.n	800419a <StartTask03+0x56e>
 8004176:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	3368      	adds	r3, #104	; 0x68
 800417c:	443b      	add	r3, r7
 800417e:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
 8004182:	461a      	mov	r2, r3
 8004184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	3368      	adds	r3, #104	; 0x68
 800418a:	443b      	add	r3, r7
 800418c:	f933 3c58 	ldrsh.w	r3, [r3, #-88]
 8004190:	1ad2      	subs	r2, r2, r3
 8004192:	4928      	ldr	r1, [pc, #160]	; (8004234 <StartTask03+0x608>)
 8004194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				start_SteDeg[i] = SAngle[i];
 800419a:	4a26      	ldr	r2, [pc, #152]	; (8004234 <StartTask03+0x608>)
 800419c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800419e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041a2:	b21a      	sxth	r2, r3
 80041a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	3368      	adds	r3, #104	; 0x68
 80041aa:	443b      	add	r3, r7
 80041ac:	f823 2c58 	strh.w	r2, [r3, #-88]
				printf("%d: input data %d, %d, %d, %d\n", osKernelGetTickCount(),
 80041b0:	f007 fea8 	bl	800bf04 <osKernelGetTickCount>
 80041b4:	4601      	mov	r1, r0
						SteDeg[i], SAngle[i], end_SteDeg[i] , start_SteDeg[i] );
 80041b6:	4a1a      	ldr	r2, [pc, #104]	; (8004220 <StartTask03+0x5f4>)
 80041b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ba:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
				printf("%d: input data %d, %d, %d, %d\n", osKernelGetTickCount(),
 80041be:	461c      	mov	r4, r3
 80041c0:	4a1c      	ldr	r2, [pc, #112]	; (8004234 <StartTask03+0x608>)
 80041c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						SteDeg[i], SAngle[i], end_SteDeg[i] , start_SteDeg[i] );
 80041c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ca:	005b      	lsls	r3, r3, #1
 80041cc:	3368      	adds	r3, #104	; 0x68
 80041ce:	443b      	add	r3, r7
 80041d0:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
				printf("%d: input data %d, %d, %d, %d\n", osKernelGetTickCount(),
 80041d4:	4618      	mov	r0, r3
						SteDeg[i], SAngle[i], end_SteDeg[i] , start_SteDeg[i] );
 80041d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	3368      	adds	r3, #104	; 0x68
 80041dc:	443b      	add	r3, r7
 80041de:	f933 3c58 	ldrsh.w	r3, [r3, #-88]
				printf("%d: input data %d, %d, %d, %d\n", osKernelGetTickCount(),
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	9000      	str	r0, [sp, #0]
 80041e6:	4613      	mov	r3, r2
 80041e8:	4622      	mov	r2, r4
 80041ea:	4813      	ldr	r0, [pc, #76]	; (8004238 <StartTask03+0x60c>)
 80041ec:	f00c fca6 	bl	8010b3c <iprintf>
			for(int i=0;i<4;i++){
 80041f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041f2:	3301      	adds	r3, #1
 80041f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041f8:	2b03      	cmp	r3, #3
 80041fa:	f77f af77 	ble.w	80040ec <StartTask03+0x4c0>
 80041fe:	e050      	b.n	80042a2 <StartTask03+0x676>
			}
		}

		else{
			for(int i=0;i<4;i++){
 8004200:	2300      	movs	r3, #0
 8004202:	63bb      	str	r3, [r7, #56]	; 0x38
 8004204:	e04a      	b.n	800429c <StartTask03+0x670>
 8004206:	bf00      	nop
 8004208:	20000060 	.word	0x20000060
 800420c:	20000d28 	.word	0x20000d28
 8004210:	20001044 	.word	0x20001044
 8004214:	0801508c 	.word	0x0801508c
 8004218:	2000005c 	.word	0x2000005c
 800421c:	08015098 	.word	0x08015098
 8004220:	20000bcc 	.word	0x20000bcc
 8004224:	080150a0 	.word	0x080150a0
 8004228:	20000c20 	.word	0x20000c20
 800422c:	20000c40 	.word	0x20000c40
 8004230:	51eb851f 	.word	0x51eb851f
 8004234:	20000be0 	.word	0x20000be0
 8004238:	080150ac 	.word	0x080150ac
				pre_SteDeg[i] = SteDeg[i];
 800423c:	4a8d      	ldr	r2, [pc, #564]	; (8004474 <StartTask03+0x848>)
 800423e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004240:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8004244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	3368      	adds	r3, #104	; 0x68
 800424a:	443b      	add	r3, r7
 800424c:	f823 2c50 	strh.w	r2, [r3, #-80]
				send_flag = 1;
 8004250:	2301      	movs	r3, #1
 8004252:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
				printf("%d: change data %d, %d, %d, %d\n", osKernelGetTickCount(),
 8004256:	f007 fe55 	bl	800bf04 <osKernelGetTickCount>
 800425a:	4601      	mov	r1, r0
						SteDeg[i], SAngle[i], end_SteDeg[i] , start_SteDeg[i] );
 800425c:	4a85      	ldr	r2, [pc, #532]	; (8004474 <StartTask03+0x848>)
 800425e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004260:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
				printf("%d: change data %d, %d, %d, %d\n", osKernelGetTickCount(),
 8004264:	461c      	mov	r4, r3
 8004266:	4a84      	ldr	r2, [pc, #528]	; (8004478 <StartTask03+0x84c>)
 8004268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800426a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						SteDeg[i], SAngle[i], end_SteDeg[i] , start_SteDeg[i] );
 800426e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	3368      	adds	r3, #104	; 0x68
 8004274:	443b      	add	r3, r7
 8004276:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
				printf("%d: change data %d, %d, %d, %d\n", osKernelGetTickCount(),
 800427a:	4618      	mov	r0, r3
						SteDeg[i], SAngle[i], end_SteDeg[i] , start_SteDeg[i] );
 800427c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	3368      	adds	r3, #104	; 0x68
 8004282:	443b      	add	r3, r7
 8004284:	f933 3c58 	ldrsh.w	r3, [r3, #-88]
				printf("%d: change data %d, %d, %d, %d\n", osKernelGetTickCount(),
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	9000      	str	r0, [sp, #0]
 800428c:	4613      	mov	r3, r2
 800428e:	4622      	mov	r2, r4
 8004290:	487a      	ldr	r0, [pc, #488]	; (800447c <StartTask03+0x850>)
 8004292:	f00c fc53 	bl	8010b3c <iprintf>
			for(int i=0;i<4;i++){
 8004296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004298:	3301      	adds	r3, #1
 800429a:	63bb      	str	r3, [r7, #56]	; 0x38
 800429c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800429e:	2b03      	cmp	r3, #3
 80042a0:	ddcc      	ble.n	800423c <StartTask03+0x610>

//		DataSetSteering(buf, STMotorID1, Dir_Rot, SteDeg[0]*100, SERVO_POS, 20);
//		DataSetSteering(buf, STMotorID2, Dir_Rot, SteDeg[1]*100, SERVO_POS, 20);
//		DataSetSteering(buf, STMotorID3, Dir_Rot^1, SteDeg[2]*100, SERVO_POS, 20);
//		DataSetSteering(buf, STMotorID4, Dir_Rot^1, SteDeg[3]*100, SERVO_POS, 20);
		DataSetSteering(buf, STMotorID1, Dir_Rot, SteDeg[0]*100, SERVO_POS, SAngle[0]);
 80042a2:	4b74      	ldr	r3, [pc, #464]	; (8004474 <StartTask03+0x848>)
 80042a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	461a      	mov	r2, r3
 80042ac:	0092      	lsls	r2, r2, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	461a      	mov	r2, r3
 80042b2:	0091      	lsls	r1, r2, #2
 80042b4:	461a      	mov	r2, r3
 80042b6:	460b      	mov	r3, r1
 80042b8:	4413      	add	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	b299      	uxth	r1, r3
 80042be:	4b6e      	ldr	r3, [pc, #440]	; (8004478 <StartTask03+0x84c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 80042c8:	9301      	str	r3, [sp, #4]
 80042ca:	2300      	movs	r3, #0
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	460b      	mov	r3, r1
 80042d0:	2100      	movs	r1, #0
 80042d2:	486b      	ldr	r0, [pc, #428]	; (8004480 <StartTask03+0x854>)
 80042d4:	f001 faf4 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID2, Dir_Rot, SteDeg[1]*100, SERVO_POS, SAngle[1]);
 80042d8:	4b66      	ldr	r3, [pc, #408]	; (8004474 <StartTask03+0x848>)
 80042da:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80042de:	b29b      	uxth	r3, r3
 80042e0:	461a      	mov	r2, r3
 80042e2:	0092      	lsls	r2, r2, #2
 80042e4:	4413      	add	r3, r2
 80042e6:	461a      	mov	r2, r3
 80042e8:	0091      	lsls	r1, r2, #2
 80042ea:	461a      	mov	r2, r3
 80042ec:	460b      	mov	r3, r1
 80042ee:	4413      	add	r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	b299      	uxth	r1, r3
 80042f4:	4b60      	ldr	r3, [pc, #384]	; (8004478 <StartTask03+0x84c>)
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 80042fe:	9301      	str	r3, [sp, #4]
 8004300:	2300      	movs	r3, #0
 8004302:	9300      	str	r3, [sp, #0]
 8004304:	460b      	mov	r3, r1
 8004306:	2101      	movs	r1, #1
 8004308:	485d      	ldr	r0, [pc, #372]	; (8004480 <StartTask03+0x854>)
 800430a:	f001 fad9 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID3, Dir_Rot^1, SteDeg[2]*100, SERVO_POS, SAngle[2]);
 800430e:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8004312:	f083 0301 	eor.w	r3, r3, #1
 8004316:	b2da      	uxtb	r2, r3
 8004318:	4b56      	ldr	r3, [pc, #344]	; (8004474 <StartTask03+0x848>)
 800431a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800431e:	b29b      	uxth	r3, r3
 8004320:	4619      	mov	r1, r3
 8004322:	0089      	lsls	r1, r1, #2
 8004324:	440b      	add	r3, r1
 8004326:	4619      	mov	r1, r3
 8004328:	0088      	lsls	r0, r1, #2
 800432a:	4619      	mov	r1, r3
 800432c:	4603      	mov	r3, r0
 800432e:	440b      	add	r3, r1
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	b299      	uxth	r1, r3
 8004334:	4b50      	ldr	r3, [pc, #320]	; (8004478 <StartTask03+0x84c>)
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	b2db      	uxtb	r3, r3
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	2300      	movs	r3, #0
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	460b      	mov	r3, r1
 8004342:	2102      	movs	r1, #2
 8004344:	484e      	ldr	r0, [pc, #312]	; (8004480 <StartTask03+0x854>)
 8004346:	f001 fabb 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID4, Dir_Rot^1, SteDeg[3]*100, SERVO_POS, SAngle[3]);
 800434a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800434e:	f083 0301 	eor.w	r3, r3, #1
 8004352:	b2da      	uxtb	r2, r3
 8004354:	4b47      	ldr	r3, [pc, #284]	; (8004474 <StartTask03+0x848>)
 8004356:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800435a:	b29b      	uxth	r3, r3
 800435c:	4619      	mov	r1, r3
 800435e:	0089      	lsls	r1, r1, #2
 8004360:	440b      	add	r3, r1
 8004362:	4619      	mov	r1, r3
 8004364:	0088      	lsls	r0, r1, #2
 8004366:	4619      	mov	r1, r3
 8004368:	4603      	mov	r3, r0
 800436a:	440b      	add	r3, r1
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	b299      	uxth	r1, r3
 8004370:	4b41      	ldr	r3, [pc, #260]	; (8004478 <StartTask03+0x84c>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	b2db      	uxtb	r3, r3
 8004376:	9301      	str	r3, [sp, #4]
 8004378:	2300      	movs	r3, #0
 800437a:	9300      	str	r3, [sp, #0]
 800437c:	460b      	mov	r3, r1
 800437e:	2103      	movs	r1, #3
 8004380:	483f      	ldr	r0, [pc, #252]	; (8004480 <StartTask03+0x854>)
 8004382:	f001 fa9d 	bl	80058c0 <DataSetSteering>
		printf("%d: MM %d\n", osKernelGetTickCount(), SteDeg[0]);
 8004386:	f007 fdbd 	bl	800bf04 <osKernelGetTickCount>
 800438a:	4603      	mov	r3, r0
 800438c:	4a39      	ldr	r2, [pc, #228]	; (8004474 <StartTask03+0x848>)
 800438e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004392:	4619      	mov	r1, r3
 8004394:	483b      	ldr	r0, [pc, #236]	; (8004484 <StartTask03+0x858>)
 8004396:	f00c fbd1 	bl	8010b3c <iprintf>
	}

	if(ModeABCD == 3){
 800439a:	4b3b      	ldr	r3, [pc, #236]	; (8004488 <StartTask03+0x85c>)
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	2b03      	cmp	r3, #3
 80043a0:	f040 8090 	bne.w	80044c4 <StartTask03+0x898>
//		SteDeg=rad2deg(ANGLE_VEL);
//		for(int i=0;i<4;i++){Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL), i);}
		send_flag = 1;
 80043a4:	2301      	movs	r3, #1
 80043a6:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
		set_flag = 1;
 80043aa:	2301      	movs	r3, #1
 80043ac:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		pre_SteDeg[0] = 1; //for set send_flag of mode B
 80043b0:	2301      	movs	r3, #1
 80043b2:	833b      	strh	r3, [r7, #24]
		//printf("%d: abs %d\n", osKernelGetTickCount(), SteDeg);
		DataSetSteering(buf, STMotorID1, SERVO_CCW, SteDeg[0]*100, SERVO_POS, 20);
 80043b4:	4b2f      	ldr	r3, [pc, #188]	; (8004474 <StartTask03+0x848>)
 80043b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	461a      	mov	r2, r3
 80043be:	0092      	lsls	r2, r2, #2
 80043c0:	4413      	add	r3, r2
 80043c2:	461a      	mov	r2, r3
 80043c4:	0091      	lsls	r1, r2, #2
 80043c6:	461a      	mov	r2, r3
 80043c8:	460b      	mov	r3, r1
 80043ca:	4413      	add	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2214      	movs	r2, #20
 80043d2:	9201      	str	r2, [sp, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	9200      	str	r2, [sp, #0]
 80043d8:	2201      	movs	r2, #1
 80043da:	2100      	movs	r1, #0
 80043dc:	4828      	ldr	r0, [pc, #160]	; (8004480 <StartTask03+0x854>)
 80043de:	f001 fa6f 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID2, SERVO_CW, SteDeg[1]*100, SERVO_POS, 20);
 80043e2:	4b24      	ldr	r3, [pc, #144]	; (8004474 <StartTask03+0x848>)
 80043e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	461a      	mov	r2, r3
 80043ec:	0092      	lsls	r2, r2, #2
 80043ee:	4413      	add	r3, r2
 80043f0:	461a      	mov	r2, r3
 80043f2:	0091      	lsls	r1, r2, #2
 80043f4:	461a      	mov	r2, r3
 80043f6:	460b      	mov	r3, r1
 80043f8:	4413      	add	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	2214      	movs	r2, #20
 8004400:	9201      	str	r2, [sp, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	9200      	str	r2, [sp, #0]
 8004406:	2200      	movs	r2, #0
 8004408:	2101      	movs	r1, #1
 800440a:	481d      	ldr	r0, [pc, #116]	; (8004480 <StartTask03+0x854>)
 800440c:	f001 fa58 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID3, SERVO_CW, SteDeg[2]*100, SERVO_POS, 20);
 8004410:	4b18      	ldr	r3, [pc, #96]	; (8004474 <StartTask03+0x848>)
 8004412:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004416:	b29b      	uxth	r3, r3
 8004418:	461a      	mov	r2, r3
 800441a:	0092      	lsls	r2, r2, #2
 800441c:	4413      	add	r3, r2
 800441e:	461a      	mov	r2, r3
 8004420:	0091      	lsls	r1, r2, #2
 8004422:	461a      	mov	r2, r3
 8004424:	460b      	mov	r3, r1
 8004426:	4413      	add	r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	b29b      	uxth	r3, r3
 800442c:	2214      	movs	r2, #20
 800442e:	9201      	str	r2, [sp, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	9200      	str	r2, [sp, #0]
 8004434:	2200      	movs	r2, #0
 8004436:	2102      	movs	r1, #2
 8004438:	4811      	ldr	r0, [pc, #68]	; (8004480 <StartTask03+0x854>)
 800443a:	f001 fa41 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID4, SERVO_CCW, SteDeg[3]*100, SERVO_POS, 20);
 800443e:	4b0d      	ldr	r3, [pc, #52]	; (8004474 <StartTask03+0x848>)
 8004440:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004444:	b29b      	uxth	r3, r3
 8004446:	461a      	mov	r2, r3
 8004448:	0092      	lsls	r2, r2, #2
 800444a:	4413      	add	r3, r2
 800444c:	461a      	mov	r2, r3
 800444e:	0091      	lsls	r1, r2, #2
 8004450:	461a      	mov	r2, r3
 8004452:	460b      	mov	r3, r1
 8004454:	4413      	add	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	b29b      	uxth	r3, r3
 800445a:	2214      	movs	r2, #20
 800445c:	9201      	str	r2, [sp, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	9200      	str	r2, [sp, #0]
 8004462:	2201      	movs	r2, #1
 8004464:	2103      	movs	r1, #3
 8004466:	4806      	ldr	r0, [pc, #24]	; (8004480 <StartTask03+0x854>)
 8004468:	f001 fa2a 	bl	80058c0 <DataSetSteering>
		for(int i=0;i<4;i++){
 800446c:	2300      	movs	r3, #0
 800446e:	637b      	str	r3, [r7, #52]	; 0x34
 8004470:	e022      	b.n	80044b8 <StartTask03+0x88c>
 8004472:	bf00      	nop
 8004474:	20000bcc 	.word	0x20000bcc
 8004478:	20000be0 	.word	0x20000be0
 800447c:	080150cc 	.word	0x080150cc
 8004480:	20000060 	.word	0x20000060
 8004484:	080150ec 	.word	0x080150ec
 8004488:	2000005c 	.word	0x2000005c
			SAngle[i] = ((SteDeg[i]*MS_PER_DEG)+5) / RES_SM;
 800448c:	4a8c      	ldr	r2, [pc, #560]	; (80046c0 <StartTask03+0xa94>)
 800448e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004490:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8004494:	461a      	mov	r2, r3
 8004496:	4613      	mov	r3, r2
 8004498:	015b      	lsls	r3, r3, #5
 800449a:	4413      	add	r3, r2
 800449c:	3305      	adds	r3, #5
 800449e:	4a89      	ldr	r2, [pc, #548]	; (80046c4 <StartTask03+0xa98>)
 80044a0:	fb82 1203 	smull	r1, r2, r2, r3
 80044a4:	1152      	asrs	r2, r2, #5
 80044a6:	17db      	asrs	r3, r3, #31
 80044a8:	1ad2      	subs	r2, r2, r3
 80044aa:	4987      	ldr	r1, [pc, #540]	; (80046c8 <StartTask03+0xa9c>)
 80044ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0;i<4;i++){
 80044b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044b4:	3301      	adds	r3, #1
 80044b6:	637b      	str	r3, [r7, #52]	; 0x34
 80044b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	dde6      	ble.n	800448c <StartTask03+0x860>
		}
		printf("Mode c\n");
 80044be:	4883      	ldr	r0, [pc, #524]	; (80046cc <StartTask03+0xaa0>)
 80044c0:	f00c fbd8 	bl	8010c74 <puts>
	}

	if(ModeABCD == 4){
 80044c4:	4b82      	ldr	r3, [pc, #520]	; (80046d0 <StartTask03+0xaa4>)
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b04      	cmp	r3, #4
 80044ca:	f040 8083 	bne.w	80045d4 <StartTask03+0x9a8>
		send_flag = 1;
 80044ce:	2301      	movs	r3, #1
 80044d0:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
		set_flag = 1;
 80044d4:	2301      	movs	r3, #1
 80044d6:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		pre_SteDeg[0] = 1; //for set send_flag of mode B
 80044da:	2301      	movs	r3, #1
 80044dc:	833b      	strh	r3, [r7, #24]
//		SteDeg=rad2deg(ANGLE_VEL);
//		for(int i=0;i<4;i++){Deg2Ste(Xbot_W,rad2deg(ANGLE_VEL), i);}
		//DataSetSteering(buf, STMotorID1, SERVO_CW, SteDeg*100, SERVO_POS, 20);
		//DataSetSteering(buf, STMotorID1, SERVO_CW, SteDeg*100, 2, 250); pre_angle = -1*SteDeg;
		DataSetSteering(buf, STMotorID1, SERVO_CW, SteDeg[0]*100, SERVO_POS,20);
 80044de:	4b78      	ldr	r3, [pc, #480]	; (80046c0 <StartTask03+0xa94>)
 80044e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	0092      	lsls	r2, r2, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	461a      	mov	r2, r3
 80044ee:	0091      	lsls	r1, r2, #2
 80044f0:	461a      	mov	r2, r3
 80044f2:	460b      	mov	r3, r1
 80044f4:	4413      	add	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2214      	movs	r2, #20
 80044fc:	9201      	str	r2, [sp, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	9200      	str	r2, [sp, #0]
 8004502:	2200      	movs	r2, #0
 8004504:	2100      	movs	r1, #0
 8004506:	4873      	ldr	r0, [pc, #460]	; (80046d4 <StartTask03+0xaa8>)
 8004508:	f001 f9da 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID2, SERVO_CCW, SteDeg[1]*100, SERVO_POS, 20);
 800450c:	4b6c      	ldr	r3, [pc, #432]	; (80046c0 <StartTask03+0xa94>)
 800450e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004512:	b29b      	uxth	r3, r3
 8004514:	461a      	mov	r2, r3
 8004516:	0092      	lsls	r2, r2, #2
 8004518:	4413      	add	r3, r2
 800451a:	461a      	mov	r2, r3
 800451c:	0091      	lsls	r1, r2, #2
 800451e:	461a      	mov	r2, r3
 8004520:	460b      	mov	r3, r1
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	b29b      	uxth	r3, r3
 8004528:	2214      	movs	r2, #20
 800452a:	9201      	str	r2, [sp, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	9200      	str	r2, [sp, #0]
 8004530:	2201      	movs	r2, #1
 8004532:	2101      	movs	r1, #1
 8004534:	4867      	ldr	r0, [pc, #412]	; (80046d4 <StartTask03+0xaa8>)
 8004536:	f001 f9c3 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID3, SERVO_CCW, SteDeg[2]*100, SERVO_POS, 20);
 800453a:	4b61      	ldr	r3, [pc, #388]	; (80046c0 <StartTask03+0xa94>)
 800453c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004540:	b29b      	uxth	r3, r3
 8004542:	461a      	mov	r2, r3
 8004544:	0092      	lsls	r2, r2, #2
 8004546:	4413      	add	r3, r2
 8004548:	461a      	mov	r2, r3
 800454a:	0091      	lsls	r1, r2, #2
 800454c:	461a      	mov	r2, r3
 800454e:	460b      	mov	r3, r1
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	b29b      	uxth	r3, r3
 8004556:	2214      	movs	r2, #20
 8004558:	9201      	str	r2, [sp, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	9200      	str	r2, [sp, #0]
 800455e:	2201      	movs	r2, #1
 8004560:	2102      	movs	r1, #2
 8004562:	485c      	ldr	r0, [pc, #368]	; (80046d4 <StartTask03+0xaa8>)
 8004564:	f001 f9ac 	bl	80058c0 <DataSetSteering>
		DataSetSteering(buf, STMotorID4, SERVO_CW, SteDeg[3]*100, SERVO_POS, 20);
 8004568:	4b55      	ldr	r3, [pc, #340]	; (80046c0 <StartTask03+0xa94>)
 800456a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800456e:	b29b      	uxth	r3, r3
 8004570:	461a      	mov	r2, r3
 8004572:	0092      	lsls	r2, r2, #2
 8004574:	4413      	add	r3, r2
 8004576:	461a      	mov	r2, r3
 8004578:	0091      	lsls	r1, r2, #2
 800457a:	461a      	mov	r2, r3
 800457c:	460b      	mov	r3, r1
 800457e:	4413      	add	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	b29b      	uxth	r3, r3
 8004584:	2214      	movs	r2, #20
 8004586:	9201      	str	r2, [sp, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	9200      	str	r2, [sp, #0]
 800458c:	2200      	movs	r2, #0
 800458e:	2103      	movs	r1, #3
 8004590:	4850      	ldr	r0, [pc, #320]	; (80046d4 <StartTask03+0xaa8>)
 8004592:	f001 f995 	bl	80058c0 <DataSetSteering>
//		EndModeD = 0;
		//osDelay(10);
		for(int i=0;i<4;i++){
 8004596:	2300      	movs	r3, #0
 8004598:	633b      	str	r3, [r7, #48]	; 0x30
 800459a:	e015      	b.n	80045c8 <StartTask03+0x99c>
			SAngle[i] = ((SteDeg[i]*MS_PER_DEG)+5) / RES_SM;
 800459c:	4a48      	ldr	r2, [pc, #288]	; (80046c0 <StartTask03+0xa94>)
 800459e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80045a4:	461a      	mov	r2, r3
 80045a6:	4613      	mov	r3, r2
 80045a8:	015b      	lsls	r3, r3, #5
 80045aa:	4413      	add	r3, r2
 80045ac:	3305      	adds	r3, #5
 80045ae:	4a45      	ldr	r2, [pc, #276]	; (80046c4 <StartTask03+0xa98>)
 80045b0:	fb82 1203 	smull	r1, r2, r2, r3
 80045b4:	1152      	asrs	r2, r2, #5
 80045b6:	17db      	asrs	r3, r3, #31
 80045b8:	1ad2      	subs	r2, r2, r3
 80045ba:	4943      	ldr	r1, [pc, #268]	; (80046c8 <StartTask03+0xa9c>)
 80045bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0;i<4;i++){
 80045c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c4:	3301      	adds	r3, #1
 80045c6:	633b      	str	r3, [r7, #48]	; 0x30
 80045c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ca:	2b03      	cmp	r3, #3
 80045cc:	dde6      	ble.n	800459c <StartTask03+0x970>
		}
		printf("Mode D\n");
 80045ce:	4842      	ldr	r0, [pc, #264]	; (80046d8 <StartTask03+0xaac>)
 80045d0:	f00c fb50 	bl	8010c74 <puts>
	}
	//osDelay(10);
#if 1//testing
	if((send_flag==1) && (set_flag==1)){
 80045d4:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d153      	bne.n	8004684 <StartTask03+0xa58>
 80045dc:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d14f      	bne.n	8004684 <StartTask03+0xa58>
		ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
 80045e4:	483b      	ldr	r0, [pc, #236]	; (80046d4 <StartTask03+0xaa8>)
 80045e6:	f001 f945 	bl	8005874 <ServoMotor_writeDMA>
		send_flag = 0;
 80045ea:	2300      	movs	r3, #0
 80045ec:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
		set_flag = 0;
 80045f0:	2300      	movs	r3, #0
 80045f2:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		for(int i=0;i<4;i++){
 80045f6:	2300      	movs	r3, #0
 80045f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045fa:	e019      	b.n	8004630 <StartTask03+0xa04>
			printf("[%d] %d ", i, SAngle[i]);
 80045fc:	4a32      	ldr	r2, [pc, #200]	; (80046c8 <StartTask03+0xa9c>)
 80045fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004604:	461a      	mov	r2, r3
 8004606:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004608:	4834      	ldr	r0, [pc, #208]	; (80046dc <StartTask03+0xab0>)
 800460a:	f00c fa97 	bl	8010b3c <iprintf>
			start_SteDeg[i] = 0;
 800460e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	3368      	adds	r3, #104	; 0x68
 8004614:	443b      	add	r3, r7
 8004616:	2200      	movs	r2, #0
 8004618:	f823 2c58 	strh.w	r2, [r3, #-88]
			end_SteDeg[i] = 0;
 800461c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	3368      	adds	r3, #104	; 0x68
 8004622:	443b      	add	r3, r7
 8004624:	2200      	movs	r2, #0
 8004626:	f823 2c60 	strh.w	r2, [r3, #-96]
		for(int i=0;i<4;i++){
 800462a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800462c:	3301      	adds	r3, #1
 800462e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004632:	2b03      	cmp	r3, #3
 8004634:	dde2      	ble.n	80045fc <StartTask03+0x9d0>
//			SAngle[i] = 0;
		}

		printf("%d: writeDMA %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(),SteDeg[0],SteDeg[1],SteDeg[2],SteDeg[3],SAngle[0],SAngle[1],SAngle[2],SAngle[3]);
 8004636:	f007 fc65 	bl	800bf04 <osKernelGetTickCount>
 800463a:	4604      	mov	r4, r0
 800463c:	4b20      	ldr	r3, [pc, #128]	; (80046c0 <StartTask03+0xa94>)
 800463e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004642:	469c      	mov	ip, r3
 8004644:	4b1e      	ldr	r3, [pc, #120]	; (80046c0 <StartTask03+0xa94>)
 8004646:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800464a:	469e      	mov	lr, r3
 800464c:	4b1c      	ldr	r3, [pc, #112]	; (80046c0 <StartTask03+0xa94>)
 800464e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004652:	461d      	mov	r5, r3
 8004654:	4b1a      	ldr	r3, [pc, #104]	; (80046c0 <StartTask03+0xa94>)
 8004656:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800465a:	461e      	mov	r6, r3
 800465c:	4b1a      	ldr	r3, [pc, #104]	; (80046c8 <StartTask03+0xa9c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a19      	ldr	r2, [pc, #100]	; (80046c8 <StartTask03+0xa9c>)
 8004662:	6852      	ldr	r2, [r2, #4]
 8004664:	4918      	ldr	r1, [pc, #96]	; (80046c8 <StartTask03+0xa9c>)
 8004666:	6889      	ldr	r1, [r1, #8]
 8004668:	4817      	ldr	r0, [pc, #92]	; (80046c8 <StartTask03+0xa9c>)
 800466a:	68c0      	ldr	r0, [r0, #12]
 800466c:	9005      	str	r0, [sp, #20]
 800466e:	9104      	str	r1, [sp, #16]
 8004670:	9203      	str	r2, [sp, #12]
 8004672:	9302      	str	r3, [sp, #8]
 8004674:	9601      	str	r6, [sp, #4]
 8004676:	9500      	str	r5, [sp, #0]
 8004678:	4673      	mov	r3, lr
 800467a:	4662      	mov	r2, ip
 800467c:	4621      	mov	r1, r4
 800467e:	4818      	ldr	r0, [pc, #96]	; (80046e0 <StartTask03+0xab4>)
 8004680:	f00c fa5c 	bl	8010b3c <iprintf>

#else
	//origin
	ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
#endif
	osDelay(5); DataReadSteering(STMotorID1, 0xA1);
 8004684:	2005      	movs	r0, #5
 8004686:	f007 fdd5 	bl	800c234 <osDelay>
 800468a:	21a1      	movs	r1, #161	; 0xa1
 800468c:	2000      	movs	r0, #0
 800468e:	f001 f999 	bl	80059c4 <DataReadSteering>
	osDelay(5); DataReadSteering(STMotorID2, 0xA1);
 8004692:	2005      	movs	r0, #5
 8004694:	f007 fdce 	bl	800c234 <osDelay>
 8004698:	21a1      	movs	r1, #161	; 0xa1
 800469a:	2001      	movs	r0, #1
 800469c:	f001 f992 	bl	80059c4 <DataReadSteering>
	osDelay(5); DataReadSteering(STMotorID3, 0xA1);
 80046a0:	2005      	movs	r0, #5
 80046a2:	f007 fdc7 	bl	800c234 <osDelay>
 80046a6:	21a1      	movs	r1, #161	; 0xa1
 80046a8:	2002      	movs	r0, #2
 80046aa:	f001 f98b 	bl	80059c4 <DataReadSteering>
	osDelay(5); DataReadSteering(STMotorID4, 0xA1);
 80046ae:	2005      	movs	r0, #5
 80046b0:	f007 fdc0 	bl	800c234 <osDelay>
 80046b4:	21a1      	movs	r1, #161	; 0xa1
 80046b6:	2003      	movs	r0, #3
 80046b8:	f001 f984 	bl	80059c4 <DataReadSteering>
  {
 80046bc:	e448      	b.n	8003f50 <StartTask03+0x324>
 80046be:	bf00      	nop
 80046c0:	20000bcc 	.word	0x20000bcc
 80046c4:	51eb851f 	.word	0x51eb851f
 80046c8:	20000be0 	.word	0x20000be0
 80046cc:	080150f8 	.word	0x080150f8
 80046d0:	2000005c 	.word	0x2000005c
 80046d4:	20000060 	.word	0x20000060
 80046d8:	08015100 	.word	0x08015100
 80046dc:	08015108 	.word	0x08015108
 80046e0:	08015114 	.word	0x08015114

080046e4 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
	//StartTask04 is related ws2812b//
	uint32_t lastTime = osKernelGetTickCount();
 80046ec:	f007 fc0a 	bl	800bf04 <osKernelGetTickCount>
 80046f0:	60f8      	str	r0, [r7, #12]

	static int temp = 0;
	////////////////////////////////

	ws2812AllColor(70,70,70);//r, g, b
 80046f2:	2246      	movs	r2, #70	; 0x46
 80046f4:	2146      	movs	r1, #70	; 0x46
 80046f6:	2046      	movs	r0, #70	; 0x46
 80046f8:	f7fc fc00 	bl	8000efc <ws2812AllColor>
	ws2812NumOn(NUM_NPLED);
 80046fc:	201d      	movs	r0, #29
 80046fe:	f7fc fbd5 	bl	8000eac <ws2812NumOn>

  /* Infinite loop */
  for(;;)
  {
		lastTime += PERIOD_NP_LED;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004708:	60fb      	str	r3, [r7, #12]
		osDelayUntil(lastTime);
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f007 fdad 	bl	800c26a <osDelayUntil>

		temp++;
 8004710:	4b09      	ldr	r3, [pc, #36]	; (8004738 <StartTask04+0x54>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	3301      	adds	r3, #1
 8004716:	4a08      	ldr	r2, [pc, #32]	; (8004738 <StartTask04+0x54>)
 8004718:	6013      	str	r3, [r2, #0]
		switch (temp) {
 800471a:	4b07      	ldr	r3, [pc, #28]	; (8004738 <StartTask04+0x54>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b03      	cmp	r3, #3
 8004720:	d005      	beq.n	800472e <StartTask04+0x4a>
 8004722:	2b03      	cmp	r3, #3
 8004724:	dced      	bgt.n	8004702 <StartTask04+0x1e>
 8004726:	2b01      	cmp	r3, #1
 8004728:	d003      	beq.n	8004732 <StartTask04+0x4e>
 800472a:	2b02      	cmp	r3, #2
				break;

			case 2:
				//printf("case2\n");
				//ws2812SetColor(7,0,0,1);//index, r, g, b
				break;
 800472c:	e002      	b.n	8004734 <StartTask04+0x50>

			case 3:
				//printf("case3\n");
				//ws2812SetColor(6,0,0,1);//index, r, g, b
				break;
 800472e:	bf00      	nop
 8004730:	e7e7      	b.n	8004702 <StartTask04+0x1e>
				break;
 8004732:	bf00      	nop
		lastTime += PERIOD_NP_LED;
 8004734:	e7e5      	b.n	8004702 <StartTask04+0x1e>
 8004736:	bf00      	nop
 8004738:	20000cc8 	.word	0x20000cc8

0800473c <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint32_t lastTime = osKernelGetTickCount();
 8004744:	f007 fbde 	bl	800bf04 <osKernelGetTickCount>
 8004748:	60f8      	str	r0, [r7, #12]

	fanInit();
 800474a:	f7fc ffb1 	bl	80016b0 <fanInit>


  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_FAN;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004754:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f007 fd87 	bl	800c26a <osDelayUntil>
	fanOn(100);
 800475c:	2064      	movs	r0, #100	; 0x64
 800475e:	f7fc ffb1 	bl	80016c4 <fanOn>
	lastTime += PERIOD_FAN;
 8004762:	e7f4      	b.n	800474e <StartTask05+0x12>

08004764 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8004764:	b5b0      	push	{r4, r5, r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af02      	add	r7, sp, #8
 800476a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
//	uint8_t EndInit = 0;
	//uint32_t lastTime = osKernelGetTickCount();
	//osDelay(10);//for printf();
	printf("StartTask06 %d: \n", PS_SIGx_Pin);
 800476c:	4b59      	ldr	r3, [pc, #356]	; (80048d4 <StartTask06+0x170>)
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	4619      	mov	r1, r3
 8004772:	4859      	ldr	r0, [pc, #356]	; (80048d8 <StartTask06+0x174>)
 8004774:	f00c f9e2 	bl	8010b3c <iprintf>
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 8004778:	200a      	movs	r0, #10
 800477a:	f007 fd5b 	bl	800c234 <osDelay>
	//  printf("%d: t06\n", osKernelGetTickCount());
	if(PS_SIGx_Pin&1){//1ch init
 800477e:	4b55      	ldr	r3, [pc, #340]	; (80048d4 <StartTask06+0x170>)
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d01a      	beq.n	80047c0 <StartTask06+0x5c>
		PS_SIGx_Pin &= ~(1); printf(" PS_SIG1_stop.\n");
 800478a:	4b52      	ldr	r3, [pc, #328]	; (80048d4 <StartTask06+0x170>)
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	f023 0301 	bic.w	r3, r3, #1
 8004792:	b2da      	uxtb	r2, r3
 8004794:	4b4f      	ldr	r3, [pc, #316]	; (80048d4 <StartTask06+0x170>)
 8004796:	701a      	strb	r2, [r3, #0]
 8004798:	4850      	ldr	r0, [pc, #320]	; (80048dc <StartTask06+0x178>)
 800479a:	f00c fa6b 	bl	8010c74 <puts>
		EndInit |= 1;
 800479e:	4b50      	ldr	r3, [pc, #320]	; (80048e0 <StartTask06+0x17c>)
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	f043 0301 	orr.w	r3, r3, #1
 80047a6:	b2da      	uxtb	r2, r3
 80047a8:	4b4d      	ldr	r3, [pc, #308]	; (80048e0 <StartTask06+0x17c>)
 80047aa:	701a      	strb	r2, [r3, #0]
		DataSetSteering(buf, 0, SERVO_CCW, 0, 0, 30);
 80047ac:	231e      	movs	r3, #30
 80047ae:	9301      	str	r3, [sp, #4]
 80047b0:	2300      	movs	r3, #0
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	2300      	movs	r3, #0
 80047b6:	2201      	movs	r2, #1
 80047b8:	2100      	movs	r1, #0
 80047ba:	484a      	ldr	r0, [pc, #296]	; (80048e4 <StartTask06+0x180>)
 80047bc:	f001 f880 	bl	80058c0 <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}

	if(PS_SIGx_Pin&2){//2ch init
 80047c0:	4b44      	ldr	r3, [pc, #272]	; (80048d4 <StartTask06+0x170>)
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01a      	beq.n	8004802 <StartTask06+0x9e>
		PS_SIGx_Pin &= ~(2); printf(" PS_SIG2_stop.\n");
 80047cc:	4b41      	ldr	r3, [pc, #260]	; (80048d4 <StartTask06+0x170>)
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	f023 0302 	bic.w	r3, r3, #2
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	4b3f      	ldr	r3, [pc, #252]	; (80048d4 <StartTask06+0x170>)
 80047d8:	701a      	strb	r2, [r3, #0]
 80047da:	4843      	ldr	r0, [pc, #268]	; (80048e8 <StartTask06+0x184>)
 80047dc:	f00c fa4a 	bl	8010c74 <puts>
		DataSetSteering(buf, 1, SERVO_CCW, 0, 0, 30);
 80047e0:	231e      	movs	r3, #30
 80047e2:	9301      	str	r3, [sp, #4]
 80047e4:	2300      	movs	r3, #0
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	2300      	movs	r3, #0
 80047ea:	2201      	movs	r2, #1
 80047ec:	2101      	movs	r1, #1
 80047ee:	483d      	ldr	r0, [pc, #244]	; (80048e4 <StartTask06+0x180>)
 80047f0:	f001 f866 	bl	80058c0 <DataSetSteering>
		EndInit |= 2;
 80047f4:	4b3a      	ldr	r3, [pc, #232]	; (80048e0 <StartTask06+0x17c>)
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	f043 0302 	orr.w	r3, r3, #2
 80047fc:	b2da      	uxtb	r2, r3
 80047fe:	4b38      	ldr	r3, [pc, #224]	; (80048e0 <StartTask06+0x17c>)
 8004800:	701a      	strb	r2, [r3, #0]
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&4){//3ch init
 8004802:	4b34      	ldr	r3, [pc, #208]	; (80048d4 <StartTask06+0x170>)
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	f003 0304 	and.w	r3, r3, #4
 800480a:	2b00      	cmp	r3, #0
 800480c:	d01a      	beq.n	8004844 <StartTask06+0xe0>
		PS_SIGx_Pin &= ~(4); printf(" PS_SIG3_stop.\n");
 800480e:	4b31      	ldr	r3, [pc, #196]	; (80048d4 <StartTask06+0x170>)
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	f023 0304 	bic.w	r3, r3, #4
 8004816:	b2da      	uxtb	r2, r3
 8004818:	4b2e      	ldr	r3, [pc, #184]	; (80048d4 <StartTask06+0x170>)
 800481a:	701a      	strb	r2, [r3, #0]
 800481c:	4833      	ldr	r0, [pc, #204]	; (80048ec <StartTask06+0x188>)
 800481e:	f00c fa29 	bl	8010c74 <puts>
		DataSetSteering(buf, 2, SERVO_CCW, 0, 0, 30);
 8004822:	231e      	movs	r3, #30
 8004824:	9301      	str	r3, [sp, #4]
 8004826:	2300      	movs	r3, #0
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	2300      	movs	r3, #0
 800482c:	2201      	movs	r2, #1
 800482e:	2102      	movs	r1, #2
 8004830:	482c      	ldr	r0, [pc, #176]	; (80048e4 <StartTask06+0x180>)
 8004832:	f001 f845 	bl	80058c0 <DataSetSteering>
		EndInit |= 4;
 8004836:	4b2a      	ldr	r3, [pc, #168]	; (80048e0 <StartTask06+0x17c>)
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	f043 0304 	orr.w	r3, r3, #4
 800483e:	b2da      	uxtb	r2, r3
 8004840:	4b27      	ldr	r3, [pc, #156]	; (80048e0 <StartTask06+0x17c>)
 8004842:	701a      	strb	r2, [r3, #0]
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}	if(PS_SIGx_Pin&8){//4ch init
 8004844:	4b23      	ldr	r3, [pc, #140]	; (80048d4 <StartTask06+0x170>)
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	f003 0308 	and.w	r3, r3, #8
 800484c:	2b00      	cmp	r3, #0
 800484e:	d020      	beq.n	8004892 <StartTask06+0x12e>
		PS_SIGx_Pin &= ~(8); printf(" PS_SIG4_stop.\n");
 8004850:	4b20      	ldr	r3, [pc, #128]	; (80048d4 <StartTask06+0x170>)
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	f023 0308 	bic.w	r3, r3, #8
 8004858:	b2da      	uxtb	r2, r3
 800485a:	4b1e      	ldr	r3, [pc, #120]	; (80048d4 <StartTask06+0x170>)
 800485c:	701a      	strb	r2, [r3, #0]
 800485e:	4824      	ldr	r0, [pc, #144]	; (80048f0 <StartTask06+0x18c>)
 8004860:	f00c fa08 	bl	8010c74 <puts>
		DataSetSteering(buf, 3, SERVO_CCW, 0, 0, 30);
 8004864:	231e      	movs	r3, #30
 8004866:	9301      	str	r3, [sp, #4]
 8004868:	2300      	movs	r3, #0
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	2300      	movs	r3, #0
 800486e:	2201      	movs	r2, #1
 8004870:	2103      	movs	r1, #3
 8004872:	481c      	ldr	r0, [pc, #112]	; (80048e4 <StartTask06+0x180>)
 8004874:	f001 f824 	bl	80058c0 <DataSetSteering>
		EndInit |= 8;
 8004878:	4b19      	ldr	r3, [pc, #100]	; (80048e0 <StartTask06+0x17c>)
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	f043 0308 	orr.w	r3, r3, #8
 8004880:	b2da      	uxtb	r2, r3
 8004882:	4b17      	ldr	r3, [pc, #92]	; (80048e0 <StartTask06+0x17c>)
 8004884:	701a      	strb	r2, [r3, #0]
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
		printf("EndInit %d\n", EndInit);
 8004886:	4b16      	ldr	r3, [pc, #88]	; (80048e0 <StartTask06+0x17c>)
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	4619      	mov	r1, r3
 800488c:	4819      	ldr	r0, [pc, #100]	; (80048f4 <StartTask06+0x190>)
 800488e:	f00c f955 	bl	8010b3c <iprintf>
	}
	if(EndInit == 15) {
 8004892:	4b13      	ldr	r3, [pc, #76]	; (80048e0 <StartTask06+0x17c>)
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b0f      	cmp	r3, #15
 8004898:	f47f af6e 	bne.w	8004778 <StartTask06+0x14>

		GPIO_disableirq();
 800489c:	f000 fdf6 	bl	800548c <GPIO_disableirq>
		STinitdone++;
 80048a0:	4b15      	ldr	r3, [pc, #84]	; (80048f8 <StartTask06+0x194>)
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	3301      	adds	r3, #1
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	4b13      	ldr	r3, [pc, #76]	; (80048f8 <StartTask06+0x194>)
 80048aa:	701a      	strb	r2, [r3, #0]
		printf("%d: EndInit == 15. %d, %d\n", osKernelGetTickCount(), osThreadFlagsWait(1, 0, osWaitForever), osThreadFlagsGet());
 80048ac:	f007 fb2a 	bl	800bf04 <osKernelGetTickCount>
 80048b0:	4604      	mov	r4, r0
 80048b2:	f04f 32ff 	mov.w	r2, #4294967295
 80048b6:	2100      	movs	r1, #0
 80048b8:	2001      	movs	r0, #1
 80048ba:	f007 fc3a 	bl	800c132 <osThreadFlagsWait>
 80048be:	4605      	mov	r5, r0
 80048c0:	f007 fc16 	bl	800c0f0 <osThreadFlagsGet>
 80048c4:	4603      	mov	r3, r0
 80048c6:	462a      	mov	r2, r5
 80048c8:	4621      	mov	r1, r4
 80048ca:	480c      	ldr	r0, [pc, #48]	; (80048fc <StartTask06+0x198>)
 80048cc:	f00c f936 	bl	8010b3c <iprintf>
	  osDelay(10);
 80048d0:	e752      	b.n	8004778 <StartTask06+0x14>
 80048d2:	bf00      	nop
 80048d4:	20000bc8 	.word	0x20000bc8
 80048d8:	0801513c 	.word	0x0801513c
 80048dc:	08015150 	.word	0x08015150
 80048e0:	20000c8c 	.word	0x20000c8c
 80048e4:	20000060 	.word	0x20000060
 80048e8:	08015160 	.word	0x08015160
 80048ec:	08015170 	.word	0x08015170
 80048f0:	08015180 	.word	0x08015180
 80048f4:	08015190 	.word	0x08015190
 80048f8:	20000bd5 	.word	0x20000bd5
 80048fc:	0801519c 	.word	0x0801519c

08004900 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 8004900:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004904:	ed2d 8b02 	vpush	{d8}
 8004908:	b0a5      	sub	sp, #148	; 0x94
 800490a:	af08      	add	r7, sp, #32
 800490c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
	uint8_t tmparr[4][12] = {0};
 800490e:	f107 0314 	add.w	r3, r7, #20
 8004912:	2230      	movs	r2, #48	; 0x30
 8004914:	2100      	movs	r1, #0
 8004916:	4618      	mov	r0, r3
 8004918:	f00b fc09 	bl	801012e <memset>
	uint8_t tempID = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t rx_checksum[4] = {0,};
 8004922:	2300      	movs	r3, #0
 8004924:	613b      	str	r3, [r7, #16]
	uint16_t real_angle[4] = {0,};
 8004926:	f107 0308 	add.w	r3, r7, #8
 800492a:	2200      	movs	r2, #0
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	605a      	str	r2, [r3, #4]

	osDelay(25000);//for initializing steering motor
 8004930:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8004934:	f007 fc7e 	bl	800c234 <osDelay>
//	HAL_UART_Receive_IT(&huart3, tmp_rx , SERVO_RXBUFLEN);

	uint32_t lastTime = osKernelGetTickCount();
 8004938:	f007 fae4 	bl	800bf04 <osKernelGetTickCount>
 800493c:	66f8      	str	r0, [r7, #108]	; 0x6c

  /* Infinite loop */
  for(;;)
  {
	lastTime += 50;
 800493e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004940:	3332      	adds	r3, #50	; 0x32
 8004942:	66fb      	str	r3, [r7, #108]	; 0x6c

	osDelayUntil(lastTime);
 8004944:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004946:	f007 fc90 	bl	800c26a <osDelayUntil>

	for(int k=0;k<4;k++){//copy data to buffer
 800494a:	2300      	movs	r3, #0
 800494c:	66bb      	str	r3, [r7, #104]	; 0x68
 800494e:	e074      	b.n	8004a3a <StartTask07+0x13a>
		for(int i=0;i<12;i++){
 8004950:	2300      	movs	r3, #0
 8004952:	667b      	str	r3, [r7, #100]	; 0x64
 8004954:	e06b      	b.n	8004a2e <StartTask07+0x12e>
			if(tmp_rx[k][i]==0xFF && tmp_rx[k][i+1]==0xFE)//parsing
 8004956:	497b      	ldr	r1, [pc, #492]	; (8004b44 <StartTask07+0x244>)
 8004958:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800495a:	4613      	mov	r3, r2
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	4413      	add	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	18ca      	adds	r2, r1, r3
 8004964:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004966:	4413      	add	r3, r2
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	2bff      	cmp	r3, #255	; 0xff
 800496c:	d15c      	bne.n	8004a28 <StartTask07+0x128>
 800496e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004970:	1c59      	adds	r1, r3, #1
 8004972:	4874      	ldr	r0, [pc, #464]	; (8004b44 <StartTask07+0x244>)
 8004974:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004976:	4613      	mov	r3, r2
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	4413      	add	r3, r2
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4403      	add	r3, r0
 8004980:	440b      	add	r3, r1
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	2bfe      	cmp	r3, #254	; 0xfe
 8004986:	d14f      	bne.n	8004a28 <StartTask07+0x128>
			{
				tempID = tmp_rx[k][i+2];
 8004988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800498a:	1c99      	adds	r1, r3, #2
 800498c:	486d      	ldr	r0, [pc, #436]	; (8004b44 <StartTask07+0x244>)
 800498e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004990:	4613      	mov	r3, r2
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	4413      	add	r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	4403      	add	r3, r0
 800499a:	440b      	add	r3, r1
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				for(int j=0;j<12;j++)
 80049a2:	2300      	movs	r3, #0
 80049a4:	663b      	str	r3, [r7, #96]	; 0x60
 80049a6:	e03c      	b.n	8004a22 <StartTask07+0x122>
				{
					if(i+j<12){tmparr[tempID][j]=tmp_rx[k][i+j];}
 80049a8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80049aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049ac:	4413      	add	r3, r2
 80049ae:	2b0b      	cmp	r3, #11
 80049b0:	dc19      	bgt.n	80049e6 <StartTask07+0xe6>
 80049b2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80049b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049b6:	18d0      	adds	r0, r2, r3
 80049b8:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80049bc:	4c61      	ldr	r4, [pc, #388]	; (8004b44 <StartTask07+0x244>)
 80049be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80049c0:	460b      	mov	r3, r1
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	440b      	add	r3, r1
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4423      	add	r3, r4
 80049ca:	4403      	add	r3, r0
 80049cc:	7819      	ldrb	r1, [r3, #0]
 80049ce:	4613      	mov	r3, r2
 80049d0:	005b      	lsls	r3, r3, #1
 80049d2:	4413      	add	r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	3370      	adds	r3, #112	; 0x70
 80049d8:	19da      	adds	r2, r3, r7
 80049da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049dc:	4413      	add	r3, r2
 80049de:	3b5c      	subs	r3, #92	; 0x5c
 80049e0:	460a      	mov	r2, r1
 80049e2:	701a      	strb	r2, [r3, #0]
 80049e4:	e01a      	b.n	8004a1c <StartTask07+0x11c>
					else {tmparr[tempID][j]=tmp_rx[k][i+j-12];}
 80049e6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80049e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049ea:	4413      	add	r3, r2
 80049ec:	f1a3 000c 	sub.w	r0, r3, #12
 80049f0:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80049f4:	4c53      	ldr	r4, [pc, #332]	; (8004b44 <StartTask07+0x244>)
 80049f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80049f8:	460b      	mov	r3, r1
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	440b      	add	r3, r1
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4423      	add	r3, r4
 8004a02:	4403      	add	r3, r0
 8004a04:	7819      	ldrb	r1, [r3, #0]
 8004a06:	4613      	mov	r3, r2
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	4413      	add	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	3370      	adds	r3, #112	; 0x70
 8004a10:	19da      	adds	r2, r3, r7
 8004a12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a14:	4413      	add	r3, r2
 8004a16:	3b5c      	subs	r3, #92	; 0x5c
 8004a18:	460a      	mov	r2, r1
 8004a1a:	701a      	strb	r2, [r3, #0]
				for(int j=0;j<12;j++)
 8004a1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a1e:	3301      	adds	r3, #1
 8004a20:	663b      	str	r3, [r7, #96]	; 0x60
 8004a22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a24:	2b0b      	cmp	r3, #11
 8004a26:	ddbf      	ble.n	80049a8 <StartTask07+0xa8>
		for(int i=0;i<12;i++){
 8004a28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	667b      	str	r3, [r7, #100]	; 0x64
 8004a2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a30:	2b0b      	cmp	r3, #11
 8004a32:	dd90      	ble.n	8004956 <StartTask07+0x56>
	for(int k=0;k<4;k++){//copy data to buffer
 8004a34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a36:	3301      	adds	r3, #1
 8004a38:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	dd87      	ble.n	8004950 <StartTask07+0x50>
				}
			}
		}
	}

	printf("%d: t07\n", osKernelGetTickCount());
 8004a40:	f007 fa60 	bl	800bf04 <osKernelGetTickCount>
 8004a44:	4603      	mov	r3, r0
 8004a46:	4619      	mov	r1, r3
 8004a48:	483f      	ldr	r0, [pc, #252]	; (8004b48 <StartTask07+0x248>)
 8004a4a:	f00c f877 	bl	8010b3c <iprintf>
	if(flag_rx == 1){
 8004a4e:	4b3f      	ldr	r3, [pc, #252]	; (8004b4c <StartTask07+0x24c>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d156      	bne.n	8004b04 <StartTask07+0x204>

		for(int i=0;i<SERVO_RXBUFLEN;i++){printf("%02x ", tmparr[0][i]);} printf("\n");
 8004a56:	2300      	movs	r3, #0
 8004a58:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a5a:	e00b      	b.n	8004a74 <StartTask07+0x174>
 8004a5c:	f107 0214 	add.w	r2, r7, #20
 8004a60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a62:	4413      	add	r3, r2
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	4619      	mov	r1, r3
 8004a68:	4839      	ldr	r0, [pc, #228]	; (8004b50 <StartTask07+0x250>)
 8004a6a:	f00c f867 	bl	8010b3c <iprintf>
 8004a6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a70:	3301      	adds	r3, #1
 8004a72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a76:	2b0b      	cmp	r3, #11
 8004a78:	ddf0      	ble.n	8004a5c <StartTask07+0x15c>
 8004a7a:	200a      	movs	r0, #10
 8004a7c:	f00c f876 	bl	8010b6c <putchar>
		for(int i=0;i<SERVO_RXBUFLEN;i++){printf("%02x ", tmparr[1][i]);} printf("\n");
 8004a80:	2300      	movs	r3, #0
 8004a82:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a84:	e00b      	b.n	8004a9e <StartTask07+0x19e>
 8004a86:	f107 0220 	add.w	r2, r7, #32
 8004a8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a8c:	4413      	add	r3, r2
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	4619      	mov	r1, r3
 8004a92:	482f      	ldr	r0, [pc, #188]	; (8004b50 <StartTask07+0x250>)
 8004a94:	f00c f852 	bl	8010b3c <iprintf>
 8004a98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004aa0:	2b0b      	cmp	r3, #11
 8004aa2:	ddf0      	ble.n	8004a86 <StartTask07+0x186>
 8004aa4:	200a      	movs	r0, #10
 8004aa6:	f00c f861 	bl	8010b6c <putchar>
		for(int i=0;i<SERVO_RXBUFLEN;i++){printf("%02x ", tmparr[2][i]);} printf("\n");
 8004aaa:	2300      	movs	r3, #0
 8004aac:	657b      	str	r3, [r7, #84]	; 0x54
 8004aae:	e00b      	b.n	8004ac8 <StartTask07+0x1c8>
 8004ab0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ab6:	4413      	add	r3, r2
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	4619      	mov	r1, r3
 8004abc:	4824      	ldr	r0, [pc, #144]	; (8004b50 <StartTask07+0x250>)
 8004abe:	f00c f83d 	bl	8010b3c <iprintf>
 8004ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	657b      	str	r3, [r7, #84]	; 0x54
 8004ac8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aca:	2b0b      	cmp	r3, #11
 8004acc:	ddf0      	ble.n	8004ab0 <StartTask07+0x1b0>
 8004ace:	200a      	movs	r0, #10
 8004ad0:	f00c f84c 	bl	8010b6c <putchar>
		for(int i=0;i<SERVO_RXBUFLEN;i++){printf("%02x ", tmparr[3][i]);} printf("\n");
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	653b      	str	r3, [r7, #80]	; 0x50
 8004ad8:	e00b      	b.n	8004af2 <StartTask07+0x1f2>
 8004ada:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ae0:	4413      	add	r3, r2
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	481a      	ldr	r0, [pc, #104]	; (8004b50 <StartTask07+0x250>)
 8004ae8:	f00c f828 	bl	8010b3c <iprintf>
 8004aec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004aee:	3301      	adds	r3, #1
 8004af0:	653b      	str	r3, [r7, #80]	; 0x50
 8004af2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004af4:	2b0b      	cmp	r3, #11
 8004af6:	ddf0      	ble.n	8004ada <StartTask07+0x1da>
 8004af8:	200a      	movs	r0, #10
 8004afa:	f00c f837 	bl	8010b6c <putchar>

		flag_rx = 0;
 8004afe:	4b13      	ldr	r3, [pc, #76]	; (8004b4c <StartTask07+0x24c>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	601a      	str	r2, [r3, #0]
	}

	for(int j=0;j<4;j++){
 8004b04:	2300      	movs	r3, #0
 8004b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b08:	e08a      	b.n	8004c20 <StartTask07+0x320>
		rx_checksum[j] = tmparr[j][2]+tmparr[j][3];//id+length
 8004b0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	4413      	add	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	3370      	adds	r3, #112	; 0x70
 8004b16:	443b      	add	r3, r7
 8004b18:	3b5a      	subs	r3, #90	; 0x5a
 8004b1a:	7819      	ldrb	r1, [r3, #0]
 8004b1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b1e:	4613      	mov	r3, r2
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	4413      	add	r3, r2
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	3370      	adds	r3, #112	; 0x70
 8004b28:	443b      	add	r3, r7
 8004b2a:	3b59      	subs	r3, #89	; 0x59
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	440b      	add	r3, r1
 8004b30:	b2d9      	uxtb	r1, r3
 8004b32:	f107 0210 	add.w	r2, r7, #16
 8004b36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b38:	4413      	add	r3, r2
 8004b3a:	460a      	mov	r2, r1
 8004b3c:	701a      	strb	r2, [r3, #0]

		for(int i=5;i<tmparr[j][3]+4;i++) {
 8004b3e:	2305      	movs	r3, #5
 8004b40:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b42:	e022      	b.n	8004b8a <StartTask07+0x28a>
 8004b44:	20000d28 	.word	0x20000d28
 8004b48:	080151b8 	.word	0x080151b8
 8004b4c:	20000d24 	.word	0x20000d24
 8004b50:	080151c4 	.word	0x080151c4
			rx_checksum[j] += tmparr[j][i];
 8004b54:	f107 0210 	add.w	r2, r7, #16
 8004b58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b5a:	4413      	add	r3, r2
 8004b5c:	7819      	ldrb	r1, [r3, #0]
 8004b5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b60:	4613      	mov	r3, r2
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	3370      	adds	r3, #112	; 0x70
 8004b6a:	19da      	adds	r2, r3, r7
 8004b6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b6e:	4413      	add	r3, r2
 8004b70:	3b5c      	subs	r3, #92	; 0x5c
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	440b      	add	r3, r1
 8004b76:	b2d9      	uxtb	r1, r3
 8004b78:	f107 0210 	add.w	r2, r7, #16
 8004b7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b7e:	4413      	add	r3, r2
 8004b80:	460a      	mov	r2, r1
 8004b82:	701a      	strb	r2, [r3, #0]
		for(int i=5;i<tmparr[j][3]+4;i++) {
 8004b84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b86:	3301      	adds	r3, #1
 8004b88:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	005b      	lsls	r3, r3, #1
 8004b90:	4413      	add	r3, r2
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	3370      	adds	r3, #112	; 0x70
 8004b96:	443b      	add	r3, r7
 8004b98:	3b59      	subs	r3, #89	; 0x59
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	3303      	adds	r3, #3
 8004b9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	ddd7      	ble.n	8004b54 <StartTask07+0x254>
		}//checksum ~(Packet 2 + Packet 3 + Packet '5' + ?? + Packet N) [1byte]
		rx_checksum[j] ^= 0xff;//invert value. checksum done.
 8004ba4:	f107 0210 	add.w	r2, r7, #16
 8004ba8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004baa:	4413      	add	r3, r2
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	43db      	mvns	r3, r3
 8004bb0:	b2d9      	uxtb	r1, r3
 8004bb2:	f107 0210 	add.w	r2, r7, #16
 8004bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bb8:	4413      	add	r3, r2
 8004bba:	460a      	mov	r2, r1
 8004bbc:	701a      	strb	r2, [r3, #0]


		if(tmparr[j][4]==rx_checksum[j]){
 8004bbe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	3370      	adds	r3, #112	; 0x70
 8004bca:	443b      	add	r3, r7
 8004bcc:	3b58      	subs	r3, #88	; 0x58
 8004bce:	781a      	ldrb	r2, [r3, #0]
 8004bd0:	f107 0110 	add.w	r1, r7, #16
 8004bd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bd6:	440b      	add	r3, r1
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d11d      	bne.n	8004c1a <StartTask07+0x31a>
			real_angle[j] = tmparr[j][7]*0x100+tmparr[j][8];
 8004bde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004be0:	4613      	mov	r3, r2
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	4413      	add	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	3370      	adds	r3, #112	; 0x70
 8004bea:	443b      	add	r3, r7
 8004bec:	3b55      	subs	r3, #85	; 0x55
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	021b      	lsls	r3, r3, #8
 8004bf4:	b299      	uxth	r1, r3
 8004bf6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	4413      	add	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	3370      	adds	r3, #112	; 0x70
 8004c02:	443b      	add	r3, r7
 8004c04:	3b54      	subs	r3, #84	; 0x54
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	440b      	add	r3, r1
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	3370      	adds	r3, #112	; 0x70
 8004c14:	443b      	add	r3, r7
 8004c16:	f823 2c68 	strh.w	r2, [r3, #-104]
	for(int j=0;j<4;j++){
 8004c1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c22:	2b03      	cmp	r3, #3
 8004c24:	f77f af71 	ble.w	8004b0a <StartTask07+0x20a>
			//printf("%d: angle[%d]: %03d \n", osKernelGetTickCount(), j, real_angle[j]);
		}
	}


	if(real_angle[0]>real_angle[1]){
 8004c28:	893a      	ldrh	r2, [r7, #8]
 8004c2a:	897b      	ldrh	r3, [r7, #10]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	f240 809b 	bls.w	8004d68 <StartTask07+0x468>
		real_angle_i = deg2rad((double)((round((double)(real_angle[0])/100) + round((double)(real_angle[2])/100)) /2));//unit 0.01
 8004c32:	893b      	ldrh	r3, [r7, #8]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fb fc65 	bl	8000504 <__aeabi_ui2d>
 8004c3a:	f04f 0200 	mov.w	r2, #0
 8004c3e:	4b47      	ldr	r3, [pc, #284]	; (8004d5c <StartTask07+0x45c>)
 8004c40:	f7fb fe04 	bl	800084c <__aeabi_ddiv>
 8004c44:	4602      	mov	r2, r0
 8004c46:	460b      	mov	r3, r1
 8004c48:	ec43 2b17 	vmov	d7, r2, r3
 8004c4c:	eeb0 0a47 	vmov.f32	s0, s14
 8004c50:	eef0 0a67 	vmov.f32	s1, s15
 8004c54:	f00e f830 	bl	8012cb8 <round>
 8004c58:	ec55 4b10 	vmov	r4, r5, d0
 8004c5c:	89bb      	ldrh	r3, [r7, #12]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fb fc50 	bl	8000504 <__aeabi_ui2d>
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	4b3c      	ldr	r3, [pc, #240]	; (8004d5c <StartTask07+0x45c>)
 8004c6a:	f7fb fdef 	bl	800084c <__aeabi_ddiv>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	ec43 2b17 	vmov	d7, r2, r3
 8004c76:	eeb0 0a47 	vmov.f32	s0, s14
 8004c7a:	eef0 0a67 	vmov.f32	s1, s15
 8004c7e:	f00e f81b 	bl	8012cb8 <round>
 8004c82:	ec53 2b10 	vmov	r2, r3, d0
 8004c86:	4620      	mov	r0, r4
 8004c88:	4629      	mov	r1, r5
 8004c8a:	f7fb faff 	bl	800028c <__adddf3>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	460b      	mov	r3, r1
 8004c92:	4610      	mov	r0, r2
 8004c94:	4619      	mov	r1, r3
 8004c96:	f04f 0200 	mov.w	r2, #0
 8004c9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c9e:	f7fb fdd5 	bl	800084c <__aeabi_ddiv>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	4619      	mov	r1, r3
 8004caa:	f7fb ff55 	bl	8000b58 <__aeabi_d2iz>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	b21b      	sxth	r3, r3
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7fd fc5c 	bl	8002570 <deg2rad>
 8004cb8:	eeb0 7a40 	vmov.f32	s14, s0
 8004cbc:	eef0 7a60 	vmov.f32	s15, s1
 8004cc0:	4b27      	ldr	r3, [pc, #156]	; (8004d60 <StartTask07+0x460>)
 8004cc2:	ed83 7b00 	vstr	d7, [r3]
		real_angle_o = deg2rad((double)((round((double)(real_angle[1])/100) + round((double)(real_angle[3])/100)) /2));//unit 0.01
 8004cc6:	897b      	ldrh	r3, [r7, #10]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7fb fc1b 	bl	8000504 <__aeabi_ui2d>
 8004cce:	f04f 0200 	mov.w	r2, #0
 8004cd2:	4b22      	ldr	r3, [pc, #136]	; (8004d5c <StartTask07+0x45c>)
 8004cd4:	f7fb fdba 	bl	800084c <__aeabi_ddiv>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	460b      	mov	r3, r1
 8004cdc:	ec43 2b17 	vmov	d7, r2, r3
 8004ce0:	eeb0 0a47 	vmov.f32	s0, s14
 8004ce4:	eef0 0a67 	vmov.f32	s1, s15
 8004ce8:	f00d ffe6 	bl	8012cb8 <round>
 8004cec:	ec55 4b10 	vmov	r4, r5, d0
 8004cf0:	89fb      	ldrh	r3, [r7, #14]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f7fb fc06 	bl	8000504 <__aeabi_ui2d>
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	4b17      	ldr	r3, [pc, #92]	; (8004d5c <StartTask07+0x45c>)
 8004cfe:	f7fb fda5 	bl	800084c <__aeabi_ddiv>
 8004d02:	4602      	mov	r2, r0
 8004d04:	460b      	mov	r3, r1
 8004d06:	ec43 2b17 	vmov	d7, r2, r3
 8004d0a:	eeb0 0a47 	vmov.f32	s0, s14
 8004d0e:	eef0 0a67 	vmov.f32	s1, s15
 8004d12:	f00d ffd1 	bl	8012cb8 <round>
 8004d16:	ec53 2b10 	vmov	r2, r3, d0
 8004d1a:	4620      	mov	r0, r4
 8004d1c:	4629      	mov	r1, r5
 8004d1e:	f7fb fab5 	bl	800028c <__adddf3>
 8004d22:	4602      	mov	r2, r0
 8004d24:	460b      	mov	r3, r1
 8004d26:	4610      	mov	r0, r2
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f04f 0200 	mov.w	r2, #0
 8004d2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d32:	f7fb fd8b 	bl	800084c <__aeabi_ddiv>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	f7fb ff0b 	bl	8000b58 <__aeabi_d2iz>
 8004d42:	4603      	mov	r3, r0
 8004d44:	b21b      	sxth	r3, r3
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fd fc12 	bl	8002570 <deg2rad>
 8004d4c:	eeb0 7a40 	vmov.f32	s14, s0
 8004d50:	eef0 7a60 	vmov.f32	s15, s1
 8004d54:	4b03      	ldr	r3, [pc, #12]	; (8004d64 <StartTask07+0x464>)
 8004d56:	ed83 7b00 	vstr	d7, [r3]
 8004d5a:	e099      	b.n	8004e90 <StartTask07+0x590>
 8004d5c:	40590000 	.word	0x40590000
 8004d60:	20000bf8 	.word	0x20000bf8
 8004d64:	20000c00 	.word	0x20000c00
	}

	else{
		real_angle_i = deg2rad((double)((round((double)(real_angle[1])/100) + round((double)(real_angle[3])/100)) /2));//unit 0.01
 8004d68:	897b      	ldrh	r3, [r7, #10]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fb fbca 	bl	8000504 <__aeabi_ui2d>
 8004d70:	f04f 0200 	mov.w	r2, #0
 8004d74:	4bda      	ldr	r3, [pc, #872]	; (80050e0 <StartTask07+0x7e0>)
 8004d76:	f7fb fd69 	bl	800084c <__aeabi_ddiv>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	ec43 2b17 	vmov	d7, r2, r3
 8004d82:	eeb0 0a47 	vmov.f32	s0, s14
 8004d86:	eef0 0a67 	vmov.f32	s1, s15
 8004d8a:	f00d ff95 	bl	8012cb8 <round>
 8004d8e:	ec55 4b10 	vmov	r4, r5, d0
 8004d92:	89fb      	ldrh	r3, [r7, #14]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fb fbb5 	bl	8000504 <__aeabi_ui2d>
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	4bd0      	ldr	r3, [pc, #832]	; (80050e0 <StartTask07+0x7e0>)
 8004da0:	f7fb fd54 	bl	800084c <__aeabi_ddiv>
 8004da4:	4602      	mov	r2, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	ec43 2b17 	vmov	d7, r2, r3
 8004dac:	eeb0 0a47 	vmov.f32	s0, s14
 8004db0:	eef0 0a67 	vmov.f32	s1, s15
 8004db4:	f00d ff80 	bl	8012cb8 <round>
 8004db8:	ec53 2b10 	vmov	r2, r3, d0
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	4629      	mov	r1, r5
 8004dc0:	f7fb fa64 	bl	800028c <__adddf3>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	4610      	mov	r0, r2
 8004dca:	4619      	mov	r1, r3
 8004dcc:	f04f 0200 	mov.w	r2, #0
 8004dd0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004dd4:	f7fb fd3a 	bl	800084c <__aeabi_ddiv>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4610      	mov	r0, r2
 8004dde:	4619      	mov	r1, r3
 8004de0:	f7fb feba 	bl	8000b58 <__aeabi_d2iz>
 8004de4:	4603      	mov	r3, r0
 8004de6:	b21b      	sxth	r3, r3
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7fd fbc1 	bl	8002570 <deg2rad>
 8004dee:	eeb0 7a40 	vmov.f32	s14, s0
 8004df2:	eef0 7a60 	vmov.f32	s15, s1
 8004df6:	4bbb      	ldr	r3, [pc, #748]	; (80050e4 <StartTask07+0x7e4>)
 8004df8:	ed83 7b00 	vstr	d7, [r3]
		real_angle_o = deg2rad((double)((round((double)(real_angle[0])/100) + round((double)(real_angle[2])/100)) /2));//unit 0.01
 8004dfc:	893b      	ldrh	r3, [r7, #8]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fb fb80 	bl	8000504 <__aeabi_ui2d>
 8004e04:	f04f 0200 	mov.w	r2, #0
 8004e08:	4bb5      	ldr	r3, [pc, #724]	; (80050e0 <StartTask07+0x7e0>)
 8004e0a:	f7fb fd1f 	bl	800084c <__aeabi_ddiv>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	460b      	mov	r3, r1
 8004e12:	ec43 2b17 	vmov	d7, r2, r3
 8004e16:	eeb0 0a47 	vmov.f32	s0, s14
 8004e1a:	eef0 0a67 	vmov.f32	s1, s15
 8004e1e:	f00d ff4b 	bl	8012cb8 <round>
 8004e22:	ec55 4b10 	vmov	r4, r5, d0
 8004e26:	89bb      	ldrh	r3, [r7, #12]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fb fb6b 	bl	8000504 <__aeabi_ui2d>
 8004e2e:	f04f 0200 	mov.w	r2, #0
 8004e32:	4bab      	ldr	r3, [pc, #684]	; (80050e0 <StartTask07+0x7e0>)
 8004e34:	f7fb fd0a 	bl	800084c <__aeabi_ddiv>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	ec43 2b17 	vmov	d7, r2, r3
 8004e40:	eeb0 0a47 	vmov.f32	s0, s14
 8004e44:	eef0 0a67 	vmov.f32	s1, s15
 8004e48:	f00d ff36 	bl	8012cb8 <round>
 8004e4c:	ec53 2b10 	vmov	r2, r3, d0
 8004e50:	4620      	mov	r0, r4
 8004e52:	4629      	mov	r1, r5
 8004e54:	f7fb fa1a 	bl	800028c <__adddf3>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4610      	mov	r0, r2
 8004e5e:	4619      	mov	r1, r3
 8004e60:	f04f 0200 	mov.w	r2, #0
 8004e64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004e68:	f7fb fcf0 	bl	800084c <__aeabi_ddiv>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	4610      	mov	r0, r2
 8004e72:	4619      	mov	r1, r3
 8004e74:	f7fb fe70 	bl	8000b58 <__aeabi_d2iz>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	b21b      	sxth	r3, r3
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7fd fb77 	bl	8002570 <deg2rad>
 8004e82:	eeb0 7a40 	vmov.f32	s14, s0
 8004e86:	eef0 7a60 	vmov.f32	s15, s1
 8004e8a:	4b97      	ldr	r3, [pc, #604]	; (80050e8 <StartTask07+0x7e8>)
 8004e8c:	ed83 7b00 	vstr	d7, [r3]
	}

	real_angle_c = (atan2(230*tan(real_angle_i),230+(209.5*tan(real_angle_i)))
 8004e90:	4b94      	ldr	r3, [pc, #592]	; (80050e4 <StartTask07+0x7e4>)
 8004e92:	ed93 7b00 	vldr	d7, [r3]
 8004e96:	eeb0 0a47 	vmov.f32	s0, s14
 8004e9a:	eef0 0a67 	vmov.f32	s1, s15
 8004e9e:	f00d ffab 	bl	8012df8 <tan>
 8004ea2:	ec51 0b10 	vmov	r0, r1, d0
 8004ea6:	a38a      	add	r3, pc, #552	; (adr r3, 80050d0 <StartTask07+0x7d0>)
 8004ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eac:	f7fb fba4 	bl	80005f8 <__aeabi_dmul>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	ec43 2b18 	vmov	d8, r2, r3
 8004eb8:	4b8a      	ldr	r3, [pc, #552]	; (80050e4 <StartTask07+0x7e4>)
 8004eba:	ed93 7b00 	vldr	d7, [r3]
 8004ebe:	eeb0 0a47 	vmov.f32	s0, s14
 8004ec2:	eef0 0a67 	vmov.f32	s1, s15
 8004ec6:	f00d ff97 	bl	8012df8 <tan>
 8004eca:	ec51 0b10 	vmov	r0, r1, d0
 8004ece:	a382      	add	r3, pc, #520	; (adr r3, 80050d8 <StartTask07+0x7d8>)
 8004ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed4:	f7fb fb90 	bl	80005f8 <__aeabi_dmul>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	4610      	mov	r0, r2
 8004ede:	4619      	mov	r1, r3
 8004ee0:	a37b      	add	r3, pc, #492	; (adr r3, 80050d0 <StartTask07+0x7d0>)
 8004ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee6:	f7fb f9d1 	bl	800028c <__adddf3>
 8004eea:	4602      	mov	r2, r0
 8004eec:	460b      	mov	r3, r1
 8004eee:	ec43 2b17 	vmov	d7, r2, r3
 8004ef2:	eeb0 1a47 	vmov.f32	s2, s14
 8004ef6:	eef0 1a67 	vmov.f32	s3, s15
 8004efa:	eeb0 0a48 	vmov.f32	s0, s16
 8004efe:	eef0 0a68 	vmov.f32	s1, s17
 8004f02:	f00d ffe1 	bl	8012ec8 <atan2>
 8004f06:	ec55 4b10 	vmov	r4, r5, d0
				+ atan2(230*tan(real_angle_o),230-(209.5*tan(real_angle_o))))/2;
 8004f0a:	4b77      	ldr	r3, [pc, #476]	; (80050e8 <StartTask07+0x7e8>)
 8004f0c:	ed93 7b00 	vldr	d7, [r3]
 8004f10:	eeb0 0a47 	vmov.f32	s0, s14
 8004f14:	eef0 0a67 	vmov.f32	s1, s15
 8004f18:	f00d ff6e 	bl	8012df8 <tan>
 8004f1c:	ec51 0b10 	vmov	r0, r1, d0
 8004f20:	a36b      	add	r3, pc, #428	; (adr r3, 80050d0 <StartTask07+0x7d0>)
 8004f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f26:	f7fb fb67 	bl	80005f8 <__aeabi_dmul>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	ec43 2b18 	vmov	d8, r2, r3
 8004f32:	4b6d      	ldr	r3, [pc, #436]	; (80050e8 <StartTask07+0x7e8>)
 8004f34:	ed93 7b00 	vldr	d7, [r3]
 8004f38:	eeb0 0a47 	vmov.f32	s0, s14
 8004f3c:	eef0 0a67 	vmov.f32	s1, s15
 8004f40:	f00d ff5a 	bl	8012df8 <tan>
 8004f44:	ec51 0b10 	vmov	r0, r1, d0
 8004f48:	a363      	add	r3, pc, #396	; (adr r3, 80050d8 <StartTask07+0x7d8>)
 8004f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4e:	f7fb fb53 	bl	80005f8 <__aeabi_dmul>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	a15e      	add	r1, pc, #376	; (adr r1, 80050d0 <StartTask07+0x7d0>)
 8004f58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f5c:	f7fb f994 	bl	8000288 <__aeabi_dsub>
 8004f60:	4602      	mov	r2, r0
 8004f62:	460b      	mov	r3, r1
 8004f64:	ec43 2b17 	vmov	d7, r2, r3
 8004f68:	eeb0 1a47 	vmov.f32	s2, s14
 8004f6c:	eef0 1a67 	vmov.f32	s3, s15
 8004f70:	eeb0 0a48 	vmov.f32	s0, s16
 8004f74:	eef0 0a68 	vmov.f32	s1, s17
 8004f78:	f00d ffa6 	bl	8012ec8 <atan2>
 8004f7c:	ec53 2b10 	vmov	r2, r3, d0
 8004f80:	4620      	mov	r0, r4
 8004f82:	4629      	mov	r1, r5
 8004f84:	f7fb f982 	bl	800028c <__adddf3>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4610      	mov	r0, r2
 8004f8e:	4619      	mov	r1, r3
 8004f90:	f04f 0200 	mov.w	r2, #0
 8004f94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004f98:	f7fb fc58 	bl	800084c <__aeabi_ddiv>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	460b      	mov	r3, r1
	real_angle_c = (atan2(230*tan(real_angle_i),230+(209.5*tan(real_angle_i)))
 8004fa0:	4952      	ldr	r1, [pc, #328]	; (80050ec <StartTask07+0x7ec>)
 8004fa2:	e9c1 2300 	strd	r2, r3, [r1]

	printf("%d: angle %f %f %f %f %f\n", osKernelGetTickCount(), atan2(230*tan(real_angle_i),230+(209.5*tan(real_angle_i))),
 8004fa6:	f006 ffad 	bl	800bf04 <osKernelGetTickCount>
 8004faa:	4606      	mov	r6, r0
 8004fac:	4b4d      	ldr	r3, [pc, #308]	; (80050e4 <StartTask07+0x7e4>)
 8004fae:	ed93 7b00 	vldr	d7, [r3]
 8004fb2:	eeb0 0a47 	vmov.f32	s0, s14
 8004fb6:	eef0 0a67 	vmov.f32	s1, s15
 8004fba:	f00d ff1d 	bl	8012df8 <tan>
 8004fbe:	ec51 0b10 	vmov	r0, r1, d0
 8004fc2:	a343      	add	r3, pc, #268	; (adr r3, 80050d0 <StartTask07+0x7d0>)
 8004fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc8:	f7fb fb16 	bl	80005f8 <__aeabi_dmul>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	ec43 2b18 	vmov	d8, r2, r3
 8004fd4:	4b43      	ldr	r3, [pc, #268]	; (80050e4 <StartTask07+0x7e4>)
 8004fd6:	ed93 7b00 	vldr	d7, [r3]
 8004fda:	eeb0 0a47 	vmov.f32	s0, s14
 8004fde:	eef0 0a67 	vmov.f32	s1, s15
 8004fe2:	f00d ff09 	bl	8012df8 <tan>
 8004fe6:	ec51 0b10 	vmov	r0, r1, d0
 8004fea:	a33b      	add	r3, pc, #236	; (adr r3, 80050d8 <StartTask07+0x7d8>)
 8004fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff0:	f7fb fb02 	bl	80005f8 <__aeabi_dmul>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	a334      	add	r3, pc, #208	; (adr r3, 80050d0 <StartTask07+0x7d0>)
 8004ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005002:	f7fb f943 	bl	800028c <__adddf3>
 8005006:	4602      	mov	r2, r0
 8005008:	460b      	mov	r3, r1
 800500a:	ec43 2b17 	vmov	d7, r2, r3
 800500e:	eeb0 1a47 	vmov.f32	s2, s14
 8005012:	eef0 1a67 	vmov.f32	s3, s15
 8005016:	eeb0 0a48 	vmov.f32	s0, s16
 800501a:	eef0 0a68 	vmov.f32	s1, s17
 800501e:	f00d ff53 	bl	8012ec8 <atan2>
 8005022:	ec59 8b10 	vmov	r8, r9, d0
			atan2(230*tan(real_angle_o),230-(209.5*tan(real_angle_o))), real_angle_c, real_angle_i, real_angle_o);
 8005026:	4b30      	ldr	r3, [pc, #192]	; (80050e8 <StartTask07+0x7e8>)
 8005028:	ed93 7b00 	vldr	d7, [r3]
 800502c:	eeb0 0a47 	vmov.f32	s0, s14
 8005030:	eef0 0a67 	vmov.f32	s1, s15
 8005034:	f00d fee0 	bl	8012df8 <tan>
 8005038:	ec51 0b10 	vmov	r0, r1, d0
	printf("%d: angle %f %f %f %f %f\n", osKernelGetTickCount(), atan2(230*tan(real_angle_i),230+(209.5*tan(real_angle_i))),
 800503c:	a324      	add	r3, pc, #144	; (adr r3, 80050d0 <StartTask07+0x7d0>)
 800503e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005042:	f7fb fad9 	bl	80005f8 <__aeabi_dmul>
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	ec43 2b18 	vmov	d8, r2, r3
			atan2(230*tan(real_angle_o),230-(209.5*tan(real_angle_o))), real_angle_c, real_angle_i, real_angle_o);
 800504e:	4b26      	ldr	r3, [pc, #152]	; (80050e8 <StartTask07+0x7e8>)
 8005050:	ed93 7b00 	vldr	d7, [r3]
 8005054:	eeb0 0a47 	vmov.f32	s0, s14
 8005058:	eef0 0a67 	vmov.f32	s1, s15
 800505c:	f00d fecc 	bl	8012df8 <tan>
 8005060:	ec51 0b10 	vmov	r0, r1, d0
 8005064:	a31c      	add	r3, pc, #112	; (adr r3, 80050d8 <StartTask07+0x7d8>)
 8005066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506a:	f7fb fac5 	bl	80005f8 <__aeabi_dmul>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
	printf("%d: angle %f %f %f %f %f\n", osKernelGetTickCount(), atan2(230*tan(real_angle_i),230+(209.5*tan(real_angle_i))),
 8005072:	a117      	add	r1, pc, #92	; (adr r1, 80050d0 <StartTask07+0x7d0>)
 8005074:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005078:	f7fb f906 	bl	8000288 <__aeabi_dsub>
 800507c:	4602      	mov	r2, r0
 800507e:	460b      	mov	r3, r1
 8005080:	ec43 2b17 	vmov	d7, r2, r3
 8005084:	eeb0 1a47 	vmov.f32	s2, s14
 8005088:	eef0 1a67 	vmov.f32	s3, s15
 800508c:	eeb0 0a48 	vmov.f32	s0, s16
 8005090:	eef0 0a68 	vmov.f32	s1, s17
 8005094:	f00d ff18 	bl	8012ec8 <atan2>
 8005098:	eeb0 7a40 	vmov.f32	s14, s0
 800509c:	eef0 7a60 	vmov.f32	s15, s1
 80050a0:	4b12      	ldr	r3, [pc, #72]	; (80050ec <StartTask07+0x7ec>)
 80050a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a6:	490f      	ldr	r1, [pc, #60]	; (80050e4 <StartTask07+0x7e4>)
 80050a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050ac:	4c0e      	ldr	r4, [pc, #56]	; (80050e8 <StartTask07+0x7e8>)
 80050ae:	e9d4 4500 	ldrd	r4, r5, [r4]
 80050b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80050b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050ba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050be:	ed8d 7b00 	vstr	d7, [sp]
 80050c2:	4642      	mov	r2, r8
 80050c4:	464b      	mov	r3, r9
 80050c6:	4631      	mov	r1, r6
 80050c8:	4809      	ldr	r0, [pc, #36]	; (80050f0 <StartTask07+0x7f0>)
 80050ca:	f00b fd37 	bl	8010b3c <iprintf>
  {
 80050ce:	e436      	b.n	800493e <StartTask07+0x3e>
 80050d0:	00000000 	.word	0x00000000
 80050d4:	406cc000 	.word	0x406cc000
 80050d8:	00000000 	.word	0x00000000
 80050dc:	406a3000 	.word	0x406a3000
 80050e0:	40590000 	.word	0x40590000
 80050e4:	20000bf8 	.word	0x20000bf8
 80050e8:	20000c00 	.word	0x20000c00
 80050ec:	20000bf0 	.word	0x20000bf0
 80050f0:	080151cc 	.word	0x080151cc

080050f4 <VelStopTimerCallback>:
  /* USER CODE END StartTask07 */
}

/* VelStopTimerCallback function */
void VelStopTimerCallback(void *argument)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VelStopTimerCallback */

	//must be check this function
	int32_t TmpFlag = Stopflagcheck(Xbot_R, 1);
 80050fc:	2101      	movs	r1, #1
 80050fe:	2000      	movs	r0, #0
 8005100:	f7fd f97e 	bl	8002400 <Stopflagcheck>
 8005104:	60f8      	str	r0, [r7, #12]

	printf("%d: VelStopTimer:%d %d\n", osKernelGetTickCount(),TmpFlag,Pre_Stop_flag);
 8005106:	f006 fefd 	bl	800bf04 <osKernelGetTickCount>
 800510a:	4601      	mov	r1, r0
 800510c:	4b0f      	ldr	r3, [pc, #60]	; (800514c <VelStopTimerCallback+0x58>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68fa      	ldr	r2, [r7, #12]
 8005112:	480f      	ldr	r0, [pc, #60]	; (8005150 <VelStopTimerCallback+0x5c>)
 8005114:	f00b fd12 	bl	8010b3c <iprintf>
	if(Pre_Stop_flag != TmpFlag){
 8005118:	4b0c      	ldr	r3, [pc, #48]	; (800514c <VelStopTimerCallback+0x58>)
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	429a      	cmp	r2, r3
 8005120:	d003      	beq.n	800512a <VelStopTimerCallback+0x36>
		Pre_Stop_flag = TmpFlag;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	4a09      	ldr	r2, [pc, #36]	; (800514c <VelStopTimerCallback+0x58>)
 8005126:	6013      	str	r3, [r2, #0]
	}
	else {Stopflagcheck(Xbot_W, 0);
	printf("%d: VelStop2Stop_flag: %d\n", osKernelGetTickCount(), Stop_flag);
	}
  /* USER CODE END VelStopTimerCallback */
}
 8005128:	e00c      	b.n	8005144 <VelStopTimerCallback+0x50>
	else {Stopflagcheck(Xbot_W, 0);
 800512a:	2100      	movs	r1, #0
 800512c:	2001      	movs	r0, #1
 800512e:	f7fd f967 	bl	8002400 <Stopflagcheck>
	printf("%d: VelStop2Stop_flag: %d\n", osKernelGetTickCount(), Stop_flag);
 8005132:	f006 fee7 	bl	800bf04 <osKernelGetTickCount>
 8005136:	4601      	mov	r1, r0
 8005138:	4b06      	ldr	r3, [pc, #24]	; (8005154 <VelStopTimerCallback+0x60>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	461a      	mov	r2, r3
 800513e:	4806      	ldr	r0, [pc, #24]	; (8005158 <VelStopTimerCallback+0x64>)
 8005140:	f00b fcfc 	bl	8010b3c <iprintf>
}
 8005144:	bf00      	nop
 8005146:	3710      	adds	r7, #16
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	20000bdc 	.word	0x20000bdc
 8005150:	080151e8 	.word	0x080151e8
 8005154:	20000bd8 	.word	0x20000bd8
 8005158:	08015200 	.word	0x08015200

0800515c <EndModeDTimerCallback>:

/* EndModeDTimerCallback function */
void EndModeDTimerCallback(void *argument)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EndModeDTimerCallback */
	//EndModeD = 1;
	timerflag = 1;
 8005164:	4b05      	ldr	r3, [pc, #20]	; (800517c <EndModeDTimerCallback+0x20>)
 8005166:	2201      	movs	r2, #1
 8005168:	701a      	strb	r2, [r3, #0]
	EndMode = 1;
 800516a:	4b05      	ldr	r3, [pc, #20]	; (8005180 <EndModeDTimerCallback+0x24>)
 800516c:	2201      	movs	r2, #1
 800516e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EndModeDTimerCallback */
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	2000005d 	.word	0x2000005d
 8005180:	2000005e 	.word	0x2000005e

08005184 <SendCanTimerCallback>:

/* SendCanTimerCallback function */
void SendCanTimerCallback(void *argument)
{
 8005184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005186:	b08b      	sub	sp, #44	; 0x2c
 8005188:	af06      	add	r7, sp, #24
 800518a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SendCanTimerCallback */
	//send can message by 10hz
	printf("%d: SendCanTimerCallback1\n", osKernelGetTickCount());
 800518c:	f006 feba 	bl	800bf04 <osKernelGetTickCount>
 8005190:	4603      	mov	r3, r0
 8005192:	4619      	mov	r1, r3
 8005194:	4848      	ldr	r0, [pc, #288]	; (80052b8 <SendCanTimerCallback+0x134>)
 8005196:	f00b fcd1 	bl	8010b3c <iprintf>

	Vel_PDOMsg(1, TxPDO0, Tar_cmd_FL, Tar_cmd_FR);
 800519a:	4b48      	ldr	r3, [pc, #288]	; (80052bc <SendCanTimerCallback+0x138>)
 800519c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051a0:	461a      	mov	r2, r3
 80051a2:	4b47      	ldr	r3, [pc, #284]	; (80052c0 <SendCanTimerCallback+0x13c>)
 80051a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051a8:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 80051ac:	2001      	movs	r0, #1
 80051ae:	f7fc f95d 	bl	800146c <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, Tar_cmd_RL, Tar_cmd_RR);
 80051b2:	4b44      	ldr	r3, [pc, #272]	; (80052c4 <SendCanTimerCallback+0x140>)
 80051b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051b8:	461a      	mov	r2, r3
 80051ba:	4b43      	ldr	r3, [pc, #268]	; (80052c8 <SendCanTimerCallback+0x144>)
 80051bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051c0:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 80051c4:	2002      	movs	r0, #2
 80051c6:	f7fc f951 	bl	800146c <Vel_PDOMsg>


	debugcansend(candbg);
 80051ca:	4840      	ldr	r0, [pc, #256]	; (80052cc <SendCanTimerCallback+0x148>)
 80051cc:	f7fc fa98 	bl	8001700 <debugcansend>
	for(int i=0;i<8;i++){candbg[i]=0;}
 80051d0:	2300      	movs	r3, #0
 80051d2:	60fb      	str	r3, [r7, #12]
 80051d4:	e007      	b.n	80051e6 <SendCanTimerCallback+0x62>
 80051d6:	4a3d      	ldr	r2, [pc, #244]	; (80052cc <SendCanTimerCallback+0x148>)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	4413      	add	r3, r2
 80051dc:	2200      	movs	r2, #0
 80051de:	701a      	strb	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	3301      	adds	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2b07      	cmp	r3, #7
 80051ea:	ddf4      	ble.n	80051d6 <SendCanTimerCallback+0x52>
	//printf("%d: angle_rad_c %d %d %d %f %f %d\n", osKernelGetTickCount(), rad2deg(angle_rad_c), rad2deg(angle_rad_i), rad2deg(angle_rad_o), angle_rad_i, angle_rad_o, Tar_cmd_FL);
	printf("%d: SteDeg %d %d %d %d\n", osKernelGetTickCount(), SteDeg[0], SteDeg[1], SteDeg[2], SteDeg[3]);
 80051ec:	f006 fe8a 	bl	800bf04 <osKernelGetTickCount>
 80051f0:	4601      	mov	r1, r0
 80051f2:	4b37      	ldr	r3, [pc, #220]	; (80052d0 <SendCanTimerCallback+0x14c>)
 80051f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051f8:	4618      	mov	r0, r3
 80051fa:	4b35      	ldr	r3, [pc, #212]	; (80052d0 <SendCanTimerCallback+0x14c>)
 80051fc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005200:	461c      	mov	r4, r3
 8005202:	4b33      	ldr	r3, [pc, #204]	; (80052d0 <SendCanTimerCallback+0x14c>)
 8005204:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005208:	461a      	mov	r2, r3
 800520a:	4b31      	ldr	r3, [pc, #196]	; (80052d0 <SendCanTimerCallback+0x14c>)
 800520c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005210:	9301      	str	r3, [sp, #4]
 8005212:	9200      	str	r2, [sp, #0]
 8005214:	4623      	mov	r3, r4
 8005216:	4602      	mov	r2, r0
 8005218:	482e      	ldr	r0, [pc, #184]	; (80052d4 <SendCanTimerCallback+0x150>)
 800521a:	f00b fc8f 	bl	8010b3c <iprintf>
	sendCan(0x7D1, sendcanbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)
 800521e:	2300      	movs	r3, #0
 8005220:	2208      	movs	r2, #8
 8005222:	492d      	ldr	r1, [pc, #180]	; (80052d8 <SendCanTimerCallback+0x154>)
 8005224:	f240 70d1 	movw	r0, #2001	; 0x7d1
 8005228:	f7fb ff88 	bl	800113c <sendCan>
	printf("%d: SteDeg %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(), sendcanbuf[0], sendcanbuf[1], sendcanbuf[2],
 800522c:	f006 fe6a 	bl	800bf04 <osKernelGetTickCount>
 8005230:	4601      	mov	r1, r0
 8005232:	4b29      	ldr	r3, [pc, #164]	; (80052d8 <SendCanTimerCallback+0x154>)
 8005234:	f993 3000 	ldrsb.w	r3, [r3]
 8005238:	469c      	mov	ip, r3
 800523a:	4b27      	ldr	r3, [pc, #156]	; (80052d8 <SendCanTimerCallback+0x154>)
 800523c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005240:	469e      	mov	lr, r3
 8005242:	4b25      	ldr	r3, [pc, #148]	; (80052d8 <SendCanTimerCallback+0x154>)
 8005244:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8005248:	461a      	mov	r2, r3
			sendcanbuf[3], sendcanbuf[4], sendcanbuf[5], sendcanbuf[6], sendcanbuf[7]);
 800524a:	4b23      	ldr	r3, [pc, #140]	; (80052d8 <SendCanTimerCallback+0x154>)
 800524c:	f993 3003 	ldrsb.w	r3, [r3, #3]
	printf("%d: SteDeg %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(), sendcanbuf[0], sendcanbuf[1], sendcanbuf[2],
 8005250:	4618      	mov	r0, r3
			sendcanbuf[3], sendcanbuf[4], sendcanbuf[5], sendcanbuf[6], sendcanbuf[7]);
 8005252:	4b21      	ldr	r3, [pc, #132]	; (80052d8 <SendCanTimerCallback+0x154>)
 8005254:	f993 3004 	ldrsb.w	r3, [r3, #4]
	printf("%d: SteDeg %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(), sendcanbuf[0], sendcanbuf[1], sendcanbuf[2],
 8005258:	461c      	mov	r4, r3
			sendcanbuf[3], sendcanbuf[4], sendcanbuf[5], sendcanbuf[6], sendcanbuf[7]);
 800525a:	4b1f      	ldr	r3, [pc, #124]	; (80052d8 <SendCanTimerCallback+0x154>)
 800525c:	f993 3005 	ldrsb.w	r3, [r3, #5]
	printf("%d: SteDeg %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(), sendcanbuf[0], sendcanbuf[1], sendcanbuf[2],
 8005260:	461d      	mov	r5, r3
			sendcanbuf[3], sendcanbuf[4], sendcanbuf[5], sendcanbuf[6], sendcanbuf[7]);
 8005262:	4b1d      	ldr	r3, [pc, #116]	; (80052d8 <SendCanTimerCallback+0x154>)
 8005264:	f993 3006 	ldrsb.w	r3, [r3, #6]
	printf("%d: SteDeg %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(), sendcanbuf[0], sendcanbuf[1], sendcanbuf[2],
 8005268:	461e      	mov	r6, r3
			sendcanbuf[3], sendcanbuf[4], sendcanbuf[5], sendcanbuf[6], sendcanbuf[7]);
 800526a:	4b1b      	ldr	r3, [pc, #108]	; (80052d8 <SendCanTimerCallback+0x154>)
 800526c:	f993 3007 	ldrsb.w	r3, [r3, #7]
	printf("%d: SteDeg %d %d %d %d %d %d %d %d\n", osKernelGetTickCount(), sendcanbuf[0], sendcanbuf[1], sendcanbuf[2],
 8005270:	9305      	str	r3, [sp, #20]
 8005272:	9604      	str	r6, [sp, #16]
 8005274:	9503      	str	r5, [sp, #12]
 8005276:	9402      	str	r4, [sp, #8]
 8005278:	9001      	str	r0, [sp, #4]
 800527a:	9200      	str	r2, [sp, #0]
 800527c:	4673      	mov	r3, lr
 800527e:	4662      	mov	r2, ip
 8005280:	4816      	ldr	r0, [pc, #88]	; (80052dc <SendCanTimerCallback+0x158>)
 8005282:	f00b fc5b 	bl	8010b3c <iprintf>
	for(int i=0;i<8;i++){canbuf[i]=0;}
 8005286:	2300      	movs	r3, #0
 8005288:	60bb      	str	r3, [r7, #8]
 800528a:	e007      	b.n	800529c <SendCanTimerCallback+0x118>
 800528c:	4a14      	ldr	r2, [pc, #80]	; (80052e0 <SendCanTimerCallback+0x15c>)
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	4413      	add	r3, r2
 8005292:	2200      	movs	r2, #0
 8005294:	701a      	strb	r2, [r3, #0]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	3301      	adds	r3, #1
 800529a:	60bb      	str	r3, [r7, #8]
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	2b07      	cmp	r3, #7
 80052a0:	ddf4      	ble.n	800528c <SendCanTimerCallback+0x108>
	printf("%d: SendCanTimerCallback2\n", osKernelGetTickCount());
 80052a2:	f006 fe2f 	bl	800bf04 <osKernelGetTickCount>
 80052a6:	4603      	mov	r3, r0
 80052a8:	4619      	mov	r1, r3
 80052aa:	480e      	ldr	r0, [pc, #56]	; (80052e4 <SendCanTimerCallback+0x160>)
 80052ac:	f00b fc46 	bl	8010b3c <iprintf>
  /* USER CODE END SendCanTimerCallback */
}
 80052b0:	bf00      	nop
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052b8:	0801521c 	.word	0x0801521c
 80052bc:	20000c70 	.word	0x20000c70
 80052c0:	20000c72 	.word	0x20000c72
 80052c4:	20000c74 	.word	0x20000c74
 80052c8:	20000c76 	.word	0x20000c76
 80052cc:	20000bc0 	.word	0x20000bc0
 80052d0:	20000bcc 	.word	0x20000bcc
 80052d4:	08015238 	.word	0x08015238
 80052d8:	20000c80 	.word	0x20000c80
 80052dc:	08015250 	.word	0x08015250
 80052e0:	20000c78 	.word	0x20000c78
 80052e4:	08015274 	.word	0x08015274

080052e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b08a      	sub	sp, #40	; 0x28
 80052ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052ee:	f107 0314 	add.w	r3, r7, #20
 80052f2:	2200      	movs	r2, #0
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	605a      	str	r2, [r3, #4]
 80052f8:	609a      	str	r2, [r3, #8]
 80052fa:	60da      	str	r2, [r3, #12]
 80052fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80052fe:	2300      	movs	r3, #0
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	4b5d      	ldr	r3, [pc, #372]	; (8005478 <MX_GPIO_Init+0x190>)
 8005304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005306:	4a5c      	ldr	r2, [pc, #368]	; (8005478 <MX_GPIO_Init+0x190>)
 8005308:	f043 0304 	orr.w	r3, r3, #4
 800530c:	6313      	str	r3, [r2, #48]	; 0x30
 800530e:	4b5a      	ldr	r3, [pc, #360]	; (8005478 <MX_GPIO_Init+0x190>)
 8005310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800531a:	2300      	movs	r3, #0
 800531c:	60fb      	str	r3, [r7, #12]
 800531e:	4b56      	ldr	r3, [pc, #344]	; (8005478 <MX_GPIO_Init+0x190>)
 8005320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005322:	4a55      	ldr	r2, [pc, #340]	; (8005478 <MX_GPIO_Init+0x190>)
 8005324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005328:	6313      	str	r3, [r2, #48]	; 0x30
 800532a:	4b53      	ldr	r3, [pc, #332]	; (8005478 <MX_GPIO_Init+0x190>)
 800532c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005336:	2300      	movs	r3, #0
 8005338:	60bb      	str	r3, [r7, #8]
 800533a:	4b4f      	ldr	r3, [pc, #316]	; (8005478 <MX_GPIO_Init+0x190>)
 800533c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533e:	4a4e      	ldr	r2, [pc, #312]	; (8005478 <MX_GPIO_Init+0x190>)
 8005340:	f043 0301 	orr.w	r3, r3, #1
 8005344:	6313      	str	r3, [r2, #48]	; 0x30
 8005346:	4b4c      	ldr	r3, [pc, #304]	; (8005478 <MX_GPIO_Init+0x190>)
 8005348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	60bb      	str	r3, [r7, #8]
 8005350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005352:	2300      	movs	r3, #0
 8005354:	607b      	str	r3, [r7, #4]
 8005356:	4b48      	ldr	r3, [pc, #288]	; (8005478 <MX_GPIO_Init+0x190>)
 8005358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535a:	4a47      	ldr	r2, [pc, #284]	; (8005478 <MX_GPIO_Init+0x190>)
 800535c:	f043 0302 	orr.w	r3, r3, #2
 8005360:	6313      	str	r3, [r2, #48]	; 0x30
 8005362:	4b45      	ldr	r3, [pc, #276]	; (8005478 <MX_GPIO_Init+0x190>)
 8005364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	607b      	str	r3, [r7, #4]
 800536c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800536e:	2300      	movs	r3, #0
 8005370:	603b      	str	r3, [r7, #0]
 8005372:	4b41      	ldr	r3, [pc, #260]	; (8005478 <MX_GPIO_Init+0x190>)
 8005374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005376:	4a40      	ldr	r2, [pc, #256]	; (8005478 <MX_GPIO_Init+0x190>)
 8005378:	f043 0308 	orr.w	r3, r3, #8
 800537c:	6313      	str	r3, [r2, #48]	; 0x30
 800537e:	4b3e      	ldr	r3, [pc, #248]	; (8005478 <MX_GPIO_Init+0x190>)
 8005380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	603b      	str	r3, [r7, #0]
 8005388:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 800538a:	2200      	movs	r2, #0
 800538c:	f64f 413e 	movw	r1, #64574	; 0xfc3e
 8005390:	483a      	ldr	r0, [pc, #232]	; (800547c <MX_GPIO_Init+0x194>)
 8005392:	f003 f85f 	bl	8008454 <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_DE_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 8005396:	2200      	movs	r2, #0
 8005398:	f244 0110 	movw	r1, #16400	; 0x4010
 800539c:	4838      	ldr	r0, [pc, #224]	; (8005480 <MX_GPIO_Init+0x198>)
 800539e:	f003 f859 	bl	8008454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80053a2:	2200      	movs	r2, #0
 80053a4:	2104      	movs	r1, #4
 80053a6:	4837      	ldr	r0, [pc, #220]	; (8005484 <MX_GPIO_Init+0x19c>)
 80053a8:	f003 f854 	bl	8008454 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC14 PC15 PC1
                           PC2 PC3 PC4 PC5
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 80053ac:	f64f 433e 	movw	r3, #64574	; 0xfc3e
 80053b0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053b2:	2301      	movs	r3, #1
 80053b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b6:	2300      	movs	r3, #0
 80053b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053ba:	2300      	movs	r3, #0
 80053bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053be:	f107 0314 	add.w	r3, r7, #20
 80053c2:	4619      	mov	r1, r3
 80053c4:	482d      	ldr	r0, [pc, #180]	; (800547c <MX_GPIO_Init+0x194>)
 80053c6:	f002 fe91 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80053ca:	2301      	movs	r3, #1
 80053cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80053ce:	2303      	movs	r3, #3
 80053d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d2:	2300      	movs	r3, #0
 80053d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053d6:	f107 0314 	add.w	r3, r7, #20
 80053da:	4619      	mov	r1, r3
 80053dc:	4827      	ldr	r0, [pc, #156]	; (800547c <MX_GPIO_Init+0x194>)
 80053de:	f002 fe85 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PS_SIG1_Pin|PS_SIG2_Pin|PS_SIG3_Pin;
 80053e2:	2370      	movs	r3, #112	; 0x70
 80053e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80053e6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80053ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ec:	2300      	movs	r3, #0
 80053ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053f0:	f107 0314 	add.w	r3, r7, #20
 80053f4:	4619      	mov	r1, r3
 80053f6:	4824      	ldr	r0, [pc, #144]	; (8005488 <MX_GPIO_Init+0x1a0>)
 80053f8:	f002 fe78 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PS_SIG4_Pin;
 80053fc:	2380      	movs	r3, #128	; 0x80
 80053fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005400:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8005404:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005406:	2301      	movs	r3, #1
 8005408:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PS_SIG4_GPIO_Port, &GPIO_InitStruct);
 800540a:	f107 0314 	add.w	r3, r7, #20
 800540e:	4619      	mov	r1, r3
 8005410:	481d      	ldr	r0, [pc, #116]	; (8005488 <MX_GPIO_Init+0x1a0>)
 8005412:	f002 fe6b 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 */
  GPIO_InitStruct.Pin = RS485_DE_Pin|GPIO_PIN_4;
 8005416:	f244 0310 	movw	r3, #16400	; 0x4010
 800541a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800541c:	2301      	movs	r3, #1
 800541e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005420:	2300      	movs	r3, #0
 8005422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005424:	2300      	movs	r3, #0
 8005426:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005428:	f107 0314 	add.w	r3, r7, #20
 800542c:	4619      	mov	r1, r3
 800542e:	4814      	ldr	r0, [pc, #80]	; (8005480 <MX_GPIO_Init+0x198>)
 8005430:	f002 fe5c 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005434:	2304      	movs	r3, #4
 8005436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005438:	2301      	movs	r3, #1
 800543a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800543c:	2300      	movs	r3, #0
 800543e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005440:	2300      	movs	r3, #0
 8005442:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005444:	f107 0314 	add.w	r3, r7, #20
 8005448:	4619      	mov	r1, r3
 800544a:	480e      	ldr	r0, [pc, #56]	; (8005484 <MX_GPIO_Init+0x19c>)
 800544c:	f002 fe4e 	bl	80080ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8005450:	2200      	movs	r2, #0
 8005452:	2105      	movs	r1, #5
 8005454:	200a      	movs	r0, #10
 8005456:	f002 fa0f 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800545a:	200a      	movs	r0, #10
 800545c:	f002 fa28 	bl	80078b0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8005460:	2200      	movs	r2, #0
 8005462:	2105      	movs	r1, #5
 8005464:	2017      	movs	r0, #23
 8005466:	f002 fa07 	bl	8007878 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800546a:	2017      	movs	r0, #23
 800546c:	f002 fa20 	bl	80078b0 <HAL_NVIC_EnableIRQ>

}
 8005470:	bf00      	nop
 8005472:	3728      	adds	r7, #40	; 0x28
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	40023800 	.word	0x40023800
 800547c:	40020800 	.word	0x40020800
 8005480:	40020400 	.word	0x40020400
 8005484:	40020c00 	.word	0x40020c00
 8005488:	40020000 	.word	0x40020000

0800548c <GPIO_disableirq>:

/* USER CODE BEGIN 2 */
void GPIO_disableirq(void)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8005490:	200a      	movs	r0, #10
 8005492:	f002 fa1b 	bl	80078cc <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8005496:	2017      	movs	r0, #23
 8005498:	f002 fa18 	bl	80078cc <HAL_NVIC_DisableIRQ>
}
 800549c:	bf00      	nop
 800549e:	bd80      	pop	{r7, pc}

080054a0 <GPIO_enableirq>:

void GPIO_enableirq(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
	  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80054a4:	2200      	movs	r2, #0
 80054a6:	2105      	movs	r1, #5
 80054a8:	200a      	movs	r0, #10
 80054aa:	f002 f9e5 	bl	8007878 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80054ae:	200a      	movs	r0, #10
 80054b0:	f002 f9fe 	bl	80078b0 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80054b4:	2200      	movs	r2, #0
 80054b6:	2105      	movs	r1, #5
 80054b8:	2017      	movs	r0, #23
 80054ba:	f002 f9dd 	bl	8007878 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80054be:	2017      	movs	r0, #23
 80054c0:	f002 f9f6 	bl	80078b0 <HAL_NVIC_EnableIRQ>
}
 80054c4:	bf00      	nop
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <MX_I2C1_SMBUS_Init>:
SMBUS_HandleTypeDef hsmbus1;

/* I2C1 init function */

void MX_I2C1_SMBUS_Init(void)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 80054cc:	4b18      	ldr	r3, [pc, #96]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054ce:	4a19      	ldr	r2, [pc, #100]	; (8005534 <MX_I2C1_SMBUS_Init+0x6c>)
 80054d0:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.ClockSpeed = 100000;
 80054d2:	4b17      	ldr	r3, [pc, #92]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054d4:	4a18      	ldr	r2, [pc, #96]	; (8005538 <MX_I2C1_SMBUS_Init+0x70>)
 80054d6:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.OwnAddress1 = 0;
 80054d8:	4b15      	ldr	r3, [pc, #84]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054da:	2200      	movs	r2, #0
 80054dc:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 80054de:	4b14      	ldr	r3, [pc, #80]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80054e4:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 80054e6:	4b12      	ldr	r3, [pc, #72]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 80054ec:	4b10      	ldr	r3, [pc, #64]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 80054f2:	4b0f      	ldr	r3, [pc, #60]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 80054f8:	4b0d      	ldr	r3, [pc, #52]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 80054fa:	2200      	movs	r2, #0
 80054fc:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 80054fe:	4b0c      	ldr	r3, [pc, #48]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 8005500:	2200      	movs	r2, #0
 8005502:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8005504:	4b0a      	ldr	r3, [pc, #40]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 8005506:	2202      	movs	r2, #2
 8005508:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 800550a:	4809      	ldr	r0, [pc, #36]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 800550c:	f003 fc78 	bl	8008e00 <HAL_SMBUS_Init>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <MX_I2C1_SMBUS_Init+0x52>
  {
    Error_Handler();
 8005516:	f000 f93b 	bl	8005790 <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 800551a:	4805      	ldr	r0, [pc, #20]	; (8005530 <MX_I2C1_SMBUS_Init+0x68>)
 800551c:	f003 fd26 	bl	8008f6c <HAL_SMBUS_EnableAlert_IT>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <MX_I2C1_SMBUS_Init+0x62>
  {
    Error_Handler();
 8005526:	f000 f933 	bl	8005790 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800552a:	bf00      	nop
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	20000ccc 	.word	0x20000ccc
 8005534:	40005400 	.word	0x40005400
 8005538:	000186a0 	.word	0x000186a0

0800553c <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08a      	sub	sp, #40	; 0x28
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005544:	f107 0314 	add.w	r3, r7, #20
 8005548:	2200      	movs	r2, #0
 800554a:	601a      	str	r2, [r3, #0]
 800554c:	605a      	str	r2, [r3, #4]
 800554e:	609a      	str	r2, [r3, #8]
 8005550:	60da      	str	r2, [r3, #12]
 8005552:	611a      	str	r2, [r3, #16]
  if(smbusHandle->Instance==I2C1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a19      	ldr	r2, [pc, #100]	; (80055c0 <HAL_SMBUS_MspInit+0x84>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d12b      	bne.n	80055b6 <HAL_SMBUS_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800555e:	2300      	movs	r3, #0
 8005560:	613b      	str	r3, [r7, #16]
 8005562:	4b18      	ldr	r3, [pc, #96]	; (80055c4 <HAL_SMBUS_MspInit+0x88>)
 8005564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005566:	4a17      	ldr	r2, [pc, #92]	; (80055c4 <HAL_SMBUS_MspInit+0x88>)
 8005568:	f043 0302 	orr.w	r3, r3, #2
 800556c:	6313      	str	r3, [r2, #48]	; 0x30
 800556e:	4b15      	ldr	r3, [pc, #84]	; (80055c4 <HAL_SMBUS_MspInit+0x88>)
 8005570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	613b      	str	r3, [r7, #16]
 8005578:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB5     ------> I2C1_SMBA
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800557a:	23e0      	movs	r3, #224	; 0xe0
 800557c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800557e:	2312      	movs	r3, #18
 8005580:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005582:	2300      	movs	r3, #0
 8005584:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005586:	2303      	movs	r3, #3
 8005588:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800558a:	2304      	movs	r3, #4
 800558c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800558e:	f107 0314 	add.w	r3, r7, #20
 8005592:	4619      	mov	r1, r3
 8005594:	480c      	ldr	r0, [pc, #48]	; (80055c8 <HAL_SMBUS_MspInit+0x8c>)
 8005596:	f002 fda9 	bl	80080ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]
 800559e:	4b09      	ldr	r3, [pc, #36]	; (80055c4 <HAL_SMBUS_MspInit+0x88>)
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	4a08      	ldr	r2, [pc, #32]	; (80055c4 <HAL_SMBUS_MspInit+0x88>)
 80055a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055a8:	6413      	str	r3, [r2, #64]	; 0x40
 80055aa:	4b06      	ldr	r3, [pc, #24]	; (80055c4 <HAL_SMBUS_MspInit+0x88>)
 80055ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055b2:	60fb      	str	r3, [r7, #12]
 80055b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80055b6:	bf00      	nop
 80055b8:	3728      	adds	r7, #40	; 0x28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	40005400 	.word	0x40005400
 80055c4:	40023800 	.word	0x40023800
 80055c8:	40020400 	.word	0x40020400

080055cc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80055d4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80055d8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80055dc:	f003 0301 	and.w	r3, r3, #1
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d013      	beq.n	800560c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80055e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80055e8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80055ec:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00b      	beq.n	800560c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80055f4:	e000      	b.n	80055f8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80055f6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80055f8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d0f9      	beq.n	80055f6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8005602:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800560c:	687b      	ldr	r3, [r7, #4]
}
 800560e:	4618      	mov	r0, r3
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)//485 task for nuri motor must change uart port
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b086      	sub	sp, #24
 800561e:	af00      	add	r7, sp, #0
 8005620:	60f8      	str	r0, [r7, #12]
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	607a      	str	r2, [r7, #4]
	//HAL_UART_Transmit_DMA(&huart2, (uint8_t *)ptr, (uint16_t)len);
//	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 100);
//	return (len);
//
	for(int i = 0; i < len; i++)
 8005626:	2300      	movs	r3, #0
 8005628:	617b      	str	r3, [r7, #20]
 800562a:	e009      	b.n	8005640 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	60ba      	str	r2, [r7, #8]
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	4618      	mov	r0, r3
 8005636:	f7ff ffc9 	bl	80055cc <ITM_SendChar>
	for(int i = 0; i < len; i++)
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	3301      	adds	r3, #1
 800563e:	617b      	str	r3, [r7, #20]
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	429a      	cmp	r2, r3
 8005646:	dbf1      	blt.n	800562c <_write+0x12>
	}
	return len;
 8005648:	687b      	ldr	r3, [r7, #4]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005656:	f001 f935 	bl	80068c4 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(1000);//must be for stabilization of EXTI
 800565a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800565e:	f001 f973 	bl	8006948 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005662:	f000 f819 	bl	8005698 <SystemClock_Config>
  MX_TIM3_Init();
#endif
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005666:	f7ff fe3f 	bl	80052e8 <MX_GPIO_Init>
  MX_DMA_Init();
 800566a:	f7fb ffcb 	bl	8001604 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800566e:	f000 ffe3 	bl	8006638 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8005672:	f000 ffb7 	bl	80065e4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8005676:	f000 fbdd 	bl	8005e34 <MX_TIM1_Init>
  MX_I2C1_SMBUS_Init();
 800567a:	f7ff ff25 	bl	80054c8 <MX_I2C1_SMBUS_Init>
  MX_CAN1_Init();
 800567e:	f7fb fc87 	bl	8000f90 <MX_CAN1_Init>
  MX_TIM8_Init();
 8005682:	f000 fd05 	bl	8006090 <MX_TIM8_Init>
  MX_TIM3_Init();
 8005686:	f000 fc87 	bl	8005f98 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800568a:	f006 fbf1 	bl	800be70 <osKernelInitialize>
  MX_FREERTOS_Init();
 800568e:	f7fc ffe1 	bl	8002654 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8005692:	f006 fc11 	bl	800beb8 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005696:	e7fe      	b.n	8005696 <main+0x44>

08005698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b094      	sub	sp, #80	; 0x50
 800569c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800569e:	f107 0320 	add.w	r3, r7, #32
 80056a2:	2230      	movs	r2, #48	; 0x30
 80056a4:	2100      	movs	r1, #0
 80056a6:	4618      	mov	r0, r3
 80056a8:	f00a fd41 	bl	801012e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80056ac:	f107 030c 	add.w	r3, r7, #12
 80056b0:	2200      	movs	r2, #0
 80056b2:	601a      	str	r2, [r3, #0]
 80056b4:	605a      	str	r2, [r3, #4]
 80056b6:	609a      	str	r2, [r3, #8]
 80056b8:	60da      	str	r2, [r3, #12]
 80056ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80056bc:	2300      	movs	r3, #0
 80056be:	60bb      	str	r3, [r7, #8]
 80056c0:	4b28      	ldr	r3, [pc, #160]	; (8005764 <SystemClock_Config+0xcc>)
 80056c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c4:	4a27      	ldr	r2, [pc, #156]	; (8005764 <SystemClock_Config+0xcc>)
 80056c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ca:	6413      	str	r3, [r2, #64]	; 0x40
 80056cc:	4b25      	ldr	r3, [pc, #148]	; (8005764 <SystemClock_Config+0xcc>)
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056d4:	60bb      	str	r3, [r7, #8]
 80056d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80056d8:	2300      	movs	r3, #0
 80056da:	607b      	str	r3, [r7, #4]
 80056dc:	4b22      	ldr	r3, [pc, #136]	; (8005768 <SystemClock_Config+0xd0>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a21      	ldr	r2, [pc, #132]	; (8005768 <SystemClock_Config+0xd0>)
 80056e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80056e6:	6013      	str	r3, [r2, #0]
 80056e8:	4b1f      	ldr	r3, [pc, #124]	; (8005768 <SystemClock_Config+0xd0>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056f0:	607b      	str	r3, [r7, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80056f4:	2301      	movs	r3, #1
 80056f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80056f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80056fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056fe:	2302      	movs	r3, #2
 8005700:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005702:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005706:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8005708:	2306      	movs	r3, #6
 800570a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800570c:	23a8      	movs	r3, #168	; 0xa8
 800570e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005710:	2302      	movs	r3, #2
 8005712:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005714:	2304      	movs	r3, #4
 8005716:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005718:	f107 0320 	add.w	r3, r7, #32
 800571c:	4618      	mov	r0, r3
 800571e:	f002 fee5 	bl	80084ec <HAL_RCC_OscConfig>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005728:	f000 f832 	bl	8005790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800572c:	230f      	movs	r3, #15
 800572e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005730:	2302      	movs	r3, #2
 8005732:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005734:	2300      	movs	r3, #0
 8005736:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005738:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800573c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800573e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005742:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005744:	f107 030c 	add.w	r3, r7, #12
 8005748:	2105      	movs	r1, #5
 800574a:	4618      	mov	r0, r3
 800574c:	f003 f946 	bl	80089dc <HAL_RCC_ClockConfig>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8005756:	f000 f81b 	bl	8005790 <Error_Handler>
  }
}
 800575a:	bf00      	nop
 800575c:	3750      	adds	r7, #80	; 0x50
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	40023800 	.word	0x40023800
 8005768:	40007000 	.word	0x40007000

0800576c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a04      	ldr	r2, [pc, #16]	; (800578c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d101      	bne.n	8005782 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800577e:	f001 f8c3 	bl	8006908 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005782:	bf00      	nop
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40001000 	.word	0x40001000

08005790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005794:	b672      	cpsid	i
}
 8005796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005798:	e7fe      	b.n	8005798 <Error_Handler+0x8>
	...

0800579c <HAL_UART_RxCpltCallback>:
void ServoMotor_init()
{
	HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a11      	ldr	r2, [pc, #68]	; (80057f0 <HAL_UART_RxCpltCallback+0x54>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d11c      	bne.n	80057e8 <HAL_UART_RxCpltCallback+0x4c>
		if(rx_i == 3){
 80057ae:	4b11      	ldr	r3, [pc, #68]	; (80057f4 <HAL_UART_RxCpltCallback+0x58>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b03      	cmp	r3, #3
 80057b4:	d106      	bne.n	80057c4 <HAL_UART_RxCpltCallback+0x28>
			rx_i=-1;
 80057b6:	4b0f      	ldr	r3, [pc, #60]	; (80057f4 <HAL_UART_RxCpltCallback+0x58>)
 80057b8:	f04f 32ff 	mov.w	r2, #4294967295
 80057bc:	601a      	str	r2, [r3, #0]
			flag_rx = 1;
 80057be:	4b0e      	ldr	r3, [pc, #56]	; (80057f8 <HAL_UART_RxCpltCallback+0x5c>)
 80057c0:	2201      	movs	r2, #1
 80057c2:	601a      	str	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart3, tmp_rx[++rx_i], 12);
 80057c4:	4b0b      	ldr	r3, [pc, #44]	; (80057f4 <HAL_UART_RxCpltCallback+0x58>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	3301      	adds	r3, #1
 80057ca:	4a0a      	ldr	r2, [pc, #40]	; (80057f4 <HAL_UART_RxCpltCallback+0x58>)
 80057cc:	6013      	str	r3, [r2, #0]
 80057ce:	4b09      	ldr	r3, [pc, #36]	; (80057f4 <HAL_UART_RxCpltCallback+0x58>)
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	4613      	mov	r3, r2
 80057d4:	005b      	lsls	r3, r3, #1
 80057d6:	4413      	add	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4a08      	ldr	r2, [pc, #32]	; (80057fc <HAL_UART_RxCpltCallback+0x60>)
 80057dc:	4413      	add	r3, r2
 80057de:	220c      	movs	r2, #12
 80057e0:	4619      	mov	r1, r3
 80057e2:	4807      	ldr	r0, [pc, #28]	; (8005800 <HAL_UART_RxCpltCallback+0x64>)
 80057e4:	f005 fa11 	bl	800ac0a <HAL_UART_Receive_IT>

	}//SET INTERRUPT
}
 80057e8:	bf00      	nop
 80057ea:	3708      	adds	r7, #8
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	40004800 	.word	0x40004800
 80057f4:	20000d1c 	.word	0x20000d1c
 80057f8:	20000d24 	.word	0x20000d24
 80057fc:	20000d28 	.word	0x20000d28
 8005800:	20001044 	.word	0x20001044

08005804 <ServoMotor_write>:

void ServoMotor_write(const uint8_t* str)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 800580c:	2201      	movs	r2, #1
 800580e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005812:	4815      	ldr	r0, [pc, #84]	; (8005868 <ServoMotor_write+0x64>)
 8005814:	f002 fe1e 	bl	8008454 <HAL_GPIO_WritePin>
    if(Read_flag == 1){
 8005818:	4b14      	ldr	r3, [pc, #80]	; (800586c <ServoMotor_write+0x68>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d10c      	bne.n	800583a <ServoMotor_write+0x36>
    	HAL_NVIC_DisableIRQ(USART3_IRQn); //Rx Callback 함수 Disable
 8005820:	2027      	movs	r0, #39	; 0x27
 8005822:	f002 f853 	bl	80078cc <HAL_NVIC_DisableIRQ>
    	HAL_UART_Transmit(&huart3, str, 6, 100);
 8005826:	2364      	movs	r3, #100	; 0x64
 8005828:	2206      	movs	r2, #6
 800582a:	6879      	ldr	r1, [r7, #4]
 800582c:	4810      	ldr	r0, [pc, #64]	; (8005870 <ServoMotor_write+0x6c>)
 800582e:	f005 f95a 	bl	800aae6 <HAL_UART_Transmit>
    	HAL_NVIC_EnableIRQ(USART3_IRQn);  //Rx callback 함수 enable
 8005832:	2027      	movs	r0, #39	; 0x27
 8005834:	f002 f83c 	bl	80078b0 <HAL_NVIC_EnableIRQ>
 8005838:	e00b      	b.n	8005852 <ServoMotor_write+0x4e>
    }
    else {
    	HAL_NVIC_DisableIRQ(USART3_IRQn); //Rx Callback 함수 Disable
 800583a:	2027      	movs	r0, #39	; 0x27
 800583c:	f002 f846 	bl	80078cc <HAL_NVIC_DisableIRQ>
    	HAL_UART_Transmit(&huart3, str, SERVO_BUFLEN, 100);
 8005840:	2364      	movs	r3, #100	; 0x64
 8005842:	220b      	movs	r2, #11
 8005844:	6879      	ldr	r1, [r7, #4]
 8005846:	480a      	ldr	r0, [pc, #40]	; (8005870 <ServoMotor_write+0x6c>)
 8005848:	f005 f94d 	bl	800aae6 <HAL_UART_Transmit>
    	HAL_NVIC_EnableIRQ(USART3_IRQn);  //Rx callback 함수 enable
 800584c:	2027      	movs	r0, #39	; 0x27
 800584e:	f002 f82f 	bl	80078b0 <HAL_NVIC_EnableIRQ>
    }

    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8005852:	2200      	movs	r2, #0
 8005854:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005858:	4803      	ldr	r0, [pc, #12]	; (8005868 <ServoMotor_write+0x64>)
 800585a:	f002 fdfb 	bl	8008454 <HAL_GPIO_WritePin>
}
 800585e:	bf00      	nop
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	40020400 	.word	0x40020400
 800586c:	20000d58 	.word	0x20000d58
 8005870:	20001044 	.word	0x20001044

08005874 <ServoMotor_writeDMA>:

void ServoMotor_writeDMA(const uint8_t* str)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 800587c:	2201      	movs	r2, #1
 800587e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005882:	480d      	ldr	r0, [pc, #52]	; (80058b8 <ServoMotor_writeDMA+0x44>)
 8005884:	f002 fde6 	bl	8008454 <HAL_GPIO_WritePin>
    //osDelay(6);//because transmit_DMA
    if(HAL_UART_Transmit_DMA(&huart3,str, 48)!= HAL_OK){Error_Handler();}
 8005888:	2230      	movs	r2, #48	; 0x30
 800588a:	6879      	ldr	r1, [r7, #4]
 800588c:	480b      	ldr	r0, [pc, #44]	; (80058bc <ServoMotor_writeDMA+0x48>)
 800588e:	f005 f9ed 	bl	800ac6c <HAL_UART_Transmit_DMA>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d001      	beq.n	800589c <ServoMotor_writeDMA+0x28>
 8005898:	f7ff ff7a 	bl	8005790 <Error_Handler>
    osDelay(6);//because transmit_DMA
 800589c:	2006      	movs	r0, #6
 800589e:	f006 fcc9 	bl	800c234 <osDelay>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 80058a2:	2200      	movs	r2, #0
 80058a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80058a8:	4803      	ldr	r0, [pc, #12]	; (80058b8 <ServoMotor_writeDMA+0x44>)
 80058aa:	f002 fdd3 	bl	8008454 <HAL_GPIO_WritePin>
}
 80058ae:	bf00      	nop
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40020400 	.word	0x40020400
 80058bc:	20001044 	.word	0x20001044

080058c0 <DataSetSteering>:
    ServoMotor_write(buf);
    
}

void DataSetSteering(const uint8_t* str, uint8_t id, uint8_t direction, unsigned short position, uint8_t init, uint8_t speed)
{
 80058c0:	b490      	push	{r4, r7}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	4608      	mov	r0, r1
 80058ca:	4611      	mov	r1, r2
 80058cc:	461a      	mov	r2, r3
 80058ce:	4603      	mov	r3, r0
 80058d0:	70fb      	strb	r3, [r7, #3]
 80058d2:	460b      	mov	r3, r1
 80058d4:	70bb      	strb	r3, [r7, #2]
 80058d6:	4613      	mov	r3, r2
 80058d8:	803b      	strh	r3, [r7, #0]
	uint8_t buf[12];

    buf[0]=0xFF;//header
 80058da:	23ff      	movs	r3, #255	; 0xff
 80058dc:	723b      	strb	r3, [r7, #8]
    buf[1]=0xFE;//header
 80058de:	23fe      	movs	r3, #254	; 0xfe
 80058e0:	727b      	strb	r3, [r7, #9]
    buf[2]=id;//id fixed
 80058e2:	78fb      	ldrb	r3, [r7, #3]
 80058e4:	72bb      	strb	r3, [r7, #10]
    buf[3]=0x06;//length
 80058e6:	2306      	movs	r3, #6
 80058e8:	72fb      	strb	r3, [r7, #11]
    if(init == 2){buf[3]=0x07;}
 80058ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d101      	bne.n	80058f6 <DataSetSteering+0x36>
 80058f2:	2307      	movs	r3, #7
 80058f4:	72fb      	strb	r3, [r7, #11]
    buf[4]=0x00;//checksum
 80058f6:	2300      	movs	r3, #0
 80058f8:	733b      	strb	r3, [r7, #12]
    buf[5]=0x02 + init;//mode,  2=position control mode , 3=speed control mode
 80058fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80058fe:	3302      	adds	r3, #2
 8005900:	b2db      	uxtb	r3, r3
 8005902:	737b      	strb	r3, [r7, #13]
    if(init == 2){buf[5]=0x01;}
 8005904:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005908:	2b02      	cmp	r3, #2
 800590a:	d101      	bne.n	8005910 <DataSetSteering+0x50>
 800590c:	2301      	movs	r3, #1
 800590e:	737b      	strb	r3, [r7, #13]
    buf[6]=direction;//direction ccw=0x00, cw=0x01
 8005910:	78bb      	ldrb	r3, [r7, #2]
 8005912:	73bb      	strb	r3, [r7, #14]
    buf[7]=(char)(position>>8);//position
 8005914:	883b      	ldrh	r3, [r7, #0]
 8005916:	0a1b      	lsrs	r3, r3, #8
 8005918:	b29b      	uxth	r3, r3
 800591a:	b2db      	uxtb	r3, r3
 800591c:	73fb      	strb	r3, [r7, #15]
    buf[8]=(char)position;//position
 800591e:	883b      	ldrh	r3, [r7, #0]
 8005920:	b2db      	uxtb	r3, r3
 8005922:	743b      	strb	r3, [r7, #16]
    //printf("%d: speed0 %d\n", osKernelGetTickCount(), init);
    if(init == 1){buf[9]=STOP_SPEED;buf[10]=0x00; }//stop speed 0.3s>>0.6s 220520>>0.8s 220621
 8005924:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d104      	bne.n	8005936 <DataSetSteering+0x76>
 800592c:	2303      	movs	r3, #3
 800592e:	747b      	strb	r3, [r7, #17]
 8005930:	2300      	movs	r3, #0
 8005932:	74bb      	strb	r3, [r7, #18]
 8005934:	e012      	b.n	800595c <DataSetSteering+0x9c>
    else if(init == 0) {buf[9]=speed;buf[10]=0x00; }//speed, position second = 3s
 8005936:	f897 3020 	ldrb.w	r3, [r7, #32]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d105      	bne.n	800594a <DataSetSteering+0x8a>
 800593e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005942:	747b      	strb	r3, [r7, #17]
 8005944:	2300      	movs	r3, #0
 8005946:	74bb      	strb	r3, [r7, #18]
 8005948:	e008      	b.n	800595c <DataSetSteering+0x9c>
    else if(init == 2) {buf[9]=0;buf[10]=speed; }//speed, position second = 3s
 800594a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800594e:	2b02      	cmp	r3, #2
 8005950:	d104      	bne.n	800595c <DataSetSteering+0x9c>
 8005952:	2300      	movs	r3, #0
 8005954:	747b      	strb	r3, [r7, #17]
 8005956:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800595a:	74bb      	strb	r3, [r7, #18]
    //buf[10]=0x00;//reservation
    buf[11]=0x00;//reservation
 800595c:	2300      	movs	r3, #0
 800595e:	74fb      	strb	r3, [r7, #19]
    //printf("%d: DSS %d %d %d\n", osKernelGetTickCount(), speed, buf[9], buf[10]);
    //FF FE 00 06 EC 03 00 00 00 0A
    //0  1  2  3  4  5  6  7  8  9
    for(int i=2;i<SERVO_BUFLEN;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 + … + Packet N) [1byte]
 8005960:	2302      	movs	r3, #2
 8005962:	617b      	str	r3, [r7, #20]
 8005964:	e00d      	b.n	8005982 <DataSetSteering+0xc2>
 8005966:	f107 0208 	add.w	r2, r7, #8
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	4413      	add	r3, r2
 800596e:	781a      	ldrb	r2, [r3, #0]
 8005970:	4b13      	ldr	r3, [pc, #76]	; (80059c0 <DataSetSteering+0x100>)
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	4413      	add	r3, r2
 8005976:	b2da      	uxtb	r2, r3
 8005978:	4b11      	ldr	r3, [pc, #68]	; (80059c0 <DataSetSteering+0x100>)
 800597a:	701a      	strb	r2, [r3, #0]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	3301      	adds	r3, #1
 8005980:	617b      	str	r3, [r7, #20]
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	2b0a      	cmp	r3, #10
 8005986:	ddee      	ble.n	8005966 <DataSetSteering+0xa6>
    buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 + … + Packet N) [1byte]
 8005988:	4b0d      	ldr	r3, [pc, #52]	; (80059c0 <DataSetSteering+0x100>)
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	43db      	mvns	r3, r3
 800598e:	b2db      	uxtb	r3, r3
 8005990:	733b      	strb	r3, [r7, #12]
    checksum_val=0x00;//checksum
 8005992:	4b0b      	ldr	r3, [pc, #44]	; (80059c0 <DataSetSteering+0x100>)
 8005994:	2200      	movs	r2, #0
 8005996:	701a      	strb	r2, [r3, #0]

    memcpy(str+(12*id), buf, sizeof(buf));
 8005998:	78fa      	ldrb	r2, [r7, #3]
 800599a:	4613      	mov	r3, r2
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	4413      	add	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	461a      	mov	r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4413      	add	r3, r2
 80059a8:	461c      	mov	r4, r3
 80059aa:	f107 0308 	add.w	r3, r7, #8
 80059ae:	cb07      	ldmia	r3!, {r0, r1, r2}
 80059b0:	6020      	str	r0, [r4, #0]
 80059b2:	6061      	str	r1, [r4, #4]
 80059b4:	60a2      	str	r2, [r4, #8]

}
 80059b6:	bf00      	nop
 80059b8:	3718      	adds	r7, #24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bc90      	pop	{r4, r7}
 80059be:	4770      	bx	lr
 80059c0:	20000d20 	.word	0x20000d20

080059c4 <DataReadSteering>:

void DataReadSteering(uint8_t id, uint8_t mode)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	4603      	mov	r3, r0
 80059cc:	460a      	mov	r2, r1
 80059ce:	71fb      	strb	r3, [r7, #7]
 80059d0:	4613      	mov	r3, r2
 80059d2:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[6];

	buf[0]=0xFF;//header
 80059d4:	23ff      	movs	r3, #255	; 0xff
 80059d6:	733b      	strb	r3, [r7, #12]
	buf[1]=0xFE;//header
 80059d8:	23fe      	movs	r3, #254	; 0xfe
 80059da:	737b      	strb	r3, [r7, #13]
	buf[2]=id;//id fixed
 80059dc:	79fb      	ldrb	r3, [r7, #7]
 80059de:	73bb      	strb	r3, [r7, #14]
	buf[3]=0x02;//length
 80059e0:	2302      	movs	r3, #2
 80059e2:	73fb      	strb	r3, [r7, #15]
	buf[4]=0x00;//checksum
 80059e4:	2300      	movs	r3, #0
 80059e6:	743b      	strb	r3, [r7, #16]
	buf[5]=mode;
 80059e8:	79bb      	ldrb	r3, [r7, #6]
 80059ea:	747b      	strb	r3, [r7, #17]
	for(int i=2;i<6;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 + … + Packet N) [1byte]
 80059ec:	2302      	movs	r3, #2
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	e00d      	b.n	8005a0e <DataReadSteering+0x4a>
 80059f2:	f107 020c 	add.w	r2, r7, #12
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	4413      	add	r3, r2
 80059fa:	781a      	ldrb	r2, [r3, #0]
 80059fc:	4b11      	ldr	r3, [pc, #68]	; (8005a44 <DataReadSteering+0x80>)
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	4413      	add	r3, r2
 8005a02:	b2da      	uxtb	r2, r3
 8005a04:	4b0f      	ldr	r3, [pc, #60]	; (8005a44 <DataReadSteering+0x80>)
 8005a06:	701a      	strb	r2, [r3, #0]
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	617b      	str	r3, [r7, #20]
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2b05      	cmp	r3, #5
 8005a12:	ddee      	ble.n	80059f2 <DataReadSteering+0x2e>
	buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 + … + Packet N) [1byte]
 8005a14:	4b0b      	ldr	r3, [pc, #44]	; (8005a44 <DataReadSteering+0x80>)
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	743b      	strb	r3, [r7, #16]
	checksum_val=0x00;//checksum
 8005a1e:	4b09      	ldr	r3, [pc, #36]	; (8005a44 <DataReadSteering+0x80>)
 8005a20:	2200      	movs	r2, #0
 8005a22:	701a      	strb	r2, [r3, #0]
	Read_flag = 1;//it must be fixed
 8005a24:	4b08      	ldr	r3, [pc, #32]	; (8005a48 <DataReadSteering+0x84>)
 8005a26:	2201      	movs	r2, #1
 8005a28:	601a      	str	r2, [r3, #0]
	ServoMotor_write(buf);
 8005a2a:	f107 030c 	add.w	r3, r7, #12
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7ff fee8 	bl	8005804 <ServoMotor_write>
	Read_flag = 0;//it must be fixed
 8005a34:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <DataReadSteering+0x84>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	601a      	str	r2, [r3, #0]
}
 8005a3a:	bf00      	nop
 8005a3c:	3718      	adds	r7, #24
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	20000d20 	.word	0x20000d20
 8005a48:	20000d58 	.word	0x20000d58

08005a4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b082      	sub	sp, #8
 8005a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a52:	2300      	movs	r3, #0
 8005a54:	607b      	str	r3, [r7, #4]
 8005a56:	4b12      	ldr	r3, [pc, #72]	; (8005aa0 <HAL_MspInit+0x54>)
 8005a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a5a:	4a11      	ldr	r2, [pc, #68]	; (8005aa0 <HAL_MspInit+0x54>)
 8005a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a60:	6453      	str	r3, [r2, #68]	; 0x44
 8005a62:	4b0f      	ldr	r3, [pc, #60]	; (8005aa0 <HAL_MspInit+0x54>)
 8005a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a6a:	607b      	str	r3, [r7, #4]
 8005a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a6e:	2300      	movs	r3, #0
 8005a70:	603b      	str	r3, [r7, #0]
 8005a72:	4b0b      	ldr	r3, [pc, #44]	; (8005aa0 <HAL_MspInit+0x54>)
 8005a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a76:	4a0a      	ldr	r2, [pc, #40]	; (8005aa0 <HAL_MspInit+0x54>)
 8005a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8005a7e:	4b08      	ldr	r3, [pc, #32]	; (8005aa0 <HAL_MspInit+0x54>)
 8005a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	210f      	movs	r1, #15
 8005a8e:	f06f 0001 	mvn.w	r0, #1
 8005a92:	f001 fef1 	bl	8007878 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a96:	bf00      	nop
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40023800 	.word	0x40023800

08005aa4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b08e      	sub	sp, #56	; 0x38
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	60fb      	str	r3, [r7, #12]
 8005ab8:	4b33      	ldr	r3, [pc, #204]	; (8005b88 <HAL_InitTick+0xe4>)
 8005aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abc:	4a32      	ldr	r2, [pc, #200]	; (8005b88 <HAL_InitTick+0xe4>)
 8005abe:	f043 0310 	orr.w	r3, r3, #16
 8005ac2:	6413      	str	r3, [r2, #64]	; 0x40
 8005ac4:	4b30      	ldr	r3, [pc, #192]	; (8005b88 <HAL_InitTick+0xe4>)
 8005ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac8:	f003 0310 	and.w	r3, r3, #16
 8005acc:	60fb      	str	r3, [r7, #12]
 8005ace:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005ad0:	f107 0210 	add.w	r2, r7, #16
 8005ad4:	f107 0314 	add.w	r3, r7, #20
 8005ad8:	4611      	mov	r1, r2
 8005ada:	4618      	mov	r0, r3
 8005adc:	f003 f95e 	bl	8008d9c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8005ae0:	6a3b      	ldr	r3, [r7, #32]
 8005ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d103      	bne.n	8005af2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005aea:	f003 f92f 	bl	8008d4c <HAL_RCC_GetPCLK1Freq>
 8005aee:	6378      	str	r0, [r7, #52]	; 0x34
 8005af0:	e004      	b.n	8005afc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005af2:	f003 f92b 	bl	8008d4c <HAL_RCC_GetPCLK1Freq>
 8005af6:	4603      	mov	r3, r0
 8005af8:	005b      	lsls	r3, r3, #1
 8005afa:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005afc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005afe:	4a23      	ldr	r2, [pc, #140]	; (8005b8c <HAL_InitTick+0xe8>)
 8005b00:	fba2 2303 	umull	r2, r3, r2, r3
 8005b04:	0c9b      	lsrs	r3, r3, #18
 8005b06:	3b01      	subs	r3, #1
 8005b08:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005b0a:	4b21      	ldr	r3, [pc, #132]	; (8005b90 <HAL_InitTick+0xec>)
 8005b0c:	4a21      	ldr	r2, [pc, #132]	; (8005b94 <HAL_InitTick+0xf0>)
 8005b0e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005b10:	4b1f      	ldr	r3, [pc, #124]	; (8005b90 <HAL_InitTick+0xec>)
 8005b12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005b16:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005b18:	4a1d      	ldr	r2, [pc, #116]	; (8005b90 <HAL_InitTick+0xec>)
 8005b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b1c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8005b1e:	4b1c      	ldr	r3, [pc, #112]	; (8005b90 <HAL_InitTick+0xec>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b24:	4b1a      	ldr	r3, [pc, #104]	; (8005b90 <HAL_InitTick+0xec>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b2a:	4b19      	ldr	r3, [pc, #100]	; (8005b90 <HAL_InitTick+0xec>)
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8005b30:	4817      	ldr	r0, [pc, #92]	; (8005b90 <HAL_InitTick+0xec>)
 8005b32:	f003 fa3b 	bl	8008fac <HAL_TIM_Base_Init>
 8005b36:	4603      	mov	r3, r0
 8005b38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8005b3c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d11b      	bne.n	8005b7c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8005b44:	4812      	ldr	r0, [pc, #72]	; (8005b90 <HAL_InitTick+0xec>)
 8005b46:	f003 fa81 	bl	800904c <HAL_TIM_Base_Start_IT>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8005b50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d111      	bne.n	8005b7c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005b58:	2036      	movs	r0, #54	; 0x36
 8005b5a:	f001 fea9 	bl	80078b0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b0f      	cmp	r3, #15
 8005b62:	d808      	bhi.n	8005b76 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8005b64:	2200      	movs	r2, #0
 8005b66:	6879      	ldr	r1, [r7, #4]
 8005b68:	2036      	movs	r0, #54	; 0x36
 8005b6a:	f001 fe85 	bl	8007878 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005b6e:	4a0a      	ldr	r2, [pc, #40]	; (8005b98 <HAL_InitTick+0xf4>)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	e002      	b.n	8005b7c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005b7c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3738      	adds	r7, #56	; 0x38
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	40023800 	.word	0x40023800
 8005b8c:	431bde83 	.word	0x431bde83
 8005b90:	20000d5c 	.word	0x20000d5c
 8005b94:	40001000 	.word	0x40001000
 8005b98:	20000094 	.word	0x20000094

08005b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005ba0:	e7fe      	b.n	8005ba0 <NMI_Handler+0x4>

08005ba2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005ba6:	e7fe      	b.n	8005ba6 <HardFault_Handler+0x4>

08005ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005bac:	e7fe      	b.n	8005bac <MemManage_Handler+0x4>

08005bae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005bb2:	e7fe      	b.n	8005bb2 <BusFault_Handler+0x4>

08005bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005bb8:	e7fe      	b.n	8005bb8 <UsageFault_Handler+0x4>

08005bba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005bbe:	bf00      	nop
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr

08005bc8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG1_Pin);
 8005bcc:	2010      	movs	r0, #16
 8005bce:	f002 fc75 	bl	80084bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005bd2:	bf00      	nop
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005bdc:	4802      	ldr	r0, [pc, #8]	; (8005be8 <DMA1_Stream3_IRQHandler+0x10>)
 8005bde:	f002 f81b 	bl	8007c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005be2:	bf00      	nop
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	200010e8 	.word	0x200010e8

08005bec <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005bf0:	4802      	ldr	r0, [pc, #8]	; (8005bfc <DMA1_Stream6_IRQHandler+0x10>)
 8005bf2:	f002 f811 	bl	8007c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005bf6:	bf00      	nop
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20001088 	.word	0x20001088

08005c00 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005c04:	4802      	ldr	r0, [pc, #8]	; (8005c10 <CAN1_RX0_IRQHandler+0x10>)
 8005c06:	f001 fb2b 	bl	8007260 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8005c0a:	bf00      	nop
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	20000b98 	.word	0x20000b98

08005c14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG2_Pin);
 8005c18:	2020      	movs	r0, #32
 8005c1a:	f002 fc4f 	bl	80084bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG3_Pin);
 8005c1e:	2040      	movs	r0, #64	; 0x40
 8005c20:	f002 fc4c 	bl	80084bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG4_Pin);
 8005c24:	2080      	movs	r0, #128	; 0x80
 8005c26:	f002 fc49 	bl	80084bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005c2a:	bf00      	nop
 8005c2c:	bd80      	pop	{r7, pc}
	...

08005c30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005c34:	4802      	ldr	r0, [pc, #8]	; (8005c40 <USART2_IRQHandler+0x10>)
 8005c36:	f005 f897 	bl	800ad68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005c3a:	bf00      	nop
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	20001000 	.word	0x20001000

08005c44 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005c48:	4802      	ldr	r0, [pc, #8]	; (8005c54 <USART3_IRQHandler+0x10>)
 8005c4a:	f005 f88d 	bl	800ad68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005c4e:	bf00      	nop
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	20001044 	.word	0x20001044

08005c58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005c5c:	4802      	ldr	r0, [pc, #8]	; (8005c68 <TIM6_DAC_IRQHandler+0x10>)
 8005c5e:	f003 fd9e 	bl	800979e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005c62:	bf00      	nop
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	20000d5c 	.word	0x20000d5c

08005c6c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 8005c70:	4802      	ldr	r0, [pc, #8]	; (8005c7c <DMA2_Stream2_IRQHandler+0x10>)
 8005c72:	f001 ffd1 	bl	8007c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005c76:	bf00      	nop
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	20000e80 	.word	0x20000e80

08005c80 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8005c84:	4802      	ldr	r0, [pc, #8]	; (8005c90 <DMA2_Stream3_IRQHandler+0x10>)
 8005c86:	f001 ffc7 	bl	8007c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8005c8a:	bf00      	nop
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	20000ee0 	.word	0x20000ee0

08005c94 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch3);
 8005c98:	4802      	ldr	r0, [pc, #8]	; (8005ca4 <DMA2_Stream4_IRQHandler+0x10>)
 8005c9a:	f001 ffbd 	bl	8007c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8005c9e:	bf00      	nop
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20000f40 	.word	0x20000f40

08005ca8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch4_trig_com);
 8005cac:	4802      	ldr	r0, [pc, #8]	; (8005cb8 <DMA2_Stream7_IRQHandler+0x10>)
 8005cae:	f001 ffb3 	bl	8007c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8005cb2:	bf00      	nop
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	20000fa0 	.word	0x20000fa0

08005cbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	af00      	add	r7, sp, #0
	return 1;
 8005cc0:	2301      	movs	r3, #1
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <_kill>:

int _kill(int pid, int sig)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b082      	sub	sp, #8
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005cd6:	f00a f8f9 	bl	800fecc <__errno>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2216      	movs	r2, #22
 8005cde:	601a      	str	r2, [r3, #0]
	return -1;
 8005ce0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <_exit>:

void _exit (int status)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f7ff ffe7 	bl	8005ccc <_kill>
	while (1) {}		/* Make sure we hang here */
 8005cfe:	e7fe      	b.n	8005cfe <_exit+0x12>

08005d00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b086      	sub	sp, #24
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	617b      	str	r3, [r7, #20]
 8005d10:	e00a      	b.n	8005d28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005d12:	f3af 8000 	nop.w
 8005d16:	4601      	mov	r1, r0
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	1c5a      	adds	r2, r3, #1
 8005d1c:	60ba      	str	r2, [r7, #8]
 8005d1e:	b2ca      	uxtb	r2, r1
 8005d20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	3301      	adds	r3, #1
 8005d26:	617b      	str	r3, [r7, #20]
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	dbf0      	blt.n	8005d12 <_read+0x12>
	}

return len;
 8005d30:	687b      	ldr	r3, [r7, #4]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3718      	adds	r7, #24
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <_close>:
	}
	return len;
}

int _close(int file)
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b083      	sub	sp, #12
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
	return -1;
 8005d42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d62:	605a      	str	r2, [r3, #4]
	return 0;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <_isatty>:

int _isatty(int file)
{
 8005d72:	b480      	push	{r7}
 8005d74:	b083      	sub	sp, #12
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
	return 1;
 8005d7a:	2301      	movs	r3, #1
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	607a      	str	r2, [r7, #4]
	return 0;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3714      	adds	r7, #20
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
	...

08005da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005dac:	4a14      	ldr	r2, [pc, #80]	; (8005e00 <_sbrk+0x5c>)
 8005dae:	4b15      	ldr	r3, [pc, #84]	; (8005e04 <_sbrk+0x60>)
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005db8:	4b13      	ldr	r3, [pc, #76]	; (8005e08 <_sbrk+0x64>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d102      	bne.n	8005dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005dc0:	4b11      	ldr	r3, [pc, #68]	; (8005e08 <_sbrk+0x64>)
 8005dc2:	4a12      	ldr	r2, [pc, #72]	; (8005e0c <_sbrk+0x68>)
 8005dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005dc6:	4b10      	ldr	r3, [pc, #64]	; (8005e08 <_sbrk+0x64>)
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4413      	add	r3, r2
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d207      	bcs.n	8005de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005dd4:	f00a f87a 	bl	800fecc <__errno>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	220c      	movs	r2, #12
 8005ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005dde:	f04f 33ff 	mov.w	r3, #4294967295
 8005de2:	e009      	b.n	8005df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005de4:	4b08      	ldr	r3, [pc, #32]	; (8005e08 <_sbrk+0x64>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005dea:	4b07      	ldr	r3, [pc, #28]	; (8005e08 <_sbrk+0x64>)
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4413      	add	r3, r2
 8005df2:	4a05      	ldr	r2, [pc, #20]	; (8005e08 <_sbrk+0x64>)
 8005df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005df6:	68fb      	ldr	r3, [r7, #12]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3718      	adds	r7, #24
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	20020000 	.word	0x20020000
 8005e04:	00000400 	.word	0x00000400
 8005e08:	20000da4 	.word	0x20000da4
 8005e0c:	20005b70 	.word	0x20005b70

08005e10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005e10:	b480      	push	{r7}
 8005e12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e14:	4b06      	ldr	r3, [pc, #24]	; (8005e30 <SystemInit+0x20>)
 8005e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e1a:	4a05      	ldr	r2, [pc, #20]	; (8005e30 <SystemInit+0x20>)
 8005e1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005e24:	bf00      	nop
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	e000ed00 	.word	0xe000ed00

08005e34 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim8_ch3;
DMA_HandleTypeDef hdma_tim8_ch4_trig_com;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b096      	sub	sp, #88	; 0x58
 8005e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e3a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005e3e:	2200      	movs	r2, #0
 8005e40:	601a      	str	r2, [r3, #0]
 8005e42:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e44:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005e48:	2200      	movs	r2, #0
 8005e4a:	601a      	str	r2, [r3, #0]
 8005e4c:	605a      	str	r2, [r3, #4]
 8005e4e:	609a      	str	r2, [r3, #8]
 8005e50:	60da      	str	r2, [r3, #12]
 8005e52:	611a      	str	r2, [r3, #16]
 8005e54:	615a      	str	r2, [r3, #20]
 8005e56:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]
 8005e60:	605a      	str	r2, [r3, #4]
 8005e62:	609a      	str	r2, [r3, #8]
 8005e64:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005e66:	1d3b      	adds	r3, r7, #4
 8005e68:	2220      	movs	r2, #32
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f00a f95e 	bl	801012e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005e72:	4b47      	ldr	r3, [pc, #284]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005e74:	4a47      	ldr	r2, [pc, #284]	; (8005f94 <MX_TIM1_Init+0x160>)
 8005e76:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1680-1;
 8005e78:	4b45      	ldr	r3, [pc, #276]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005e7a:	f240 628f 	movw	r2, #1679	; 0x68f
 8005e7e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e80:	4b43      	ldr	r3, [pc, #268]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8005e86:	4b42      	ldr	r3, [pc, #264]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005e88:	2263      	movs	r2, #99	; 0x63
 8005e8a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e8c:	4b40      	ldr	r3, [pc, #256]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005e92:	4b3f      	ldr	r3, [pc, #252]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e98:	4b3d      	ldr	r3, [pc, #244]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005e9e:	483c      	ldr	r0, [pc, #240]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005ea0:	f003 f944 	bl	800912c <HAL_TIM_PWM_Init>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8005eaa:	f7ff fc71 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8005eae:	4838      	ldr	r0, [pc, #224]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005eb0:	f003 fc1c 	bl	80096ec <HAL_TIM_IC_Init>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d001      	beq.n	8005ebe <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8005eba:	f7ff fc69 	bl	8005790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005ec6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005eca:	4619      	mov	r1, r3
 8005ecc:	4830      	ldr	r0, [pc, #192]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005ece:	f004 fcdb 	bl	800a888 <HAL_TIMEx_MasterConfigSynchronization>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d001      	beq.n	8005edc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005ed8:	f7ff fc5a 	bl	8005790 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005edc:	2360      	movs	r3, #96	; 0x60
 8005ede:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005eec:	2300      	movs	r3, #0
 8005eee:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ef8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005efc:	2200      	movs	r2, #0
 8005efe:	4619      	mov	r1, r3
 8005f00:	4823      	ldr	r0, [pc, #140]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005f02:	f003 fdf1 	bl	8009ae8 <HAL_TIM_PWM_ConfigChannel>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d001      	beq.n	8005f10 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8005f0c:	f7ff fc40 	bl	8005790 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005f10:	2300      	movs	r3, #0
 8005f12:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005f14:	2301      	movs	r3, #1
 8005f16:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8005f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f24:	2204      	movs	r2, #4
 8005f26:	4619      	mov	r1, r3
 8005f28:	4819      	ldr	r0, [pc, #100]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005f2a:	f003 fd40 	bl	80099ae <HAL_TIM_IC_ConfigChannel>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d001      	beq.n	8005f38 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8005f34:	f7ff fc2c 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8005f38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f3c:	2208      	movs	r2, #8
 8005f3e:	4619      	mov	r1, r3
 8005f40:	4813      	ldr	r0, [pc, #76]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005f42:	f003 fd34 	bl	80099ae <HAL_TIM_IC_ConfigChannel>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8005f4c:	f7ff fc20 	bl	8005790 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005f50:	2300      	movs	r3, #0
 8005f52:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005f54:	2300      	movs	r3, #0
 8005f56:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005f60:	2300      	movs	r3, #0
 8005f62:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005f64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f68:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005f6e:	1d3b      	adds	r3, r7, #4
 8005f70:	4619      	mov	r1, r3
 8005f72:	4807      	ldr	r0, [pc, #28]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005f74:	f004 fd04 	bl	800a980 <HAL_TIMEx_ConfigBreakDeadTime>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d001      	beq.n	8005f82 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8005f7e:	f7ff fc07 	bl	8005790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005f82:	4803      	ldr	r0, [pc, #12]	; (8005f90 <MX_TIM1_Init+0x15c>)
 8005f84:	f000 faca 	bl	800651c <HAL_TIM_MspPostInit>

}
 8005f88:	bf00      	nop
 8005f8a:	3758      	adds	r7, #88	; 0x58
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	20000da8 	.word	0x20000da8
 8005f94:	40010000 	.word	0x40010000

08005f98 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b08a      	sub	sp, #40	; 0x28
 8005f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005f9e:	f107 0318 	add.w	r3, r7, #24
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	605a      	str	r2, [r3, #4]
 8005fa8:	609a      	str	r2, [r3, #8]
 8005faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005fac:	f107 0310 	add.w	r3, r7, #16
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005fb6:	463b      	mov	r3, r7
 8005fb8:	2200      	movs	r2, #0
 8005fba:	601a      	str	r2, [r3, #0]
 8005fbc:	605a      	str	r2, [r3, #4]
 8005fbe:	609a      	str	r2, [r3, #8]
 8005fc0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005fc2:	4b31      	ldr	r3, [pc, #196]	; (8006088 <MX_TIM3_Init+0xf0>)
 8005fc4:	4a31      	ldr	r2, [pc, #196]	; (800608c <MX_TIM3_Init+0xf4>)
 8005fc6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005fc8:	4b2f      	ldr	r3, [pc, #188]	; (8006088 <MX_TIM3_Init+0xf0>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005fce:	4b2e      	ldr	r3, [pc, #184]	; (8006088 <MX_TIM3_Init+0xf0>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005fd4:	4b2c      	ldr	r3, [pc, #176]	; (8006088 <MX_TIM3_Init+0xf0>)
 8005fd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005fda:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005fdc:	4b2a      	ldr	r3, [pc, #168]	; (8006088 <MX_TIM3_Init+0xf0>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005fe2:	4b29      	ldr	r3, [pc, #164]	; (8006088 <MX_TIM3_Init+0xf0>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005fe8:	4827      	ldr	r0, [pc, #156]	; (8006088 <MX_TIM3_Init+0xf0>)
 8005fea:	f002 ffdf 	bl	8008fac <HAL_TIM_Base_Init>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d001      	beq.n	8005ff8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8005ff4:	f7ff fbcc 	bl	8005790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ffc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005ffe:	f107 0318 	add.w	r3, r7, #24
 8006002:	4619      	mov	r1, r3
 8006004:	4820      	ldr	r0, [pc, #128]	; (8006088 <MX_TIM3_Init+0xf0>)
 8006006:	f003 fe31 	bl	8009c6c <HAL_TIM_ConfigClockSource>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8006010:	f7ff fbbe 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8006014:	481c      	ldr	r0, [pc, #112]	; (8006088 <MX_TIM3_Init+0xf0>)
 8006016:	f003 fb69 	bl	80096ec <HAL_TIM_IC_Init>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d001      	beq.n	8006024 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8006020:	f7ff fbb6 	bl	8005790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006024:	2300      	movs	r3, #0
 8006026:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006028:	2300      	movs	r3, #0
 800602a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800602c:	f107 0310 	add.w	r3, r7, #16
 8006030:	4619      	mov	r1, r3
 8006032:	4815      	ldr	r0, [pc, #84]	; (8006088 <MX_TIM3_Init+0xf0>)
 8006034:	f004 fc28 	bl	800a888 <HAL_TIMEx_MasterConfigSynchronization>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800603e:	f7ff fba7 	bl	8005790 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8006042:	2300      	movs	r3, #0
 8006044:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8006046:	2301      	movs	r3, #1
 8006048:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800604a:	2300      	movs	r3, #0
 800604c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800604e:	2300      	movs	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8006052:	463b      	mov	r3, r7
 8006054:	2208      	movs	r2, #8
 8006056:	4619      	mov	r1, r3
 8006058:	480b      	ldr	r0, [pc, #44]	; (8006088 <MX_TIM3_Init+0xf0>)
 800605a:	f003 fca8 	bl	80099ae <HAL_TIM_IC_ConfigChannel>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d001      	beq.n	8006068 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8006064:	f7ff fb94 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8006068:	463b      	mov	r3, r7
 800606a:	220c      	movs	r2, #12
 800606c:	4619      	mov	r1, r3
 800606e:	4806      	ldr	r0, [pc, #24]	; (8006088 <MX_TIM3_Init+0xf0>)
 8006070:	f003 fc9d 	bl	80099ae <HAL_TIM_IC_ConfigChannel>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 800607a:	f7ff fb89 	bl	8005790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800607e:	bf00      	nop
 8006080:	3728      	adds	r7, #40	; 0x28
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	20000df0 	.word	0x20000df0
 800608c:	40000400 	.word	0x40000400

08006090 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b096      	sub	sp, #88	; 0x58
 8006094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006096:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]
 800609e:	605a      	str	r2, [r3, #4]
 80060a0:	609a      	str	r2, [r3, #8]
 80060a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80060a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80060a8:	2200      	movs	r2, #0
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80060ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060b2:	2200      	movs	r2, #0
 80060b4:	601a      	str	r2, [r3, #0]
 80060b6:	605a      	str	r2, [r3, #4]
 80060b8:	609a      	str	r2, [r3, #8]
 80060ba:	60da      	str	r2, [r3, #12]
 80060bc:	611a      	str	r2, [r3, #16]
 80060be:	615a      	str	r2, [r3, #20]
 80060c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80060c2:	1d3b      	adds	r3, r7, #4
 80060c4:	2220      	movs	r2, #32
 80060c6:	2100      	movs	r1, #0
 80060c8:	4618      	mov	r0, r3
 80060ca:	f00a f830 	bl	801012e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80060ce:	4b50      	ldr	r3, [pc, #320]	; (8006210 <MX_TIM8_Init+0x180>)
 80060d0:	4a50      	ldr	r2, [pc, #320]	; (8006214 <MX_TIM8_Init+0x184>)
 80060d2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 80060d4:	4b4e      	ldr	r3, [pc, #312]	; (8006210 <MX_TIM8_Init+0x180>)
 80060d6:	2201      	movs	r2, #1
 80060d8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80060da:	4b4d      	ldr	r3, [pc, #308]	; (8006210 <MX_TIM8_Init+0x180>)
 80060dc:	2200      	movs	r2, #0
 80060de:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 104;
 80060e0:	4b4b      	ldr	r3, [pc, #300]	; (8006210 <MX_TIM8_Init+0x180>)
 80060e2:	2268      	movs	r2, #104	; 0x68
 80060e4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80060e6:	4b4a      	ldr	r3, [pc, #296]	; (8006210 <MX_TIM8_Init+0x180>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80060ec:	4b48      	ldr	r3, [pc, #288]	; (8006210 <MX_TIM8_Init+0x180>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80060f2:	4b47      	ldr	r3, [pc, #284]	; (8006210 <MX_TIM8_Init+0x180>)
 80060f4:	2200      	movs	r2, #0
 80060f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80060f8:	4845      	ldr	r0, [pc, #276]	; (8006210 <MX_TIM8_Init+0x180>)
 80060fa:	f002 ff57 	bl	8008fac <HAL_TIM_Base_Init>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d001      	beq.n	8006108 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8006104:	f7ff fb44 	bl	8005790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006108:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800610c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800610e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006112:	4619      	mov	r1, r3
 8006114:	483e      	ldr	r0, [pc, #248]	; (8006210 <MX_TIM8_Init+0x180>)
 8006116:	f003 fda9 	bl	8009c6c <HAL_TIM_ConfigClockSource>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8006120:	f7ff fb36 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006124:	483a      	ldr	r0, [pc, #232]	; (8006210 <MX_TIM8_Init+0x180>)
 8006126:	f003 f801 	bl	800912c <HAL_TIM_PWM_Init>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d001      	beq.n	8006134 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8006130:	f7ff fb2e 	bl	8005790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006134:	2300      	movs	r3, #0
 8006136:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006138:	2300      	movs	r3, #0
 800613a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800613c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006140:	4619      	mov	r1, r3
 8006142:	4833      	ldr	r0, [pc, #204]	; (8006210 <MX_TIM8_Init+0x180>)
 8006144:	f004 fba0 	bl	800a888 <HAL_TIMEx_MasterConfigSynchronization>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800614e:	f7ff fb1f 	bl	8005790 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006152:	2360      	movs	r3, #96	; 0x60
 8006154:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8006156:	2300      	movs	r3, #0
 8006158:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800615a:	2300      	movs	r3, #0
 800615c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800615e:	2300      	movs	r3, #0
 8006160:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006162:	2300      	movs	r3, #0
 8006164:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006166:	2300      	movs	r3, #0
 8006168:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800616a:	2300      	movs	r3, #0
 800616c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800616e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006172:	2200      	movs	r2, #0
 8006174:	4619      	mov	r1, r3
 8006176:	4826      	ldr	r0, [pc, #152]	; (8006210 <MX_TIM8_Init+0x180>)
 8006178:	f003 fcb6 	bl	8009ae8 <HAL_TIM_PWM_ConfigChannel>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8006182:	f7ff fb05 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006186:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800618a:	2204      	movs	r2, #4
 800618c:	4619      	mov	r1, r3
 800618e:	4820      	ldr	r0, [pc, #128]	; (8006210 <MX_TIM8_Init+0x180>)
 8006190:	f003 fcaa 	bl	8009ae8 <HAL_TIM_PWM_ConfigChannel>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800619a:	f7ff faf9 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800619e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061a2:	2208      	movs	r2, #8
 80061a4:	4619      	mov	r1, r3
 80061a6:	481a      	ldr	r0, [pc, #104]	; (8006210 <MX_TIM8_Init+0x180>)
 80061a8:	f003 fc9e 	bl	8009ae8 <HAL_TIM_PWM_ConfigChannel>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d001      	beq.n	80061b6 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 80061b2:	f7ff faed 	bl	8005790 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80061b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061ba:	220c      	movs	r2, #12
 80061bc:	4619      	mov	r1, r3
 80061be:	4814      	ldr	r0, [pc, #80]	; (8006210 <MX_TIM8_Init+0x180>)
 80061c0:	f003 fc92 	bl	8009ae8 <HAL_TIM_PWM_ConfigChannel>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 80061ca:	f7ff fae1 	bl	8005790 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80061ce:	2300      	movs	r3, #0
 80061d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80061d2:	2300      	movs	r3, #0
 80061d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80061d6:	2300      	movs	r3, #0
 80061d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80061da:	2300      	movs	r3, #0
 80061dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80061de:	2300      	movs	r3, #0
 80061e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80061e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80061e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80061e8:	2300      	movs	r3, #0
 80061ea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80061ec:	1d3b      	adds	r3, r7, #4
 80061ee:	4619      	mov	r1, r3
 80061f0:	4807      	ldr	r0, [pc, #28]	; (8006210 <MX_TIM8_Init+0x180>)
 80061f2:	f004 fbc5 	bl	800a980 <HAL_TIMEx_ConfigBreakDeadTime>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 80061fc:	f7ff fac8 	bl	8005790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8006200:	4803      	ldr	r0, [pc, #12]	; (8006210 <MX_TIM8_Init+0x180>)
 8006202:	f000 f98b 	bl	800651c <HAL_TIM_MspPostInit>

}
 8006206:	bf00      	nop
 8006208:	3758      	adds	r7, #88	; 0x58
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	20000e38 	.word	0x20000e38
 8006214:	40010400 	.word	0x40010400

08006218 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b08a      	sub	sp, #40	; 0x28
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006220:	f107 0314 	add.w	r3, r7, #20
 8006224:	2200      	movs	r2, #0
 8006226:	601a      	str	r2, [r3, #0]
 8006228:	605a      	str	r2, [r3, #4]
 800622a:	609a      	str	r2, [r3, #8]
 800622c:	60da      	str	r2, [r3, #12]
 800622e:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a19      	ldr	r2, [pc, #100]	; (800629c <HAL_TIM_PWM_MspInit+0x84>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d12c      	bne.n	8006294 <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800623a:	2300      	movs	r3, #0
 800623c:	613b      	str	r3, [r7, #16]
 800623e:	4b18      	ldr	r3, [pc, #96]	; (80062a0 <HAL_TIM_PWM_MspInit+0x88>)
 8006240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006242:	4a17      	ldr	r2, [pc, #92]	; (80062a0 <HAL_TIM_PWM_MspInit+0x88>)
 8006244:	f043 0301 	orr.w	r3, r3, #1
 8006248:	6453      	str	r3, [r2, #68]	; 0x44
 800624a:	4b15      	ldr	r3, [pc, #84]	; (80062a0 <HAL_TIM_PWM_MspInit+0x88>)
 800624c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	613b      	str	r3, [r7, #16]
 8006254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006256:	2300      	movs	r3, #0
 8006258:	60fb      	str	r3, [r7, #12]
 800625a:	4b11      	ldr	r3, [pc, #68]	; (80062a0 <HAL_TIM_PWM_MspInit+0x88>)
 800625c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625e:	4a10      	ldr	r2, [pc, #64]	; (80062a0 <HAL_TIM_PWM_MspInit+0x88>)
 8006260:	f043 0301 	orr.w	r3, r3, #1
 8006264:	6313      	str	r3, [r2, #48]	; 0x30
 8006266:	4b0e      	ldr	r3, [pc, #56]	; (80062a0 <HAL_TIM_PWM_MspInit+0x88>)
 8006268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006272:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006276:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006278:	2302      	movs	r3, #2
 800627a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800627c:	2300      	movs	r3, #0
 800627e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006280:	2300      	movs	r3, #0
 8006282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006284:	2301      	movs	r3, #1
 8006286:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006288:	f107 0314 	add.w	r3, r7, #20
 800628c:	4619      	mov	r1, r3
 800628e:	4805      	ldr	r0, [pc, #20]	; (80062a4 <HAL_TIM_PWM_MspInit+0x8c>)
 8006290:	f001 ff2c 	bl	80080ec <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006294:	bf00      	nop
 8006296:	3728      	adds	r7, #40	; 0x28
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	40010000 	.word	0x40010000
 80062a0:	40023800 	.word	0x40023800
 80062a4:	40020000 	.word	0x40020000

080062a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08a      	sub	sp, #40	; 0x28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062b0:	f107 0314 	add.w	r3, r7, #20
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]
 80062b8:	605a      	str	r2, [r3, #4]
 80062ba:	609a      	str	r2, [r3, #8]
 80062bc:	60da      	str	r2, [r3, #12]
 80062be:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a89      	ldr	r2, [pc, #548]	; (80064ec <HAL_TIM_Base_MspInit+0x244>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d12c      	bne.n	8006324 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80062ca:	2300      	movs	r3, #0
 80062cc:	613b      	str	r3, [r7, #16]
 80062ce:	4b88      	ldr	r3, [pc, #544]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	4a87      	ldr	r2, [pc, #540]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 80062d4:	f043 0302 	orr.w	r3, r3, #2
 80062d8:	6413      	str	r3, [r2, #64]	; 0x40
 80062da:	4b85      	ldr	r3, [pc, #532]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 80062dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	613b      	str	r3, [r7, #16]
 80062e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062e6:	2300      	movs	r3, #0
 80062e8:	60fb      	str	r3, [r7, #12]
 80062ea:	4b81      	ldr	r3, [pc, #516]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 80062ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ee:	4a80      	ldr	r2, [pc, #512]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 80062f0:	f043 0302 	orr.w	r3, r3, #2
 80062f4:	6313      	str	r3, [r2, #48]	; 0x30
 80062f6:	4b7e      	ldr	r3, [pc, #504]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 80062f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fa:	f003 0302 	and.w	r3, r3, #2
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006302:	2303      	movs	r3, #3
 8006304:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006306:	2302      	movs	r3, #2
 8006308:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800630a:	2300      	movs	r3, #0
 800630c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800630e:	2300      	movs	r3, #0
 8006310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006312:	2302      	movs	r3, #2
 8006314:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006316:	f107 0314 	add.w	r3, r7, #20
 800631a:	4619      	mov	r1, r3
 800631c:	4875      	ldr	r0, [pc, #468]	; (80064f4 <HAL_TIM_Base_MspInit+0x24c>)
 800631e:	f001 fee5 	bl	80080ec <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8006322:	e0df      	b.n	80064e4 <HAL_TIM_Base_MspInit+0x23c>
  else if(tim_baseHandle->Instance==TIM8)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a73      	ldr	r2, [pc, #460]	; (80064f8 <HAL_TIM_Base_MspInit+0x250>)
 800632a:	4293      	cmp	r3, r2
 800632c:	f040 80da 	bne.w	80064e4 <HAL_TIM_Base_MspInit+0x23c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8006330:	2300      	movs	r3, #0
 8006332:	60bb      	str	r3, [r7, #8]
 8006334:	4b6e      	ldr	r3, [pc, #440]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 8006336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006338:	4a6d      	ldr	r2, [pc, #436]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 800633a:	f043 0302 	orr.w	r3, r3, #2
 800633e:	6453      	str	r3, [r2, #68]	; 0x44
 8006340:	4b6b      	ldr	r3, [pc, #428]	; (80064f0 <HAL_TIM_Base_MspInit+0x248>)
 8006342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006344:	f003 0302 	and.w	r3, r3, #2
 8006348:	60bb      	str	r3, [r7, #8]
 800634a:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 800634c:	4b6b      	ldr	r3, [pc, #428]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 800634e:	4a6c      	ldr	r2, [pc, #432]	; (8006500 <HAL_TIM_Base_MspInit+0x258>)
 8006350:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 8006352:	4b6a      	ldr	r3, [pc, #424]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006354:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8006358:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800635a:	4b68      	ldr	r3, [pc, #416]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 800635c:	2240      	movs	r2, #64	; 0x40
 800635e:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006360:	4b66      	ldr	r3, [pc, #408]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006362:	2200      	movs	r2, #0
 8006364:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006366:	4b65      	ldr	r3, [pc, #404]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006368:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800636c:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800636e:	4b63      	ldr	r3, [pc, #396]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006370:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006374:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006376:	4b61      	ldr	r3, [pc, #388]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006378:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800637c:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 800637e:	4b5f      	ldr	r3, [pc, #380]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006380:	2200      	movs	r2, #0
 8006382:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006384:	4b5d      	ldr	r3, [pc, #372]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006386:	2200      	movs	r2, #0
 8006388:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800638a:	4b5c      	ldr	r3, [pc, #368]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 800638c:	2200      	movs	r2, #0
 800638e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 8006390:	485a      	ldr	r0, [pc, #360]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 8006392:	f001 faa9 	bl	80078e8 <HAL_DMA_Init>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <HAL_TIM_Base_MspInit+0xf8>
      Error_Handler();
 800639c:	f7ff f9f8 	bl	8005790 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a56      	ldr	r2, [pc, #344]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 80063a4:	625a      	str	r2, [r3, #36]	; 0x24
 80063a6:	4a55      	ldr	r2, [pc, #340]	; (80064fc <HAL_TIM_Base_MspInit+0x254>)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch2.Instance = DMA2_Stream3;
 80063ac:	4b55      	ldr	r3, [pc, #340]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063ae:	4a56      	ldr	r2, [pc, #344]	; (8006508 <HAL_TIM_Base_MspInit+0x260>)
 80063b0:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Channel = DMA_CHANNEL_7;
 80063b2:	4b54      	ldr	r3, [pc, #336]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063b4:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80063b8:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80063ba:	4b52      	ldr	r3, [pc, #328]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063bc:	2240      	movs	r2, #64	; 0x40
 80063be:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80063c0:	4b50      	ldr	r3, [pc, #320]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063c2:	2200      	movs	r2, #0
 80063c4:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80063c6:	4b4f      	ldr	r3, [pc, #316]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80063cc:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80063ce:	4b4d      	ldr	r3, [pc, #308]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063d4:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80063d6:	4b4b      	ldr	r3, [pc, #300]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80063dc:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 80063de:	4b49      	ldr	r3, [pc, #292]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063e0:	2200      	movs	r2, #0
 80063e2:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80063e4:	4b47      	ldr	r3, [pc, #284]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063e6:	2200      	movs	r2, #0
 80063e8:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80063ea:	4b46      	ldr	r3, [pc, #280]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 80063f0:	4844      	ldr	r0, [pc, #272]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 80063f2:	f001 fa79 	bl	80078e8 <HAL_DMA_Init>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d001      	beq.n	8006400 <HAL_TIM_Base_MspInit+0x158>
      Error_Handler();
 80063fc:	f7ff f9c8 	bl	8005790 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a40      	ldr	r2, [pc, #256]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 8006404:	629a      	str	r2, [r3, #40]	; 0x28
 8006406:	4a3f      	ldr	r2, [pc, #252]	; (8006504 <HAL_TIM_Base_MspInit+0x25c>)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch3.Instance = DMA2_Stream4;
 800640c:	4b3f      	ldr	r3, [pc, #252]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 800640e:	4a40      	ldr	r2, [pc, #256]	; (8006510 <HAL_TIM_Base_MspInit+0x268>)
 8006410:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch3.Init.Channel = DMA_CHANNEL_7;
 8006412:	4b3e      	ldr	r3, [pc, #248]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006414:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8006418:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800641a:	4b3c      	ldr	r3, [pc, #240]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 800641c:	2240      	movs	r2, #64	; 0x40
 800641e:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8006420:	4b3a      	ldr	r3, [pc, #232]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006422:	2200      	movs	r2, #0
 8006424:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8006426:	4b39      	ldr	r3, [pc, #228]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006428:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800642c:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800642e:	4b37      	ldr	r3, [pc, #220]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006430:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006434:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006436:	4b35      	ldr	r3, [pc, #212]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006438:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800643c:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch3.Init.Mode = DMA_NORMAL;
 800643e:	4b33      	ldr	r3, [pc, #204]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006440:	2200      	movs	r2, #0
 8006442:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8006444:	4b31      	ldr	r3, [pc, #196]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006446:	2200      	movs	r2, #0
 8006448:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800644a:	4b30      	ldr	r3, [pc, #192]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 800644c:	2200      	movs	r2, #0
 800644e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 8006450:	482e      	ldr	r0, [pc, #184]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006452:	f001 fa49 	bl	80078e8 <HAL_DMA_Init>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <HAL_TIM_Base_MspInit+0x1b8>
      Error_Handler();
 800645c:	f7ff f998 	bl	8005790 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a2a      	ldr	r2, [pc, #168]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006464:	62da      	str	r2, [r3, #44]	; 0x2c
 8006466:	4a29      	ldr	r2, [pc, #164]	; (800650c <HAL_TIM_Base_MspInit+0x264>)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim8_ch4_trig_com.Instance = DMA2_Stream7;
 800646c:	4b29      	ldr	r3, [pc, #164]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 800646e:	4a2a      	ldr	r2, [pc, #168]	; (8006518 <HAL_TIM_Base_MspInit+0x270>)
 8006470:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 8006472:	4b28      	ldr	r3, [pc, #160]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 8006474:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8006478:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800647a:	4b26      	ldr	r3, [pc, #152]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 800647c:	2240      	movs	r2, #64	; 0x40
 800647e:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8006480:	4b24      	ldr	r3, [pc, #144]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 8006482:	2200      	movs	r2, #0
 8006484:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8006486:	4b23      	ldr	r3, [pc, #140]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 8006488:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800648c:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800648e:	4b21      	ldr	r3, [pc, #132]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 8006490:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006494:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006496:	4b1f      	ldr	r3, [pc, #124]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 8006498:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800649c:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch4_trig_com.Init.Mode = DMA_NORMAL;
 800649e:	4b1d      	ldr	r3, [pc, #116]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064a0:	2200      	movs	r2, #0
 80064a2:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 80064a4:	4b1b      	ldr	r3, [pc, #108]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064a6:	2200      	movs	r2, #0
 80064a8:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80064aa:	4b1a      	ldr	r3, [pc, #104]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064ac:	2200      	movs	r2, #0
 80064ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 80064b0:	4818      	ldr	r0, [pc, #96]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064b2:	f001 fa19 	bl	80078e8 <HAL_DMA_Init>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d001      	beq.n	80064c0 <HAL_TIM_Base_MspInit+0x218>
      Error_Handler();
 80064bc:	f7ff f968 	bl	8005790 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a14      	ldr	r2, [pc, #80]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064c4:	631a      	str	r2, [r3, #48]	; 0x30
 80064c6:	4a13      	ldr	r2, [pc, #76]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a11      	ldr	r2, [pc, #68]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064d0:	639a      	str	r2, [r3, #56]	; 0x38
 80064d2:	4a10      	ldr	r2, [pc, #64]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a0e      	ldr	r2, [pc, #56]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064dc:	635a      	str	r2, [r3, #52]	; 0x34
 80064de:	4a0d      	ldr	r2, [pc, #52]	; (8006514 <HAL_TIM_Base_MspInit+0x26c>)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80064e4:	bf00      	nop
 80064e6:	3728      	adds	r7, #40	; 0x28
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	40000400 	.word	0x40000400
 80064f0:	40023800 	.word	0x40023800
 80064f4:	40020400 	.word	0x40020400
 80064f8:	40010400 	.word	0x40010400
 80064fc:	20000e80 	.word	0x20000e80
 8006500:	40026440 	.word	0x40026440
 8006504:	20000ee0 	.word	0x20000ee0
 8006508:	40026458 	.word	0x40026458
 800650c:	20000f40 	.word	0x20000f40
 8006510:	40026470 	.word	0x40026470
 8006514:	20000fa0 	.word	0x20000fa0
 8006518:	400264b8 	.word	0x400264b8

0800651c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b08a      	sub	sp, #40	; 0x28
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006524:	f107 0314 	add.w	r3, r7, #20
 8006528:	2200      	movs	r2, #0
 800652a:	601a      	str	r2, [r3, #0]
 800652c:	605a      	str	r2, [r3, #4]
 800652e:	609a      	str	r2, [r3, #8]
 8006530:	60da      	str	r2, [r3, #12]
 8006532:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a25      	ldr	r2, [pc, #148]	; (80065d0 <HAL_TIM_MspPostInit+0xb4>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d11f      	bne.n	800657e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800653e:	2300      	movs	r3, #0
 8006540:	613b      	str	r3, [r7, #16]
 8006542:	4b24      	ldr	r3, [pc, #144]	; (80065d4 <HAL_TIM_MspPostInit+0xb8>)
 8006544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006546:	4a23      	ldr	r2, [pc, #140]	; (80065d4 <HAL_TIM_MspPostInit+0xb8>)
 8006548:	f043 0301 	orr.w	r3, r3, #1
 800654c:	6313      	str	r3, [r2, #48]	; 0x30
 800654e:	4b21      	ldr	r3, [pc, #132]	; (80065d4 <HAL_TIM_MspPostInit+0xb8>)
 8006550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	613b      	str	r3, [r7, #16]
 8006558:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800655a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800655e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006560:	2302      	movs	r3, #2
 8006562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006564:	2300      	movs	r3, #0
 8006566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006568:	2300      	movs	r3, #0
 800656a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800656c:	2301      	movs	r3, #1
 800656e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006570:	f107 0314 	add.w	r3, r7, #20
 8006574:	4619      	mov	r1, r3
 8006576:	4818      	ldr	r0, [pc, #96]	; (80065d8 <HAL_TIM_MspPostInit+0xbc>)
 8006578:	f001 fdb8 	bl	80080ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800657c:	e023      	b.n	80065c6 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a16      	ldr	r2, [pc, #88]	; (80065dc <HAL_TIM_MspPostInit+0xc0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d11e      	bne.n	80065c6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006588:	2300      	movs	r3, #0
 800658a:	60fb      	str	r3, [r7, #12]
 800658c:	4b11      	ldr	r3, [pc, #68]	; (80065d4 <HAL_TIM_MspPostInit+0xb8>)
 800658e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006590:	4a10      	ldr	r2, [pc, #64]	; (80065d4 <HAL_TIM_MspPostInit+0xb8>)
 8006592:	f043 0304 	orr.w	r3, r3, #4
 8006596:	6313      	str	r3, [r2, #48]	; 0x30
 8006598:	4b0e      	ldr	r3, [pc, #56]	; (80065d4 <HAL_TIM_MspPostInit+0xb8>)
 800659a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800659c:	f003 0304 	and.w	r3, r3, #4
 80065a0:	60fb      	str	r3, [r7, #12]
 80065a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80065a4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80065a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065aa:	2302      	movs	r3, #2
 80065ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065ae:	2300      	movs	r3, #0
 80065b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065b2:	2300      	movs	r3, #0
 80065b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80065b6:	2303      	movs	r3, #3
 80065b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80065ba:	f107 0314 	add.w	r3, r7, #20
 80065be:	4619      	mov	r1, r3
 80065c0:	4807      	ldr	r0, [pc, #28]	; (80065e0 <HAL_TIM_MspPostInit+0xc4>)
 80065c2:	f001 fd93 	bl	80080ec <HAL_GPIO_Init>
}
 80065c6:	bf00      	nop
 80065c8:	3728      	adds	r7, #40	; 0x28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	40010000 	.word	0x40010000
 80065d4:	40023800 	.word	0x40023800
 80065d8:	40020000 	.word	0x40020000
 80065dc:	40010400 	.word	0x40010400
 80065e0:	40020800 	.word	0x40020800

080065e4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80065e8:	4b11      	ldr	r3, [pc, #68]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 80065ea:	4a12      	ldr	r2, [pc, #72]	; (8006634 <MX_USART2_UART_Init+0x50>)
 80065ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80065ee:	4b10      	ldr	r3, [pc, #64]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 80065f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80065f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80065f6:	4b0e      	ldr	r3, [pc, #56]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80065fc:	4b0c      	ldr	r3, [pc, #48]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 80065fe:	2200      	movs	r2, #0
 8006600:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006602:	4b0b      	ldr	r3, [pc, #44]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 8006604:	2200      	movs	r2, #0
 8006606:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006608:	4b09      	ldr	r3, [pc, #36]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 800660a:	220c      	movs	r2, #12
 800660c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800660e:	4b08      	ldr	r3, [pc, #32]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 8006610:	2200      	movs	r2, #0
 8006612:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006614:	4b06      	ldr	r3, [pc, #24]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 8006616:	2200      	movs	r2, #0
 8006618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800661a:	4805      	ldr	r0, [pc, #20]	; (8006630 <MX_USART2_UART_Init+0x4c>)
 800661c:	f004 fa16 	bl	800aa4c <HAL_UART_Init>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006626:	f7ff f8b3 	bl	8005790 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800662a:	bf00      	nop
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	20001000 	.word	0x20001000
 8006634:	40004400 	.word	0x40004400

08006638 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800663c:	4b11      	ldr	r3, [pc, #68]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 800663e:	4a12      	ldr	r2, [pc, #72]	; (8006688 <MX_USART3_UART_Init+0x50>)
 8006640:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8006642:	4b10      	ldr	r3, [pc, #64]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 8006644:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006648:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800664a:	4b0e      	ldr	r3, [pc, #56]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 800664c:	2200      	movs	r2, #0
 800664e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006650:	4b0c      	ldr	r3, [pc, #48]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 8006652:	2200      	movs	r2, #0
 8006654:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006656:	4b0b      	ldr	r3, [pc, #44]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 8006658:	2200      	movs	r2, #0
 800665a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800665c:	4b09      	ldr	r3, [pc, #36]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 800665e:	220c      	movs	r2, #12
 8006660:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006662:	4b08      	ldr	r3, [pc, #32]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 8006664:	2200      	movs	r2, #0
 8006666:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006668:	4b06      	ldr	r3, [pc, #24]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 800666a:	2200      	movs	r2, #0
 800666c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800666e:	4805      	ldr	r0, [pc, #20]	; (8006684 <MX_USART3_UART_Init+0x4c>)
 8006670:	f004 f9ec 	bl	800aa4c <HAL_UART_Init>
 8006674:	4603      	mov	r3, r0
 8006676:	2b00      	cmp	r3, #0
 8006678:	d001      	beq.n	800667e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800667a:	f7ff f889 	bl	8005790 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800667e:	bf00      	nop
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20001044 	.word	0x20001044
 8006688:	40004800 	.word	0x40004800

0800668c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b08c      	sub	sp, #48	; 0x30
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006694:	f107 031c 	add.w	r3, r7, #28
 8006698:	2200      	movs	r2, #0
 800669a:	601a      	str	r2, [r3, #0]
 800669c:	605a      	str	r2, [r3, #4]
 800669e:	609a      	str	r2, [r3, #8]
 80066a0:	60da      	str	r2, [r3, #12]
 80066a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a68      	ldr	r2, [pc, #416]	; (800684c <HAL_UART_MspInit+0x1c0>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d162      	bne.n	8006774 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80066ae:	2300      	movs	r3, #0
 80066b0:	61bb      	str	r3, [r7, #24]
 80066b2:	4b67      	ldr	r3, [pc, #412]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80066b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b6:	4a66      	ldr	r2, [pc, #408]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80066b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066bc:	6413      	str	r3, [r2, #64]	; 0x40
 80066be:	4b64      	ldr	r3, [pc, #400]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80066c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066c6:	61bb      	str	r3, [r7, #24]
 80066c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066ca:	2300      	movs	r3, #0
 80066cc:	617b      	str	r3, [r7, #20]
 80066ce:	4b60      	ldr	r3, [pc, #384]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80066d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d2:	4a5f      	ldr	r2, [pc, #380]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80066d4:	f043 0301 	orr.w	r3, r3, #1
 80066d8:	6313      	str	r3, [r2, #48]	; 0x30
 80066da:	4b5d      	ldr	r3, [pc, #372]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80066dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066de:	f003 0301 	and.w	r3, r3, #1
 80066e2:	617b      	str	r3, [r7, #20]
 80066e4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80066e6:	230c      	movs	r3, #12
 80066e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066ea:	2302      	movs	r3, #2
 80066ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066ee:	2300      	movs	r3, #0
 80066f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066f2:	2303      	movs	r3, #3
 80066f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80066f6:	2307      	movs	r3, #7
 80066f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066fa:	f107 031c 	add.w	r3, r7, #28
 80066fe:	4619      	mov	r1, r3
 8006700:	4854      	ldr	r0, [pc, #336]	; (8006854 <HAL_UART_MspInit+0x1c8>)
 8006702:	f001 fcf3 	bl	80080ec <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8006706:	4b54      	ldr	r3, [pc, #336]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 8006708:	4a54      	ldr	r2, [pc, #336]	; (800685c <HAL_UART_MspInit+0x1d0>)
 800670a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800670c:	4b52      	ldr	r3, [pc, #328]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 800670e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006712:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006714:	4b50      	ldr	r3, [pc, #320]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 8006716:	2240      	movs	r2, #64	; 0x40
 8006718:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800671a:	4b4f      	ldr	r3, [pc, #316]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 800671c:	2200      	movs	r2, #0
 800671e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006720:	4b4d      	ldr	r3, [pc, #308]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 8006722:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006726:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006728:	4b4b      	ldr	r3, [pc, #300]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 800672a:	2200      	movs	r2, #0
 800672c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800672e:	4b4a      	ldr	r3, [pc, #296]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 8006730:	2200      	movs	r2, #0
 8006732:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006734:	4b48      	ldr	r3, [pc, #288]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 8006736:	2200      	movs	r2, #0
 8006738:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800673a:	4b47      	ldr	r3, [pc, #284]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 800673c:	2200      	movs	r2, #0
 800673e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006740:	4b45      	ldr	r3, [pc, #276]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 8006742:	2200      	movs	r2, #0
 8006744:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006746:	4844      	ldr	r0, [pc, #272]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 8006748:	f001 f8ce 	bl	80078e8 <HAL_DMA_Init>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8006752:	f7ff f81d 	bl	8005790 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a3f      	ldr	r2, [pc, #252]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 800675a:	635a      	str	r2, [r3, #52]	; 0x34
 800675c:	4a3e      	ldr	r2, [pc, #248]	; (8006858 <HAL_UART_MspInit+0x1cc>)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006762:	2200      	movs	r2, #0
 8006764:	2105      	movs	r1, #5
 8006766:	2026      	movs	r0, #38	; 0x26
 8006768:	f001 f886 	bl	8007878 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800676c:	2026      	movs	r0, #38	; 0x26
 800676e:	f001 f89f 	bl	80078b0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006772:	e067      	b.n	8006844 <HAL_UART_MspInit+0x1b8>
  else if(uartHandle->Instance==USART3)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a39      	ldr	r2, [pc, #228]	; (8006860 <HAL_UART_MspInit+0x1d4>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d162      	bne.n	8006844 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 800677e:	2300      	movs	r3, #0
 8006780:	613b      	str	r3, [r7, #16]
 8006782:	4b33      	ldr	r3, [pc, #204]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 8006784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006786:	4a32      	ldr	r2, [pc, #200]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 8006788:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800678c:	6413      	str	r3, [r2, #64]	; 0x40
 800678e:	4b30      	ldr	r3, [pc, #192]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 8006790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006792:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006796:	613b      	str	r3, [r7, #16]
 8006798:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800679a:	2300      	movs	r3, #0
 800679c:	60fb      	str	r3, [r7, #12]
 800679e:	4b2c      	ldr	r3, [pc, #176]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80067a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a2:	4a2b      	ldr	r2, [pc, #172]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80067a4:	f043 0302 	orr.w	r3, r3, #2
 80067a8:	6313      	str	r3, [r2, #48]	; 0x30
 80067aa:	4b29      	ldr	r3, [pc, #164]	; (8006850 <HAL_UART_MspInit+0x1c4>)
 80067ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	60fb      	str	r3, [r7, #12]
 80067b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80067b6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80067ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067bc:	2302      	movs	r3, #2
 80067be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067c0:	2300      	movs	r3, #0
 80067c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067c4:	2303      	movs	r3, #3
 80067c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80067c8:	2307      	movs	r3, #7
 80067ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067cc:	f107 031c 	add.w	r3, r7, #28
 80067d0:	4619      	mov	r1, r3
 80067d2:	4824      	ldr	r0, [pc, #144]	; (8006864 <HAL_UART_MspInit+0x1d8>)
 80067d4:	f001 fc8a 	bl	80080ec <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80067d8:	4b23      	ldr	r3, [pc, #140]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 80067da:	4a24      	ldr	r2, [pc, #144]	; (800686c <HAL_UART_MspInit+0x1e0>)
 80067dc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80067de:	4b22      	ldr	r3, [pc, #136]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 80067e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80067e4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80067e6:	4b20      	ldr	r3, [pc, #128]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 80067e8:	2240      	movs	r2, #64	; 0x40
 80067ea:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80067ec:	4b1e      	ldr	r3, [pc, #120]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 80067ee:	2200      	movs	r2, #0
 80067f0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80067f2:	4b1d      	ldr	r3, [pc, #116]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 80067f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80067f8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80067fa:	4b1b      	ldr	r3, [pc, #108]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006800:	4b19      	ldr	r3, [pc, #100]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 8006802:	2200      	movs	r2, #0
 8006804:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8006806:	4b18      	ldr	r3, [pc, #96]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 8006808:	2200      	movs	r2, #0
 800680a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800680c:	4b16      	ldr	r3, [pc, #88]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 800680e:	2200      	movs	r2, #0
 8006810:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006812:	4b15      	ldr	r3, [pc, #84]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 8006814:	2200      	movs	r2, #0
 8006816:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8006818:	4813      	ldr	r0, [pc, #76]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 800681a:	f001 f865 	bl	80078e8 <HAL_DMA_Init>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8006824:	f7fe ffb4 	bl	8005790 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a0f      	ldr	r2, [pc, #60]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 800682c:	635a      	str	r2, [r3, #52]	; 0x34
 800682e:	4a0e      	ldr	r2, [pc, #56]	; (8006868 <HAL_UART_MspInit+0x1dc>)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8006834:	2200      	movs	r2, #0
 8006836:	2105      	movs	r1, #5
 8006838:	2027      	movs	r0, #39	; 0x27
 800683a:	f001 f81d 	bl	8007878 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800683e:	2027      	movs	r0, #39	; 0x27
 8006840:	f001 f836 	bl	80078b0 <HAL_NVIC_EnableIRQ>
}
 8006844:	bf00      	nop
 8006846:	3730      	adds	r7, #48	; 0x30
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}
 800684c:	40004400 	.word	0x40004400
 8006850:	40023800 	.word	0x40023800
 8006854:	40020000 	.word	0x40020000
 8006858:	20001088 	.word	0x20001088
 800685c:	400260a0 	.word	0x400260a0
 8006860:	40004800 	.word	0x40004800
 8006864:	40020400 	.word	0x40020400
 8006868:	200010e8 	.word	0x200010e8
 800686c:	40026058 	.word	0x40026058

08006870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80068a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006874:	480d      	ldr	r0, [pc, #52]	; (80068ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006876:	490e      	ldr	r1, [pc, #56]	; (80068b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006878:	4a0e      	ldr	r2, [pc, #56]	; (80068b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800687a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800687c:	e002      	b.n	8006884 <LoopCopyDataInit>

0800687e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800687e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006882:	3304      	adds	r3, #4

08006884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006888:	d3f9      	bcc.n	800687e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800688a:	4a0b      	ldr	r2, [pc, #44]	; (80068b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800688c:	4c0b      	ldr	r4, [pc, #44]	; (80068bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800688e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006890:	e001      	b.n	8006896 <LoopFillZerobss>

08006892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006894:	3204      	adds	r2, #4

08006896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006898:	d3fb      	bcc.n	8006892 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800689a:	f7ff fab9 	bl	8005e10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800689e:	f009 fc11 	bl	80100c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80068a2:	f7fe fed6 	bl	8005652 <main>
  bx  lr    
 80068a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80068a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80068ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80068b0:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 80068b4:	08015a68 	.word	0x08015a68
  ldr r2, =_sbss
 80068b8:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 80068bc:	20005b6c 	.word	0x20005b6c

080068c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80068c0:	e7fe      	b.n	80068c0 <ADC_IRQHandler>
	...

080068c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80068c8:	4b0e      	ldr	r3, [pc, #56]	; (8006904 <HAL_Init+0x40>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a0d      	ldr	r2, [pc, #52]	; (8006904 <HAL_Init+0x40>)
 80068ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80068d4:	4b0b      	ldr	r3, [pc, #44]	; (8006904 <HAL_Init+0x40>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a0a      	ldr	r2, [pc, #40]	; (8006904 <HAL_Init+0x40>)
 80068da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80068de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80068e0:	4b08      	ldr	r3, [pc, #32]	; (8006904 <HAL_Init+0x40>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a07      	ldr	r2, [pc, #28]	; (8006904 <HAL_Init+0x40>)
 80068e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80068ec:	2003      	movs	r0, #3
 80068ee:	f000 ffb8 	bl	8007862 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80068f2:	200f      	movs	r0, #15
 80068f4:	f7ff f8d6 	bl	8005aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80068f8:	f7ff f8a8 	bl	8005a4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	40023c00 	.word	0x40023c00

08006908 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006908:	b480      	push	{r7}
 800690a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800690c:	4b06      	ldr	r3, [pc, #24]	; (8006928 <HAL_IncTick+0x20>)
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	461a      	mov	r2, r3
 8006912:	4b06      	ldr	r3, [pc, #24]	; (800692c <HAL_IncTick+0x24>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4413      	add	r3, r2
 8006918:	4a04      	ldr	r2, [pc, #16]	; (800692c <HAL_IncTick+0x24>)
 800691a:	6013      	str	r3, [r2, #0]
}
 800691c:	bf00      	nop
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	20000098 	.word	0x20000098
 800692c:	20001148 	.word	0x20001148

08006930 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006930:	b480      	push	{r7}
 8006932:	af00      	add	r7, sp, #0
  return uwTick;
 8006934:	4b03      	ldr	r3, [pc, #12]	; (8006944 <HAL_GetTick+0x14>)
 8006936:	681b      	ldr	r3, [r3, #0]
}
 8006938:	4618      	mov	r0, r3
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	20001148 	.word	0x20001148

08006948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006950:	f7ff ffee 	bl	8006930 <HAL_GetTick>
 8006954:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006960:	d005      	beq.n	800696e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006962:	4b0a      	ldr	r3, [pc, #40]	; (800698c <HAL_Delay+0x44>)
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	4413      	add	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800696e:	bf00      	nop
 8006970:	f7ff ffde 	bl	8006930 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	429a      	cmp	r2, r3
 800697e:	d8f7      	bhi.n	8006970 <HAL_Delay+0x28>
  {
  }
}
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	20000098 	.word	0x20000098

08006990 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e0ed      	b.n	8006b7e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d102      	bne.n	80069b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7fa fb24 	bl	8000ffc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f042 0201 	orr.w	r2, r2, #1
 80069c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80069c4:	f7ff ffb4 	bl	8006930 <HAL_GetTick>
 80069c8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80069ca:	e012      	b.n	80069f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80069cc:	f7ff ffb0 	bl	8006930 <HAL_GetTick>
 80069d0:	4602      	mov	r2, r0
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b0a      	cmp	r3, #10
 80069d8:	d90b      	bls.n	80069f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2205      	movs	r2, #5
 80069ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e0c5      	b.n	8006b7e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0e5      	beq.n	80069cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0202 	bic.w	r2, r2, #2
 8006a0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a10:	f7ff ff8e 	bl	8006930 <HAL_GetTick>
 8006a14:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006a16:	e012      	b.n	8006a3e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006a18:	f7ff ff8a 	bl	8006930 <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	2b0a      	cmp	r3, #10
 8006a24:	d90b      	bls.n	8006a3e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2205      	movs	r2, #5
 8006a36:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e09f      	b.n	8006b7e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d1e5      	bne.n	8006a18 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	7e1b      	ldrb	r3, [r3, #24]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d108      	bne.n	8006a66 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	e007      	b.n	8006a76 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a74:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	7e5b      	ldrb	r3, [r3, #25]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d108      	bne.n	8006a90 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a8c:	601a      	str	r2, [r3, #0]
 8006a8e:	e007      	b.n	8006aa0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	7e9b      	ldrb	r3, [r3, #26]
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d108      	bne.n	8006aba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0220 	orr.w	r2, r2, #32
 8006ab6:	601a      	str	r2, [r3, #0]
 8006ab8:	e007      	b.n	8006aca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f022 0220 	bic.w	r2, r2, #32
 8006ac8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	7edb      	ldrb	r3, [r3, #27]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d108      	bne.n	8006ae4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 0210 	bic.w	r2, r2, #16
 8006ae0:	601a      	str	r2, [r3, #0]
 8006ae2:	e007      	b.n	8006af4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f042 0210 	orr.w	r2, r2, #16
 8006af2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	7f1b      	ldrb	r3, [r3, #28]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d108      	bne.n	8006b0e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f042 0208 	orr.w	r2, r2, #8
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	e007      	b.n	8006b1e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0208 	bic.w	r2, r2, #8
 8006b1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	7f5b      	ldrb	r3, [r3, #29]
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d108      	bne.n	8006b38 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f042 0204 	orr.w	r2, r2, #4
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	e007      	b.n	8006b48 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0204 	bic.w	r2, r2, #4
 8006b46:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689a      	ldr	r2, [r3, #8]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	431a      	orrs	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	431a      	orrs	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	ea42 0103 	orr.w	r1, r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	1e5a      	subs	r2, r3, #1
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3710      	adds	r7, #16
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
	...

08006b88 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b087      	sub	sp, #28
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b9e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006ba0:	7cfb      	ldrb	r3, [r7, #19]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d003      	beq.n	8006bae <HAL_CAN_ConfigFilter+0x26>
 8006ba6:	7cfb      	ldrb	r3, [r7, #19]
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	f040 80be 	bne.w	8006d2a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8006bae:	4b65      	ldr	r3, [pc, #404]	; (8006d44 <HAL_CAN_ConfigFilter+0x1bc>)
 8006bb0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006bb8:	f043 0201 	orr.w	r2, r3, #1
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006bc8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bdc:	021b      	lsls	r3, r3, #8
 8006bde:	431a      	orrs	r2, r3
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	f003 031f 	and.w	r3, r3, #31
 8006bee:	2201      	movs	r2, #1
 8006bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	43db      	mvns	r3, r3
 8006c00:	401a      	ands	r2, r3
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	69db      	ldr	r3, [r3, #28]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d123      	bne.n	8006c58 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	43db      	mvns	r3, r3
 8006c1a:	401a      	ands	r2, r3
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006c32:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	3248      	adds	r2, #72	; 0x48
 8006c38:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006c4c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006c4e:	6979      	ldr	r1, [r7, #20]
 8006c50:	3348      	adds	r3, #72	; 0x48
 8006c52:	00db      	lsls	r3, r3, #3
 8006c54:	440b      	add	r3, r1
 8006c56:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	69db      	ldr	r3, [r3, #28]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d122      	bne.n	8006ca6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	431a      	orrs	r2, r3
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006c7c:	683a      	ldr	r2, [r7, #0]
 8006c7e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006c80:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	3248      	adds	r2, #72	; 0x48
 8006c86:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006c9a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006c9c:	6979      	ldr	r1, [r7, #20]
 8006c9e:	3348      	adds	r3, #72	; 0x48
 8006ca0:	00db      	lsls	r3, r3, #3
 8006ca2:	440b      	add	r3, r1
 8006ca4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d109      	bne.n	8006cc2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	43db      	mvns	r3, r3
 8006cb8:	401a      	ands	r2, r3
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006cc0:	e007      	b.n	8006cd2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	431a      	orrs	r2, r3
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d109      	bne.n	8006cee <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	43db      	mvns	r3, r3
 8006ce4:	401a      	ands	r2, r3
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006cec:	e007      	b.n	8006cfe <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	431a      	orrs	r2, r3
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d107      	bne.n	8006d16 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d1c:	f023 0201 	bic.w	r2, r3, #1
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006d26:	2300      	movs	r3, #0
 8006d28:	e006      	b.n	8006d38 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
  }
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	371c      	adds	r7, #28
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr
 8006d44:	40006400 	.word	0x40006400

08006d48 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d12e      	bne.n	8006dba <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2202      	movs	r2, #2
 8006d60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 0201 	bic.w	r2, r2, #1
 8006d72:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d74:	f7ff fddc 	bl	8006930 <HAL_GetTick>
 8006d78:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006d7a:	e012      	b.n	8006da2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006d7c:	f7ff fdd8 	bl	8006930 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	2b0a      	cmp	r3, #10
 8006d88:	d90b      	bls.n	8006da2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d8e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2205      	movs	r2, #5
 8006d9a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e012      	b.n	8006dc8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e5      	bne.n	8006d7c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	e006      	b.n	8006dc8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dbe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
  }
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b089      	sub	sp, #36	; 0x24
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
 8006ddc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006de4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006dee:	7ffb      	ldrb	r3, [r7, #31]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d003      	beq.n	8006dfc <HAL_CAN_AddTxMessage+0x2c>
 8006df4:	7ffb      	ldrb	r3, [r7, #31]
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	f040 80b8 	bne.w	8006f6c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d10a      	bne.n	8006e1c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d105      	bne.n	8006e1c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f000 80a0 	beq.w	8006f5c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	0e1b      	lsrs	r3, r3, #24
 8006e20:	f003 0303 	and.w	r3, r3, #3
 8006e24:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d907      	bls.n	8006e3c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e30:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e09e      	b.n	8006f7a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	409a      	lsls	r2, r3
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10d      	bne.n	8006e6a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006e58:	68f9      	ldr	r1, [r7, #12]
 8006e5a:	6809      	ldr	r1, [r1, #0]
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	3318      	adds	r3, #24
 8006e62:	011b      	lsls	r3, r3, #4
 8006e64:	440b      	add	r3, r1
 8006e66:	601a      	str	r2, [r3, #0]
 8006e68:	e00f      	b.n	8006e8a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006e74:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006e7a:	68f9      	ldr	r1, [r7, #12]
 8006e7c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8006e7e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	3318      	adds	r3, #24
 8006e84:	011b      	lsls	r3, r3, #4
 8006e86:	440b      	add	r3, r1
 8006e88:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6819      	ldr	r1, [r3, #0]
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	691a      	ldr	r2, [r3, #16]
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	3318      	adds	r3, #24
 8006e96:	011b      	lsls	r3, r3, #4
 8006e98:	440b      	add	r3, r1
 8006e9a:	3304      	adds	r3, #4
 8006e9c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	7d1b      	ldrb	r3, [r3, #20]
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d111      	bne.n	8006eca <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	3318      	adds	r3, #24
 8006eae:	011b      	lsls	r3, r3, #4
 8006eb0:	4413      	add	r3, r2
 8006eb2:	3304      	adds	r3, #4
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68fa      	ldr	r2, [r7, #12]
 8006eb8:	6811      	ldr	r1, [r2, #0]
 8006eba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	3318      	adds	r3, #24
 8006ec2:	011b      	lsls	r3, r3, #4
 8006ec4:	440b      	add	r3, r1
 8006ec6:	3304      	adds	r3, #4
 8006ec8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	3307      	adds	r3, #7
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	061a      	lsls	r2, r3, #24
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	3306      	adds	r3, #6
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	041b      	lsls	r3, r3, #16
 8006eda:	431a      	orrs	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	3305      	adds	r3, #5
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	021b      	lsls	r3, r3, #8
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	3204      	adds	r2, #4
 8006eea:	7812      	ldrb	r2, [r2, #0]
 8006eec:	4610      	mov	r0, r2
 8006eee:	68fa      	ldr	r2, [r7, #12]
 8006ef0:	6811      	ldr	r1, [r2, #0]
 8006ef2:	ea43 0200 	orr.w	r2, r3, r0
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	011b      	lsls	r3, r3, #4
 8006efa:	440b      	add	r3, r1
 8006efc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8006f00:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	3303      	adds	r3, #3
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	061a      	lsls	r2, r3, #24
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	3302      	adds	r3, #2
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	041b      	lsls	r3, r3, #16
 8006f12:	431a      	orrs	r2, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	3301      	adds	r3, #1
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	021b      	lsls	r3, r3, #8
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	7812      	ldrb	r2, [r2, #0]
 8006f22:	4610      	mov	r0, r2
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	6811      	ldr	r1, [r2, #0]
 8006f28:	ea43 0200 	orr.w	r2, r3, r0
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	011b      	lsls	r3, r3, #4
 8006f30:	440b      	add	r3, r1
 8006f32:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006f36:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	3318      	adds	r3, #24
 8006f40:	011b      	lsls	r3, r3, #4
 8006f42:	4413      	add	r3, r2
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	6811      	ldr	r1, [r2, #0]
 8006f4a:	f043 0201 	orr.w	r2, r3, #1
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	3318      	adds	r3, #24
 8006f52:	011b      	lsls	r3, r3, #4
 8006f54:	440b      	add	r3, r1
 8006f56:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	e00e      	b.n	8006f7a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f60:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e006      	b.n	8006f7a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f70:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
  }
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3724      	adds	r7, #36	; 0x24
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr

08006f86 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8006f86:	b480      	push	{r7}
 8006f88:	b085      	sub	sp, #20
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f98:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8006f9a:	7afb      	ldrb	r3, [r7, #11]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d002      	beq.n	8006fa6 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8006fa0:	7afb      	ldrb	r3, [r7, #11]
 8006fa2:	2b02      	cmp	r3, #2
 8006fa4:	d11d      	bne.n	8006fe2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d002      	beq.n	8006fba <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d002      	beq.n	8006fe2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	3301      	adds	r3, #1
 8006fe0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3714      	adds	r7, #20
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b087      	sub	sp, #28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
 8006ffc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007004:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007006:	7dfb      	ldrb	r3, [r7, #23]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d003      	beq.n	8007014 <HAL_CAN_GetRxMessage+0x24>
 800700c:	7dfb      	ldrb	r3, [r7, #23]
 800700e:	2b02      	cmp	r3, #2
 8007010:	f040 80f3 	bne.w	80071fa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10e      	bne.n	8007038 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	f003 0303 	and.w	r3, r3, #3
 8007024:	2b00      	cmp	r3, #0
 8007026:	d116      	bne.n	8007056 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e0e7      	b.n	8007208 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	f003 0303 	and.w	r3, r3, #3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d107      	bne.n	8007056 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e0d8      	b.n	8007208 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	331b      	adds	r3, #27
 800705e:	011b      	lsls	r3, r3, #4
 8007060:	4413      	add	r3, r2
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0204 	and.w	r2, r3, #4
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d10c      	bne.n	800708e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	331b      	adds	r3, #27
 800707c:	011b      	lsls	r3, r3, #4
 800707e:	4413      	add	r3, r2
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	0d5b      	lsrs	r3, r3, #21
 8007084:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	e00b      	b.n	80070a6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	331b      	adds	r3, #27
 8007096:	011b      	lsls	r3, r3, #4
 8007098:	4413      	add	r3, r2
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	08db      	lsrs	r3, r3, #3
 800709e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	331b      	adds	r3, #27
 80070ae:	011b      	lsls	r3, r3, #4
 80070b0:	4413      	add	r3, r2
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 0202 	and.w	r2, r3, #2
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	331b      	adds	r3, #27
 80070c4:	011b      	lsls	r3, r3, #4
 80070c6:	4413      	add	r3, r2
 80070c8:	3304      	adds	r3, #4
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f003 020f 	and.w	r2, r3, #15
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	331b      	adds	r3, #27
 80070dc:	011b      	lsls	r3, r3, #4
 80070de:	4413      	add	r3, r2
 80070e0:	3304      	adds	r3, #4
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	0a1b      	lsrs	r3, r3, #8
 80070e6:	b2da      	uxtb	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	331b      	adds	r3, #27
 80070f4:	011b      	lsls	r3, r3, #4
 80070f6:	4413      	add	r3, r2
 80070f8:	3304      	adds	r3, #4
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	0c1b      	lsrs	r3, r3, #16
 80070fe:	b29a      	uxth	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	011b      	lsls	r3, r3, #4
 800710c:	4413      	add	r3, r2
 800710e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	b2da      	uxtb	r2, r3
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	011b      	lsls	r3, r3, #4
 8007122:	4413      	add	r3, r2
 8007124:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	0a1a      	lsrs	r2, r3, #8
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	3301      	adds	r3, #1
 8007130:	b2d2      	uxtb	r2, r2
 8007132:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	011b      	lsls	r3, r3, #4
 800713c:	4413      	add	r3, r2
 800713e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	0c1a      	lsrs	r2, r3, #16
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	3302      	adds	r3, #2
 800714a:	b2d2      	uxtb	r2, r2
 800714c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	011b      	lsls	r3, r3, #4
 8007156:	4413      	add	r3, r2
 8007158:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	0e1a      	lsrs	r2, r3, #24
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	3303      	adds	r3, #3
 8007164:	b2d2      	uxtb	r2, r2
 8007166:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	011b      	lsls	r3, r3, #4
 8007170:	4413      	add	r3, r2
 8007172:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	3304      	adds	r3, #4
 800717c:	b2d2      	uxtb	r2, r2
 800717e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	011b      	lsls	r3, r3, #4
 8007188:	4413      	add	r3, r2
 800718a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	0a1a      	lsrs	r2, r3, #8
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	3305      	adds	r3, #5
 8007196:	b2d2      	uxtb	r2, r2
 8007198:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	011b      	lsls	r3, r3, #4
 80071a2:	4413      	add	r3, r2
 80071a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	0c1a      	lsrs	r2, r3, #16
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	3306      	adds	r3, #6
 80071b0:	b2d2      	uxtb	r2, r2
 80071b2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	011b      	lsls	r3, r3, #4
 80071bc:	4413      	add	r3, r2
 80071be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	0e1a      	lsrs	r2, r3, #24
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	3307      	adds	r3, #7
 80071ca:	b2d2      	uxtb	r2, r2
 80071cc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d108      	bne.n	80071e6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68da      	ldr	r2, [r3, #12]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f042 0220 	orr.w	r2, r2, #32
 80071e2:	60da      	str	r2, [r3, #12]
 80071e4:	e007      	b.n	80071f6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	691a      	ldr	r2, [r3, #16]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f042 0220 	orr.w	r2, r2, #32
 80071f4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80071f6:	2300      	movs	r3, #0
 80071f8:	e006      	b.n	8007208 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
  }
}
 8007208:	4618      	mov	r0, r3
 800720a:	371c      	adds	r7, #28
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr

08007214 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8007214:	b480      	push	{r7}
 8007216:	b085      	sub	sp, #20
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007224:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8007226:	7bfb      	ldrb	r3, [r7, #15]
 8007228:	2b01      	cmp	r3, #1
 800722a:	d002      	beq.n	8007232 <HAL_CAN_ActivateNotification+0x1e>
 800722c:	7bfb      	ldrb	r3, [r7, #15]
 800722e:	2b02      	cmp	r3, #2
 8007230:	d109      	bne.n	8007246 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	6959      	ldr	r1, [r3, #20]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	683a      	ldr	r2, [r7, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8007242:	2300      	movs	r3, #0
 8007244:	e006      	b.n	8007254 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
  }
}
 8007254:	4618      	mov	r0, r3
 8007256:	3714      	adds	r7, #20
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b08a      	sub	sp, #40	; 0x28
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8007268:	2300      	movs	r3, #0
 800726a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	695b      	ldr	r3, [r3, #20]
 8007272:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	699b      	ldr	r3, [r3, #24]
 800729a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d07c      	beq.n	80073a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	f003 0301 	and.w	r3, r3, #1
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d023      	beq.n	80072f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2201      	movs	r2, #1
 80072b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80072b8:	69bb      	ldr	r3, [r7, #24]
 80072ba:	f003 0302 	and.w	r3, r3, #2
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f983 	bl	80075ce <HAL_CAN_TxMailbox0CompleteCallback>
 80072c8:	e016      	b.n	80072f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	f003 0304 	and.w	r3, r3, #4
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d004      	beq.n	80072de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80072da:	627b      	str	r3, [r7, #36]	; 0x24
 80072dc:	e00c      	b.n	80072f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	f003 0308 	and.w	r3, r3, #8
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d004      	beq.n	80072f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80072e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80072ee:	627b      	str	r3, [r7, #36]	; 0x24
 80072f0:	e002      	b.n	80072f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 f989 	bl	800760a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d024      	beq.n	800734c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f44f 7280 	mov.w	r2, #256	; 0x100
 800730a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007312:	2b00      	cmp	r3, #0
 8007314:	d003      	beq.n	800731e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f963 	bl	80075e2 <HAL_CAN_TxMailbox1CompleteCallback>
 800731c:	e016      	b.n	800734c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007324:	2b00      	cmp	r3, #0
 8007326:	d004      	beq.n	8007332 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800732e:	627b      	str	r3, [r7, #36]	; 0x24
 8007330:	e00c      	b.n	800734c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007338:	2b00      	cmp	r3, #0
 800733a:	d004      	beq.n	8007346 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800733c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007342:	627b      	str	r3, [r7, #36]	; 0x24
 8007344:	e002      	b.n	800734c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f969 	bl	800761e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d024      	beq.n	80073a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800735e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 f943 	bl	80075f6 <HAL_CAN_TxMailbox2CompleteCallback>
 8007370:	e016      	b.n	80073a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007378:	2b00      	cmp	r3, #0
 800737a:	d004      	beq.n	8007386 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800737c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007382:	627b      	str	r3, [r7, #36]	; 0x24
 8007384:	e00c      	b.n	80073a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d004      	beq.n	800739a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007396:	627b      	str	r3, [r7, #36]	; 0x24
 8007398:	e002      	b.n	80073a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f949 	bl	8007632 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80073a0:	6a3b      	ldr	r3, [r7, #32]
 80073a2:	f003 0308 	and.w	r3, r3, #8
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00c      	beq.n	80073c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	f003 0310 	and.w	r3, r3, #16
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d007      	beq.n	80073c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80073b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80073ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2210      	movs	r2, #16
 80073c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80073c4:	6a3b      	ldr	r3, [r7, #32]
 80073c6:	f003 0304 	and.w	r3, r3, #4
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00b      	beq.n	80073e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f003 0308 	and.w	r3, r3, #8
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d006      	beq.n	80073e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2208      	movs	r2, #8
 80073de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 f930 	bl	8007646 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	f003 0302 	and.w	r3, r3, #2
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d009      	beq.n	8007404 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	f003 0303 	and.w	r3, r3, #3
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d002      	beq.n	8007404 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f7fa f8ba 	bl	8001578 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007404:	6a3b      	ldr	r3, [r7, #32]
 8007406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00c      	beq.n	8007428 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	f003 0310 	and.w	r3, r3, #16
 8007414:	2b00      	cmp	r3, #0
 8007416:	d007      	beq.n	8007428 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800741e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2210      	movs	r2, #16
 8007426:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007428:	6a3b      	ldr	r3, [r7, #32]
 800742a:	f003 0320 	and.w	r3, r3, #32
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00b      	beq.n	800744a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f003 0308 	and.w	r3, r3, #8
 8007438:	2b00      	cmp	r3, #0
 800743a:	d006      	beq.n	800744a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2208      	movs	r2, #8
 8007442:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f912 	bl	800766e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	f003 0310 	and.w	r3, r3, #16
 8007450:	2b00      	cmp	r3, #0
 8007452:	d009      	beq.n	8007468 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	f003 0303 	and.w	r3, r3, #3
 800745e:	2b00      	cmp	r3, #0
 8007460:	d002      	beq.n	8007468 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f8f9 	bl	800765a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007468:	6a3b      	ldr	r3, [r7, #32]
 800746a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00b      	beq.n	800748a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	f003 0310 	and.w	r3, r3, #16
 8007478:	2b00      	cmp	r3, #0
 800747a:	d006      	beq.n	800748a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2210      	movs	r2, #16
 8007482:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f8fc 	bl	8007682 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d00b      	beq.n	80074ac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	f003 0308 	and.w	r3, r3, #8
 800749a:	2b00      	cmp	r3, #0
 800749c:	d006      	beq.n	80074ac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	2208      	movs	r2, #8
 80074a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f8f5 	bl	8007696 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80074ac:	6a3b      	ldr	r3, [r7, #32]
 80074ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d07b      	beq.n	80075ae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	f003 0304 	and.w	r3, r3, #4
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d072      	beq.n	80075a6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d008      	beq.n	80074dc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	f043 0301 	orr.w	r3, r3, #1
 80074da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80074dc:	6a3b      	ldr	r3, [r7, #32]
 80074de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d008      	beq.n	80074f8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d003      	beq.n	80074f8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80074f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f2:	f043 0302 	orr.w	r3, r3, #2
 80074f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80074f8:	6a3b      	ldr	r3, [r7, #32]
 80074fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d008      	beq.n	8007514 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007508:	2b00      	cmp	r3, #0
 800750a:	d003      	beq.n	8007514 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800750c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750e:	f043 0304 	orr.w	r3, r3, #4
 8007512:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800751a:	2b00      	cmp	r3, #0
 800751c:	d043      	beq.n	80075a6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007524:	2b00      	cmp	r3, #0
 8007526:	d03e      	beq.n	80075a6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800752e:	2b60      	cmp	r3, #96	; 0x60
 8007530:	d02b      	beq.n	800758a <HAL_CAN_IRQHandler+0x32a>
 8007532:	2b60      	cmp	r3, #96	; 0x60
 8007534:	d82e      	bhi.n	8007594 <HAL_CAN_IRQHandler+0x334>
 8007536:	2b50      	cmp	r3, #80	; 0x50
 8007538:	d022      	beq.n	8007580 <HAL_CAN_IRQHandler+0x320>
 800753a:	2b50      	cmp	r3, #80	; 0x50
 800753c:	d82a      	bhi.n	8007594 <HAL_CAN_IRQHandler+0x334>
 800753e:	2b40      	cmp	r3, #64	; 0x40
 8007540:	d019      	beq.n	8007576 <HAL_CAN_IRQHandler+0x316>
 8007542:	2b40      	cmp	r3, #64	; 0x40
 8007544:	d826      	bhi.n	8007594 <HAL_CAN_IRQHandler+0x334>
 8007546:	2b30      	cmp	r3, #48	; 0x30
 8007548:	d010      	beq.n	800756c <HAL_CAN_IRQHandler+0x30c>
 800754a:	2b30      	cmp	r3, #48	; 0x30
 800754c:	d822      	bhi.n	8007594 <HAL_CAN_IRQHandler+0x334>
 800754e:	2b10      	cmp	r3, #16
 8007550:	d002      	beq.n	8007558 <HAL_CAN_IRQHandler+0x2f8>
 8007552:	2b20      	cmp	r3, #32
 8007554:	d005      	beq.n	8007562 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007556:	e01d      	b.n	8007594 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8007558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755a:	f043 0308 	orr.w	r3, r3, #8
 800755e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007560:	e019      	b.n	8007596 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007564:	f043 0310 	orr.w	r3, r3, #16
 8007568:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800756a:	e014      	b.n	8007596 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800756c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756e:	f043 0320 	orr.w	r3, r3, #32
 8007572:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007574:	e00f      	b.n	8007596 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8007576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800757c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800757e:	e00a      	b.n	8007596 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007586:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007588:	e005      	b.n	8007596 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800758a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007590:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007592:	e000      	b.n	8007596 <HAL_CAN_IRQHandler+0x336>
            break;
 8007594:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	699a      	ldr	r2, [r3, #24]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80075a4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2204      	movs	r2, #4
 80075ac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80075ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d008      	beq.n	80075c6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ba:	431a      	orrs	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f000 f872 	bl	80076aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80075c6:	bf00      	nop
 80075c8:	3728      	adds	r7, #40	; 0x28
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80075ce:	b480      	push	{r7}
 80075d0:	b083      	sub	sp, #12
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80075d6:	bf00      	nop
 80075d8:	370c      	adds	r7, #12
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr

080075e2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80075e2:	b480      	push	{r7}
 80075e4:	b083      	sub	sp, #12
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80075ea:	bf00      	nop
 80075ec:	370c      	adds	r7, #12
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr

080075f6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b083      	sub	sp, #12
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80075fe:	bf00      	nop
 8007600:	370c      	adds	r7, #12
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr

0800760a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800760a:	b480      	push	{r7}
 800760c:	b083      	sub	sp, #12
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007612:	bf00      	nop
 8007614:	370c      	adds	r7, #12
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr

0800761e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800761e:	b480      	push	{r7}
 8007620:	b083      	sub	sp, #12
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007626:	bf00      	nop
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr

08007632 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007632:	b480      	push	{r7}
 8007634:	b083      	sub	sp, #12
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800763a:	bf00      	nop
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800765a:	b480      	push	{r7}
 800765c:	b083      	sub	sp, #12
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8007662:	bf00      	nop
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007676:	bf00      	nop
 8007678:	370c      	adds	r7, #12
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr

08007682 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007682:	b480      	push	{r7}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800768a:	bf00      	nop
 800768c:	370c      	adds	r7, #12
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr

08007696 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007696:	b480      	push	{r7}
 8007698:	b083      	sub	sp, #12
 800769a:	af00      	add	r7, sp, #0
 800769c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800769e:	bf00      	nop
 80076a0:	370c      	adds	r7, #12
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr

080076aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b083      	sub	sp, #12
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80076b2:	bf00      	nop
 80076b4:	370c      	adds	r7, #12
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr
	...

080076c0 <__NVIC_SetPriorityGrouping>:
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f003 0307 	and.w	r3, r3, #7
 80076ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80076d0:	4b0c      	ldr	r3, [pc, #48]	; (8007704 <__NVIC_SetPriorityGrouping+0x44>)
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80076dc:	4013      	ands	r3, r2
 80076de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80076e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80076ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80076f2:	4a04      	ldr	r2, [pc, #16]	; (8007704 <__NVIC_SetPriorityGrouping+0x44>)
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	60d3      	str	r3, [r2, #12]
}
 80076f8:	bf00      	nop
 80076fa:	3714      	adds	r7, #20
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr
 8007704:	e000ed00 	.word	0xe000ed00

08007708 <__NVIC_GetPriorityGrouping>:
{
 8007708:	b480      	push	{r7}
 800770a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800770c:	4b04      	ldr	r3, [pc, #16]	; (8007720 <__NVIC_GetPriorityGrouping+0x18>)
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	0a1b      	lsrs	r3, r3, #8
 8007712:	f003 0307 	and.w	r3, r3, #7
}
 8007716:	4618      	mov	r0, r3
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr
 8007720:	e000ed00 	.word	0xe000ed00

08007724 <__NVIC_EnableIRQ>:
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	4603      	mov	r3, r0
 800772c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800772e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007732:	2b00      	cmp	r3, #0
 8007734:	db0b      	blt.n	800774e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007736:	79fb      	ldrb	r3, [r7, #7]
 8007738:	f003 021f 	and.w	r2, r3, #31
 800773c:	4907      	ldr	r1, [pc, #28]	; (800775c <__NVIC_EnableIRQ+0x38>)
 800773e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007742:	095b      	lsrs	r3, r3, #5
 8007744:	2001      	movs	r0, #1
 8007746:	fa00 f202 	lsl.w	r2, r0, r2
 800774a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800774e:	bf00      	nop
 8007750:	370c      	adds	r7, #12
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr
 800775a:	bf00      	nop
 800775c:	e000e100 	.word	0xe000e100

08007760 <__NVIC_DisableIRQ>:
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
 8007766:	4603      	mov	r3, r0
 8007768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800776a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800776e:	2b00      	cmp	r3, #0
 8007770:	db12      	blt.n	8007798 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007772:	79fb      	ldrb	r3, [r7, #7]
 8007774:	f003 021f 	and.w	r2, r3, #31
 8007778:	490a      	ldr	r1, [pc, #40]	; (80077a4 <__NVIC_DisableIRQ+0x44>)
 800777a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800777e:	095b      	lsrs	r3, r3, #5
 8007780:	2001      	movs	r0, #1
 8007782:	fa00 f202 	lsl.w	r2, r0, r2
 8007786:	3320      	adds	r3, #32
 8007788:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800778c:	f3bf 8f4f 	dsb	sy
}
 8007790:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007792:	f3bf 8f6f 	isb	sy
}
 8007796:	bf00      	nop
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr
 80077a4:	e000e100 	.word	0xe000e100

080077a8 <__NVIC_SetPriority>:
{
 80077a8:	b480      	push	{r7}
 80077aa:	b083      	sub	sp, #12
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	4603      	mov	r3, r0
 80077b0:	6039      	str	r1, [r7, #0]
 80077b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	db0a      	blt.n	80077d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	b2da      	uxtb	r2, r3
 80077c0:	490c      	ldr	r1, [pc, #48]	; (80077f4 <__NVIC_SetPriority+0x4c>)
 80077c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077c6:	0112      	lsls	r2, r2, #4
 80077c8:	b2d2      	uxtb	r2, r2
 80077ca:	440b      	add	r3, r1
 80077cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80077d0:	e00a      	b.n	80077e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	b2da      	uxtb	r2, r3
 80077d6:	4908      	ldr	r1, [pc, #32]	; (80077f8 <__NVIC_SetPriority+0x50>)
 80077d8:	79fb      	ldrb	r3, [r7, #7]
 80077da:	f003 030f 	and.w	r3, r3, #15
 80077de:	3b04      	subs	r3, #4
 80077e0:	0112      	lsls	r2, r2, #4
 80077e2:	b2d2      	uxtb	r2, r2
 80077e4:	440b      	add	r3, r1
 80077e6:	761a      	strb	r2, [r3, #24]
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	e000e100 	.word	0xe000e100
 80077f8:	e000ed00 	.word	0xe000ed00

080077fc <NVIC_EncodePriority>:
{
 80077fc:	b480      	push	{r7}
 80077fe:	b089      	sub	sp, #36	; 0x24
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f003 0307 	and.w	r3, r3, #7
 800780e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007810:	69fb      	ldr	r3, [r7, #28]
 8007812:	f1c3 0307 	rsb	r3, r3, #7
 8007816:	2b04      	cmp	r3, #4
 8007818:	bf28      	it	cs
 800781a:	2304      	movcs	r3, #4
 800781c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	3304      	adds	r3, #4
 8007822:	2b06      	cmp	r3, #6
 8007824:	d902      	bls.n	800782c <NVIC_EncodePriority+0x30>
 8007826:	69fb      	ldr	r3, [r7, #28]
 8007828:	3b03      	subs	r3, #3
 800782a:	e000      	b.n	800782e <NVIC_EncodePriority+0x32>
 800782c:	2300      	movs	r3, #0
 800782e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007830:	f04f 32ff 	mov.w	r2, #4294967295
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	fa02 f303 	lsl.w	r3, r2, r3
 800783a:	43da      	mvns	r2, r3
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	401a      	ands	r2, r3
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007844:	f04f 31ff 	mov.w	r1, #4294967295
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	fa01 f303 	lsl.w	r3, r1, r3
 800784e:	43d9      	mvns	r1, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007854:	4313      	orrs	r3, r2
}
 8007856:	4618      	mov	r0, r3
 8007858:	3724      	adds	r7, #36	; 0x24
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr

08007862 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007862:	b580      	push	{r7, lr}
 8007864:	b082      	sub	sp, #8
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f7ff ff28 	bl	80076c0 <__NVIC_SetPriorityGrouping>
}
 8007870:	bf00      	nop
 8007872:	3708      	adds	r7, #8
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	4603      	mov	r3, r0
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
 8007884:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007886:	2300      	movs	r3, #0
 8007888:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800788a:	f7ff ff3d 	bl	8007708 <__NVIC_GetPriorityGrouping>
 800788e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	68b9      	ldr	r1, [r7, #8]
 8007894:	6978      	ldr	r0, [r7, #20]
 8007896:	f7ff ffb1 	bl	80077fc <NVIC_EncodePriority>
 800789a:	4602      	mov	r2, r0
 800789c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078a0:	4611      	mov	r1, r2
 80078a2:	4618      	mov	r0, r3
 80078a4:	f7ff ff80 	bl	80077a8 <__NVIC_SetPriority>
}
 80078a8:	bf00      	nop
 80078aa:	3718      	adds	r7, #24
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	4603      	mov	r3, r0
 80078b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80078ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078be:	4618      	mov	r0, r3
 80078c0:	f7ff ff30 	bl	8007724 <__NVIC_EnableIRQ>
}
 80078c4:	bf00      	nop
 80078c6:	3708      	adds	r7, #8
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	4603      	mov	r3, r0
 80078d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80078d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078da:	4618      	mov	r0, r3
 80078dc:	f7ff ff40 	bl	8007760 <__NVIC_DisableIRQ>
}
 80078e0:	bf00      	nop
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b086      	sub	sp, #24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80078f0:	2300      	movs	r3, #0
 80078f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80078f4:	f7ff f81c 	bl	8006930 <HAL_GetTick>
 80078f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d101      	bne.n	8007904 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e099      	b.n	8007a38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2202      	movs	r2, #2
 8007908:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f022 0201 	bic.w	r2, r2, #1
 8007922:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007924:	e00f      	b.n	8007946 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007926:	f7ff f803 	bl	8006930 <HAL_GetTick>
 800792a:	4602      	mov	r2, r0
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	1ad3      	subs	r3, r2, r3
 8007930:	2b05      	cmp	r3, #5
 8007932:	d908      	bls.n	8007946 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2220      	movs	r2, #32
 8007938:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2203      	movs	r2, #3
 800793e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007942:	2303      	movs	r3, #3
 8007944:	e078      	b.n	8007a38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	2b00      	cmp	r3, #0
 8007952:	d1e8      	bne.n	8007926 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	4b38      	ldr	r3, [pc, #224]	; (8007a40 <HAL_DMA_Init+0x158>)
 8007960:	4013      	ands	r3, r2
 8007962:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007972:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	691b      	ldr	r3, [r3, #16]
 8007978:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800797e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800798a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a1b      	ldr	r3, [r3, #32]
 8007990:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007992:	697a      	ldr	r2, [r7, #20]
 8007994:	4313      	orrs	r3, r2
 8007996:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799c:	2b04      	cmp	r3, #4
 800799e:	d107      	bne.n	80079b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079a8:	4313      	orrs	r3, r2
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	695b      	ldr	r3, [r3, #20]
 80079be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	f023 0307 	bic.w	r3, r3, #7
 80079c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d6:	2b04      	cmp	r3, #4
 80079d8:	d117      	bne.n	8007a0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00e      	beq.n	8007a0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 fb01 	bl	8007ff4 <DMA_CheckFifoParam>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d008      	beq.n	8007a0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2240      	movs	r2, #64	; 0x40
 80079fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007a06:	2301      	movs	r3, #1
 8007a08:	e016      	b.n	8007a38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 fab8 	bl	8007f88 <DMA_CalcBaseAndBitshift>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a20:	223f      	movs	r2, #63	; 0x3f
 8007a22:	409a      	lsls	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3718      	adds	r7, #24
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	f010803f 	.word	0xf010803f

08007a44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	607a      	str	r2, [r7, #4]
 8007a50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a52:	2300      	movs	r3, #0
 8007a54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d101      	bne.n	8007a6a <HAL_DMA_Start_IT+0x26>
 8007a66:	2302      	movs	r3, #2
 8007a68:	e040      	b.n	8007aec <HAL_DMA_Start_IT+0xa8>
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d12f      	bne.n	8007ade <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2202      	movs	r2, #2
 8007a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	68b9      	ldr	r1, [r7, #8]
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f000 fa4a 	bl	8007f2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a9c:	223f      	movs	r2, #63	; 0x3f
 8007a9e:	409a      	lsls	r2, r3
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f042 0216 	orr.w	r2, r2, #22
 8007ab2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d007      	beq.n	8007acc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f042 0208 	orr.w	r2, r2, #8
 8007aca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f042 0201 	orr.w	r2, r2, #1
 8007ada:	601a      	str	r2, [r3, #0]
 8007adc:	e005      	b.n	8007aea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007ae6:	2302      	movs	r3, #2
 8007ae8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3718      	adds	r7, #24
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b00:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007b02:	f7fe ff15 	bl	8006930 <HAL_GetTick>
 8007b06:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d008      	beq.n	8007b26 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2280      	movs	r2, #128	; 0x80
 8007b18:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	e052      	b.n	8007bcc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f022 0216 	bic.w	r2, r2, #22
 8007b34:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	695a      	ldr	r2, [r3, #20]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b44:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d103      	bne.n	8007b56 <HAL_DMA_Abort+0x62>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d007      	beq.n	8007b66 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 0208 	bic.w	r2, r2, #8
 8007b64:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f022 0201 	bic.w	r2, r2, #1
 8007b74:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b76:	e013      	b.n	8007ba0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007b78:	f7fe feda 	bl	8006930 <HAL_GetTick>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	2b05      	cmp	r3, #5
 8007b84:	d90c      	bls.n	8007ba0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2203      	movs	r2, #3
 8007b90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2200      	movs	r2, #0
 8007b98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	e015      	b.n	8007bcc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1e4      	bne.n	8007b78 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bb2:	223f      	movs	r2, #63	; 0x3f
 8007bb4:	409a      	lsls	r2, r3
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007bca:	2300      	movs	r3, #0
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3710      	adds	r7, #16
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d004      	beq.n	8007bf2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2280      	movs	r2, #128	; 0x80
 8007bec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e00c      	b.n	8007c0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2205      	movs	r2, #5
 8007bf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f022 0201 	bic.w	r2, r2, #1
 8007c08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b086      	sub	sp, #24
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007c20:	2300      	movs	r3, #0
 8007c22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007c24:	4b8e      	ldr	r3, [pc, #568]	; (8007e60 <HAL_DMA_IRQHandler+0x248>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a8e      	ldr	r2, [pc, #568]	; (8007e64 <HAL_DMA_IRQHandler+0x24c>)
 8007c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c2e:	0a9b      	lsrs	r3, r3, #10
 8007c30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c42:	2208      	movs	r2, #8
 8007c44:	409a      	lsls	r2, r3
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	4013      	ands	r3, r2
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d01a      	beq.n	8007c84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0304 	and.w	r3, r3, #4
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d013      	beq.n	8007c84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f022 0204 	bic.w	r2, r2, #4
 8007c6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c70:	2208      	movs	r2, #8
 8007c72:	409a      	lsls	r2, r3
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c7c:	f043 0201 	orr.w	r2, r3, #1
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c88:	2201      	movs	r2, #1
 8007c8a:	409a      	lsls	r2, r3
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	4013      	ands	r3, r2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d012      	beq.n	8007cba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00b      	beq.n	8007cba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	409a      	lsls	r2, r3
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cb2:	f043 0202 	orr.w	r2, r3, #2
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cbe:	2204      	movs	r2, #4
 8007cc0:	409a      	lsls	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d012      	beq.n	8007cf0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0302 	and.w	r3, r3, #2
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00b      	beq.n	8007cf0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cdc:	2204      	movs	r2, #4
 8007cde:	409a      	lsls	r2, r3
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ce8:	f043 0204 	orr.w	r2, r3, #4
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cf4:	2210      	movs	r2, #16
 8007cf6:	409a      	lsls	r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	4013      	ands	r3, r2
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d043      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0308 	and.w	r3, r3, #8
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d03c      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d12:	2210      	movs	r2, #16
 8007d14:	409a      	lsls	r2, r3
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d018      	beq.n	8007d5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d108      	bne.n	8007d48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d024      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	4798      	blx	r3
 8007d46:	e01f      	b.n	8007d88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d01b      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	4798      	blx	r3
 8007d58:	e016      	b.n	8007d88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d107      	bne.n	8007d78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f022 0208 	bic.w	r2, r2, #8
 8007d76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d003      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d8c:	2220      	movs	r2, #32
 8007d8e:	409a      	lsls	r2, r3
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	4013      	ands	r3, r2
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	f000 808f 	beq.w	8007eb8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f003 0310 	and.w	r3, r3, #16
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 8087 	beq.w	8007eb8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dae:	2220      	movs	r2, #32
 8007db0:	409a      	lsls	r2, r3
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b05      	cmp	r3, #5
 8007dc0:	d136      	bne.n	8007e30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f022 0216 	bic.w	r2, r2, #22
 8007dd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	695a      	ldr	r2, [r3, #20]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007de0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d103      	bne.n	8007df2 <HAL_DMA_IRQHandler+0x1da>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d007      	beq.n	8007e02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f022 0208 	bic.w	r2, r2, #8
 8007e00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e06:	223f      	movs	r2, #63	; 0x3f
 8007e08:	409a      	lsls	r2, r3
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2201      	movs	r2, #1
 8007e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d07e      	beq.n	8007f24 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	4798      	blx	r3
        }
        return;
 8007e2e:	e079      	b.n	8007f24 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d01d      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d10d      	bne.n	8007e68 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d031      	beq.n	8007eb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	4798      	blx	r3
 8007e5c:	e02c      	b.n	8007eb8 <HAL_DMA_IRQHandler+0x2a0>
 8007e5e:	bf00      	nop
 8007e60:	20000090 	.word	0x20000090
 8007e64:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d023      	beq.n	8007eb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	4798      	blx	r3
 8007e78:	e01e      	b.n	8007eb8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10f      	bne.n	8007ea8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f022 0210 	bic.w	r2, r2, #16
 8007e96:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d003      	beq.n	8007eb8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d032      	beq.n	8007f26 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ec4:	f003 0301 	and.w	r3, r3, #1
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d022      	beq.n	8007f12 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2205      	movs	r2, #5
 8007ed0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f022 0201 	bic.w	r2, r2, #1
 8007ee2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	60bb      	str	r3, [r7, #8]
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d307      	bcc.n	8007f00 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 0301 	and.w	r3, r3, #1
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d1f2      	bne.n	8007ee4 <HAL_DMA_IRQHandler+0x2cc>
 8007efe:	e000      	b.n	8007f02 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007f00:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2201      	movs	r2, #1
 8007f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d005      	beq.n	8007f26 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	4798      	blx	r3
 8007f22:	e000      	b.n	8007f26 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007f24:	bf00      	nop
    }
  }
}
 8007f26:	3718      	adds	r7, #24
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	607a      	str	r2, [r7, #4]
 8007f38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007f48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	683a      	ldr	r2, [r7, #0]
 8007f50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	2b40      	cmp	r3, #64	; 0x40
 8007f58:	d108      	bne.n	8007f6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007f6a:	e007      	b.n	8007f7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	60da      	str	r2, [r3, #12]
}
 8007f7c:	bf00      	nop
 8007f7e:	3714      	adds	r7, #20
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	3b10      	subs	r3, #16
 8007f98:	4a14      	ldr	r2, [pc, #80]	; (8007fec <DMA_CalcBaseAndBitshift+0x64>)
 8007f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f9e:	091b      	lsrs	r3, r3, #4
 8007fa0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007fa2:	4a13      	ldr	r2, [pc, #76]	; (8007ff0 <DMA_CalcBaseAndBitshift+0x68>)
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	4413      	add	r3, r2
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	461a      	mov	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b03      	cmp	r3, #3
 8007fb4:	d909      	bls.n	8007fca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007fbe:	f023 0303 	bic.w	r3, r3, #3
 8007fc2:	1d1a      	adds	r2, r3, #4
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	659a      	str	r2, [r3, #88]	; 0x58
 8007fc8:	e007      	b.n	8007fda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007fd2:	f023 0303 	bic.w	r3, r3, #3
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	aaaaaaab 	.word	0xaaaaaaab
 8007ff0:	0801542c 	.word	0x0801542c

08007ff4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008004:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d11f      	bne.n	800804e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	2b03      	cmp	r3, #3
 8008012:	d856      	bhi.n	80080c2 <DMA_CheckFifoParam+0xce>
 8008014:	a201      	add	r2, pc, #4	; (adr r2, 800801c <DMA_CheckFifoParam+0x28>)
 8008016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800801a:	bf00      	nop
 800801c:	0800802d 	.word	0x0800802d
 8008020:	0800803f 	.word	0x0800803f
 8008024:	0800802d 	.word	0x0800802d
 8008028:	080080c3 	.word	0x080080c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008030:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d046      	beq.n	80080c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800803c:	e043      	b.n	80080c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008042:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008046:	d140      	bne.n	80080ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008048:	2301      	movs	r3, #1
 800804a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800804c:	e03d      	b.n	80080ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	699b      	ldr	r3, [r3, #24]
 8008052:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008056:	d121      	bne.n	800809c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	2b03      	cmp	r3, #3
 800805c:	d837      	bhi.n	80080ce <DMA_CheckFifoParam+0xda>
 800805e:	a201      	add	r2, pc, #4	; (adr r2, 8008064 <DMA_CheckFifoParam+0x70>)
 8008060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008064:	08008075 	.word	0x08008075
 8008068:	0800807b 	.word	0x0800807b
 800806c:	08008075 	.word	0x08008075
 8008070:	0800808d 	.word	0x0800808d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	73fb      	strb	r3, [r7, #15]
      break;
 8008078:	e030      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008082:	2b00      	cmp	r3, #0
 8008084:	d025      	beq.n	80080d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800808a:	e022      	b.n	80080d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008090:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008094:	d11f      	bne.n	80080d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800809a:	e01c      	b.n	80080d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d903      	bls.n	80080aa <DMA_CheckFifoParam+0xb6>
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	2b03      	cmp	r3, #3
 80080a6:	d003      	beq.n	80080b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80080a8:	e018      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	73fb      	strb	r3, [r7, #15]
      break;
 80080ae:	e015      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00e      	beq.n	80080da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	73fb      	strb	r3, [r7, #15]
      break;
 80080c0:	e00b      	b.n	80080da <DMA_CheckFifoParam+0xe6>
      break;
 80080c2:	bf00      	nop
 80080c4:	e00a      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      break;
 80080c6:	bf00      	nop
 80080c8:	e008      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      break;
 80080ca:	bf00      	nop
 80080cc:	e006      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      break;
 80080ce:	bf00      	nop
 80080d0:	e004      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      break;
 80080d2:	bf00      	nop
 80080d4:	e002      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      break;   
 80080d6:	bf00      	nop
 80080d8:	e000      	b.n	80080dc <DMA_CheckFifoParam+0xe8>
      break;
 80080da:	bf00      	nop
    }
  } 
  
  return status; 
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3714      	adds	r7, #20
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop

080080ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b089      	sub	sp, #36	; 0x24
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80080fa:	2300      	movs	r3, #0
 80080fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80080fe:	2300      	movs	r3, #0
 8008100:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008102:	2300      	movs	r3, #0
 8008104:	61fb      	str	r3, [r7, #28]
 8008106:	e16b      	b.n	80083e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008108:	2201      	movs	r2, #1
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	fa02 f303 	lsl.w	r3, r2, r3
 8008110:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	4013      	ands	r3, r2
 800811a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800811c:	693a      	ldr	r2, [r7, #16]
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	429a      	cmp	r2, r3
 8008122:	f040 815a 	bne.w	80083da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	f003 0303 	and.w	r3, r3, #3
 800812e:	2b01      	cmp	r3, #1
 8008130:	d005      	beq.n	800813e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800813a:	2b02      	cmp	r3, #2
 800813c:	d130      	bne.n	80081a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	005b      	lsls	r3, r3, #1
 8008148:	2203      	movs	r2, #3
 800814a:	fa02 f303 	lsl.w	r3, r2, r3
 800814e:	43db      	mvns	r3, r3
 8008150:	69ba      	ldr	r2, [r7, #24]
 8008152:	4013      	ands	r3, r2
 8008154:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	68da      	ldr	r2, [r3, #12]
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	005b      	lsls	r3, r3, #1
 800815e:	fa02 f303 	lsl.w	r3, r2, r3
 8008162:	69ba      	ldr	r2, [r7, #24]
 8008164:	4313      	orrs	r3, r2
 8008166:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008174:	2201      	movs	r2, #1
 8008176:	69fb      	ldr	r3, [r7, #28]
 8008178:	fa02 f303 	lsl.w	r3, r2, r3
 800817c:	43db      	mvns	r3, r3
 800817e:	69ba      	ldr	r2, [r7, #24]
 8008180:	4013      	ands	r3, r2
 8008182:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	091b      	lsrs	r3, r3, #4
 800818a:	f003 0201 	and.w	r2, r3, #1
 800818e:	69fb      	ldr	r3, [r7, #28]
 8008190:	fa02 f303 	lsl.w	r3, r2, r3
 8008194:	69ba      	ldr	r2, [r7, #24]
 8008196:	4313      	orrs	r3, r2
 8008198:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	69ba      	ldr	r2, [r7, #24]
 800819e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	f003 0303 	and.w	r3, r3, #3
 80081a8:	2b03      	cmp	r3, #3
 80081aa:	d017      	beq.n	80081dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80081b2:	69fb      	ldr	r3, [r7, #28]
 80081b4:	005b      	lsls	r3, r3, #1
 80081b6:	2203      	movs	r2, #3
 80081b8:	fa02 f303 	lsl.w	r3, r2, r3
 80081bc:	43db      	mvns	r3, r3
 80081be:	69ba      	ldr	r2, [r7, #24]
 80081c0:	4013      	ands	r3, r2
 80081c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	689a      	ldr	r2, [r3, #8]
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	005b      	lsls	r3, r3, #1
 80081cc:	fa02 f303 	lsl.w	r3, r2, r3
 80081d0:	69ba      	ldr	r2, [r7, #24]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	69ba      	ldr	r2, [r7, #24]
 80081da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	f003 0303 	and.w	r3, r3, #3
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	d123      	bne.n	8008230 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	08da      	lsrs	r2, r3, #3
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	3208      	adds	r2, #8
 80081f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	f003 0307 	and.w	r3, r3, #7
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	220f      	movs	r2, #15
 8008200:	fa02 f303 	lsl.w	r3, r2, r3
 8008204:	43db      	mvns	r3, r3
 8008206:	69ba      	ldr	r2, [r7, #24]
 8008208:	4013      	ands	r3, r2
 800820a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	691a      	ldr	r2, [r3, #16]
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	f003 0307 	and.w	r3, r3, #7
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	fa02 f303 	lsl.w	r3, r2, r3
 800821c:	69ba      	ldr	r2, [r7, #24]
 800821e:	4313      	orrs	r3, r2
 8008220:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008222:	69fb      	ldr	r3, [r7, #28]
 8008224:	08da      	lsrs	r2, r3, #3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	3208      	adds	r2, #8
 800822a:	69b9      	ldr	r1, [r7, #24]
 800822c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008236:	69fb      	ldr	r3, [r7, #28]
 8008238:	005b      	lsls	r3, r3, #1
 800823a:	2203      	movs	r2, #3
 800823c:	fa02 f303 	lsl.w	r3, r2, r3
 8008240:	43db      	mvns	r3, r3
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	4013      	ands	r3, r2
 8008246:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	f003 0203 	and.w	r2, r3, #3
 8008250:	69fb      	ldr	r3, [r7, #28]
 8008252:	005b      	lsls	r3, r3, #1
 8008254:	fa02 f303 	lsl.w	r3, r2, r3
 8008258:	69ba      	ldr	r2, [r7, #24]
 800825a:	4313      	orrs	r3, r2
 800825c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	69ba      	ldr	r2, [r7, #24]
 8008262:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800826c:	2b00      	cmp	r3, #0
 800826e:	f000 80b4 	beq.w	80083da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008272:	2300      	movs	r3, #0
 8008274:	60fb      	str	r3, [r7, #12]
 8008276:	4b60      	ldr	r3, [pc, #384]	; (80083f8 <HAL_GPIO_Init+0x30c>)
 8008278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800827a:	4a5f      	ldr	r2, [pc, #380]	; (80083f8 <HAL_GPIO_Init+0x30c>)
 800827c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008280:	6453      	str	r3, [r2, #68]	; 0x44
 8008282:	4b5d      	ldr	r3, [pc, #372]	; (80083f8 <HAL_GPIO_Init+0x30c>)
 8008284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800828e:	4a5b      	ldr	r2, [pc, #364]	; (80083fc <HAL_GPIO_Init+0x310>)
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	089b      	lsrs	r3, r3, #2
 8008294:	3302      	adds	r3, #2
 8008296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800829a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	f003 0303 	and.w	r3, r3, #3
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	220f      	movs	r2, #15
 80082a6:	fa02 f303 	lsl.w	r3, r2, r3
 80082aa:	43db      	mvns	r3, r3
 80082ac:	69ba      	ldr	r2, [r7, #24]
 80082ae:	4013      	ands	r3, r2
 80082b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a52      	ldr	r2, [pc, #328]	; (8008400 <HAL_GPIO_Init+0x314>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d02b      	beq.n	8008312 <HAL_GPIO_Init+0x226>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a51      	ldr	r2, [pc, #324]	; (8008404 <HAL_GPIO_Init+0x318>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d025      	beq.n	800830e <HAL_GPIO_Init+0x222>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	4a50      	ldr	r2, [pc, #320]	; (8008408 <HAL_GPIO_Init+0x31c>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d01f      	beq.n	800830a <HAL_GPIO_Init+0x21e>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4a4f      	ldr	r2, [pc, #316]	; (800840c <HAL_GPIO_Init+0x320>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d019      	beq.n	8008306 <HAL_GPIO_Init+0x21a>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4a4e      	ldr	r2, [pc, #312]	; (8008410 <HAL_GPIO_Init+0x324>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d013      	beq.n	8008302 <HAL_GPIO_Init+0x216>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	4a4d      	ldr	r2, [pc, #308]	; (8008414 <HAL_GPIO_Init+0x328>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d00d      	beq.n	80082fe <HAL_GPIO_Init+0x212>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	4a4c      	ldr	r2, [pc, #304]	; (8008418 <HAL_GPIO_Init+0x32c>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d007      	beq.n	80082fa <HAL_GPIO_Init+0x20e>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4a4b      	ldr	r2, [pc, #300]	; (800841c <HAL_GPIO_Init+0x330>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d101      	bne.n	80082f6 <HAL_GPIO_Init+0x20a>
 80082f2:	2307      	movs	r3, #7
 80082f4:	e00e      	b.n	8008314 <HAL_GPIO_Init+0x228>
 80082f6:	2308      	movs	r3, #8
 80082f8:	e00c      	b.n	8008314 <HAL_GPIO_Init+0x228>
 80082fa:	2306      	movs	r3, #6
 80082fc:	e00a      	b.n	8008314 <HAL_GPIO_Init+0x228>
 80082fe:	2305      	movs	r3, #5
 8008300:	e008      	b.n	8008314 <HAL_GPIO_Init+0x228>
 8008302:	2304      	movs	r3, #4
 8008304:	e006      	b.n	8008314 <HAL_GPIO_Init+0x228>
 8008306:	2303      	movs	r3, #3
 8008308:	e004      	b.n	8008314 <HAL_GPIO_Init+0x228>
 800830a:	2302      	movs	r3, #2
 800830c:	e002      	b.n	8008314 <HAL_GPIO_Init+0x228>
 800830e:	2301      	movs	r3, #1
 8008310:	e000      	b.n	8008314 <HAL_GPIO_Init+0x228>
 8008312:	2300      	movs	r3, #0
 8008314:	69fa      	ldr	r2, [r7, #28]
 8008316:	f002 0203 	and.w	r2, r2, #3
 800831a:	0092      	lsls	r2, r2, #2
 800831c:	4093      	lsls	r3, r2
 800831e:	69ba      	ldr	r2, [r7, #24]
 8008320:	4313      	orrs	r3, r2
 8008322:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008324:	4935      	ldr	r1, [pc, #212]	; (80083fc <HAL_GPIO_Init+0x310>)
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	089b      	lsrs	r3, r3, #2
 800832a:	3302      	adds	r3, #2
 800832c:	69ba      	ldr	r2, [r7, #24]
 800832e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008332:	4b3b      	ldr	r3, [pc, #236]	; (8008420 <HAL_GPIO_Init+0x334>)
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	43db      	mvns	r3, r3
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	4013      	ands	r3, r2
 8008340:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800834e:	69ba      	ldr	r2, [r7, #24]
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	4313      	orrs	r3, r2
 8008354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008356:	4a32      	ldr	r2, [pc, #200]	; (8008420 <HAL_GPIO_Init+0x334>)
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800835c:	4b30      	ldr	r3, [pc, #192]	; (8008420 <HAL_GPIO_Init+0x334>)
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	43db      	mvns	r3, r3
 8008366:	69ba      	ldr	r2, [r7, #24]
 8008368:	4013      	ands	r3, r2
 800836a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008378:	69ba      	ldr	r2, [r7, #24]
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	4313      	orrs	r3, r2
 800837e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008380:	4a27      	ldr	r2, [pc, #156]	; (8008420 <HAL_GPIO_Init+0x334>)
 8008382:	69bb      	ldr	r3, [r7, #24]
 8008384:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008386:	4b26      	ldr	r3, [pc, #152]	; (8008420 <HAL_GPIO_Init+0x334>)
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	43db      	mvns	r3, r3
 8008390:	69ba      	ldr	r2, [r7, #24]
 8008392:	4013      	ands	r3, r2
 8008394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80083a2:	69ba      	ldr	r2, [r7, #24]
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80083aa:	4a1d      	ldr	r2, [pc, #116]	; (8008420 <HAL_GPIO_Init+0x334>)
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80083b0:	4b1b      	ldr	r3, [pc, #108]	; (8008420 <HAL_GPIO_Init+0x334>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	43db      	mvns	r3, r3
 80083ba:	69ba      	ldr	r2, [r7, #24]
 80083bc:	4013      	ands	r3, r2
 80083be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d003      	beq.n	80083d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80083cc:	69ba      	ldr	r2, [r7, #24]
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80083d4:	4a12      	ldr	r2, [pc, #72]	; (8008420 <HAL_GPIO_Init+0x334>)
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	3301      	adds	r3, #1
 80083de:	61fb      	str	r3, [r7, #28]
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	2b0f      	cmp	r3, #15
 80083e4:	f67f ae90 	bls.w	8008108 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80083e8:	bf00      	nop
 80083ea:	bf00      	nop
 80083ec:	3724      	adds	r7, #36	; 0x24
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr
 80083f6:	bf00      	nop
 80083f8:	40023800 	.word	0x40023800
 80083fc:	40013800 	.word	0x40013800
 8008400:	40020000 	.word	0x40020000
 8008404:	40020400 	.word	0x40020400
 8008408:	40020800 	.word	0x40020800
 800840c:	40020c00 	.word	0x40020c00
 8008410:	40021000 	.word	0x40021000
 8008414:	40021400 	.word	0x40021400
 8008418:	40021800 	.word	0x40021800
 800841c:	40021c00 	.word	0x40021c00
 8008420:	40013c00 	.word	0x40013c00

08008424 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008424:	b480      	push	{r7}
 8008426:	b085      	sub	sp, #20
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	460b      	mov	r3, r1
 800842e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	691a      	ldr	r2, [r3, #16]
 8008434:	887b      	ldrh	r3, [r7, #2]
 8008436:	4013      	ands	r3, r2
 8008438:	2b00      	cmp	r3, #0
 800843a:	d002      	beq.n	8008442 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800843c:	2301      	movs	r3, #1
 800843e:	73fb      	strb	r3, [r7, #15]
 8008440:	e001      	b.n	8008446 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008442:	2300      	movs	r3, #0
 8008444:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008446:	7bfb      	ldrb	r3, [r7, #15]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3714      	adds	r7, #20
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	460b      	mov	r3, r1
 800845e:	807b      	strh	r3, [r7, #2]
 8008460:	4613      	mov	r3, r2
 8008462:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008464:	787b      	ldrb	r3, [r7, #1]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d003      	beq.n	8008472 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800846a:	887a      	ldrh	r2, [r7, #2]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008470:	e003      	b.n	800847a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008472:	887b      	ldrh	r3, [r7, #2]
 8008474:	041a      	lsls	r2, r3, #16
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	619a      	str	r2, [r3, #24]
}
 800847a:	bf00      	nop
 800847c:	370c      	adds	r7, #12
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr

08008486 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008486:	b480      	push	{r7}
 8008488:	b085      	sub	sp, #20
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
 800848e:	460b      	mov	r3, r1
 8008490:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	695b      	ldr	r3, [r3, #20]
 8008496:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008498:	887a      	ldrh	r2, [r7, #2]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	4013      	ands	r3, r2
 800849e:	041a      	lsls	r2, r3, #16
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	43d9      	mvns	r1, r3
 80084a4:	887b      	ldrh	r3, [r7, #2]
 80084a6:	400b      	ands	r3, r1
 80084a8:	431a      	orrs	r2, r3
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	619a      	str	r2, [r3, #24]
}
 80084ae:	bf00      	nop
 80084b0:	3714      	adds	r7, #20
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr
	...

080084bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	4603      	mov	r3, r0
 80084c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80084c6:	4b08      	ldr	r3, [pc, #32]	; (80084e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80084c8:	695a      	ldr	r2, [r3, #20]
 80084ca:	88fb      	ldrh	r3, [r7, #6]
 80084cc:	4013      	ands	r3, r2
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d006      	beq.n	80084e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80084d2:	4a05      	ldr	r2, [pc, #20]	; (80084e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80084d4:	88fb      	ldrh	r3, [r7, #6]
 80084d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80084d8:	88fb      	ldrh	r3, [r7, #6]
 80084da:	4618      	mov	r0, r3
 80084dc:	f7fa f872 	bl	80025c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80084e0:	bf00      	nop
 80084e2:	3708      	adds	r7, #8
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	40013c00 	.word	0x40013c00

080084ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b086      	sub	sp, #24
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d101      	bne.n	80084fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e267      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 0301 	and.w	r3, r3, #1
 8008506:	2b00      	cmp	r3, #0
 8008508:	d075      	beq.n	80085f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800850a:	4b88      	ldr	r3, [pc, #544]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	f003 030c 	and.w	r3, r3, #12
 8008512:	2b04      	cmp	r3, #4
 8008514:	d00c      	beq.n	8008530 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008516:	4b85      	ldr	r3, [pc, #532]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800851e:	2b08      	cmp	r3, #8
 8008520:	d112      	bne.n	8008548 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008522:	4b82      	ldr	r3, [pc, #520]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800852a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800852e:	d10b      	bne.n	8008548 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008530:	4b7e      	ldr	r3, [pc, #504]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d05b      	beq.n	80085f4 <HAL_RCC_OscConfig+0x108>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d157      	bne.n	80085f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008544:	2301      	movs	r3, #1
 8008546:	e242      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008550:	d106      	bne.n	8008560 <HAL_RCC_OscConfig+0x74>
 8008552:	4b76      	ldr	r3, [pc, #472]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a75      	ldr	r2, [pc, #468]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800855c:	6013      	str	r3, [r2, #0]
 800855e:	e01d      	b.n	800859c <HAL_RCC_OscConfig+0xb0>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008568:	d10c      	bne.n	8008584 <HAL_RCC_OscConfig+0x98>
 800856a:	4b70      	ldr	r3, [pc, #448]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a6f      	ldr	r2, [pc, #444]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008570:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008574:	6013      	str	r3, [r2, #0]
 8008576:	4b6d      	ldr	r3, [pc, #436]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a6c      	ldr	r2, [pc, #432]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800857c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008580:	6013      	str	r3, [r2, #0]
 8008582:	e00b      	b.n	800859c <HAL_RCC_OscConfig+0xb0>
 8008584:	4b69      	ldr	r3, [pc, #420]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a68      	ldr	r2, [pc, #416]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800858a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800858e:	6013      	str	r3, [r2, #0]
 8008590:	4b66      	ldr	r3, [pc, #408]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a65      	ldr	r2, [pc, #404]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008596:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800859a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d013      	beq.n	80085cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085a4:	f7fe f9c4 	bl	8006930 <HAL_GetTick>
 80085a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085aa:	e008      	b.n	80085be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80085ac:	f7fe f9c0 	bl	8006930 <HAL_GetTick>
 80085b0:	4602      	mov	r2, r0
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	1ad3      	subs	r3, r2, r3
 80085b6:	2b64      	cmp	r3, #100	; 0x64
 80085b8:	d901      	bls.n	80085be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e207      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085be:	4b5b      	ldr	r3, [pc, #364]	; (800872c <HAL_RCC_OscConfig+0x240>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d0f0      	beq.n	80085ac <HAL_RCC_OscConfig+0xc0>
 80085ca:	e014      	b.n	80085f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085cc:	f7fe f9b0 	bl	8006930 <HAL_GetTick>
 80085d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085d2:	e008      	b.n	80085e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80085d4:	f7fe f9ac 	bl	8006930 <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b64      	cmp	r3, #100	; 0x64
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e1f3      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085e6:	4b51      	ldr	r3, [pc, #324]	; (800872c <HAL_RCC_OscConfig+0x240>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1f0      	bne.n	80085d4 <HAL_RCC_OscConfig+0xe8>
 80085f2:	e000      	b.n	80085f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f003 0302 	and.w	r3, r3, #2
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d063      	beq.n	80086ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008602:	4b4a      	ldr	r3, [pc, #296]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f003 030c 	and.w	r3, r3, #12
 800860a:	2b00      	cmp	r3, #0
 800860c:	d00b      	beq.n	8008626 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800860e:	4b47      	ldr	r3, [pc, #284]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008616:	2b08      	cmp	r3, #8
 8008618:	d11c      	bne.n	8008654 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800861a:	4b44      	ldr	r3, [pc, #272]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d116      	bne.n	8008654 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008626:	4b41      	ldr	r3, [pc, #260]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b00      	cmp	r3, #0
 8008630:	d005      	beq.n	800863e <HAL_RCC_OscConfig+0x152>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	2b01      	cmp	r3, #1
 8008638:	d001      	beq.n	800863e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	e1c7      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800863e:	4b3b      	ldr	r3, [pc, #236]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	00db      	lsls	r3, r3, #3
 800864c:	4937      	ldr	r1, [pc, #220]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800864e:	4313      	orrs	r3, r2
 8008650:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008652:	e03a      	b.n	80086ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d020      	beq.n	800869e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800865c:	4b34      	ldr	r3, [pc, #208]	; (8008730 <HAL_RCC_OscConfig+0x244>)
 800865e:	2201      	movs	r2, #1
 8008660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008662:	f7fe f965 	bl	8006930 <HAL_GetTick>
 8008666:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008668:	e008      	b.n	800867c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800866a:	f7fe f961 	bl	8006930 <HAL_GetTick>
 800866e:	4602      	mov	r2, r0
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	1ad3      	subs	r3, r2, r3
 8008674:	2b02      	cmp	r3, #2
 8008676:	d901      	bls.n	800867c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008678:	2303      	movs	r3, #3
 800867a:	e1a8      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800867c:	4b2b      	ldr	r3, [pc, #172]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f003 0302 	and.w	r3, r3, #2
 8008684:	2b00      	cmp	r3, #0
 8008686:	d0f0      	beq.n	800866a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008688:	4b28      	ldr	r3, [pc, #160]	; (800872c <HAL_RCC_OscConfig+0x240>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	691b      	ldr	r3, [r3, #16]
 8008694:	00db      	lsls	r3, r3, #3
 8008696:	4925      	ldr	r1, [pc, #148]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008698:	4313      	orrs	r3, r2
 800869a:	600b      	str	r3, [r1, #0]
 800869c:	e015      	b.n	80086ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800869e:	4b24      	ldr	r3, [pc, #144]	; (8008730 <HAL_RCC_OscConfig+0x244>)
 80086a0:	2200      	movs	r2, #0
 80086a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a4:	f7fe f944 	bl	8006930 <HAL_GetTick>
 80086a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086aa:	e008      	b.n	80086be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086ac:	f7fe f940 	bl	8006930 <HAL_GetTick>
 80086b0:	4602      	mov	r2, r0
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	1ad3      	subs	r3, r2, r3
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d901      	bls.n	80086be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80086ba:	2303      	movs	r3, #3
 80086bc:	e187      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086be:	4b1b      	ldr	r3, [pc, #108]	; (800872c <HAL_RCC_OscConfig+0x240>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f003 0302 	and.w	r3, r3, #2
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1f0      	bne.n	80086ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f003 0308 	and.w	r3, r3, #8
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d036      	beq.n	8008744 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	695b      	ldr	r3, [r3, #20]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d016      	beq.n	800870c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086de:	4b15      	ldr	r3, [pc, #84]	; (8008734 <HAL_RCC_OscConfig+0x248>)
 80086e0:	2201      	movs	r2, #1
 80086e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086e4:	f7fe f924 	bl	8006930 <HAL_GetTick>
 80086e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80086ea:	e008      	b.n	80086fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80086ec:	f7fe f920 	bl	8006930 <HAL_GetTick>
 80086f0:	4602      	mov	r2, r0
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	1ad3      	subs	r3, r2, r3
 80086f6:	2b02      	cmp	r3, #2
 80086f8:	d901      	bls.n	80086fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80086fa:	2303      	movs	r3, #3
 80086fc:	e167      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80086fe:	4b0b      	ldr	r3, [pc, #44]	; (800872c <HAL_RCC_OscConfig+0x240>)
 8008700:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008702:	f003 0302 	and.w	r3, r3, #2
 8008706:	2b00      	cmp	r3, #0
 8008708:	d0f0      	beq.n	80086ec <HAL_RCC_OscConfig+0x200>
 800870a:	e01b      	b.n	8008744 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800870c:	4b09      	ldr	r3, [pc, #36]	; (8008734 <HAL_RCC_OscConfig+0x248>)
 800870e:	2200      	movs	r2, #0
 8008710:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008712:	f7fe f90d 	bl	8006930 <HAL_GetTick>
 8008716:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008718:	e00e      	b.n	8008738 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800871a:	f7fe f909 	bl	8006930 <HAL_GetTick>
 800871e:	4602      	mov	r2, r0
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	1ad3      	subs	r3, r2, r3
 8008724:	2b02      	cmp	r3, #2
 8008726:	d907      	bls.n	8008738 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	e150      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
 800872c:	40023800 	.word	0x40023800
 8008730:	42470000 	.word	0x42470000
 8008734:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008738:	4b88      	ldr	r3, [pc, #544]	; (800895c <HAL_RCC_OscConfig+0x470>)
 800873a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800873c:	f003 0302 	and.w	r3, r3, #2
 8008740:	2b00      	cmp	r3, #0
 8008742:	d1ea      	bne.n	800871a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f003 0304 	and.w	r3, r3, #4
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 8097 	beq.w	8008880 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008752:	2300      	movs	r3, #0
 8008754:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008756:	4b81      	ldr	r3, [pc, #516]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800875a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800875e:	2b00      	cmp	r3, #0
 8008760:	d10f      	bne.n	8008782 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008762:	2300      	movs	r3, #0
 8008764:	60bb      	str	r3, [r7, #8]
 8008766:	4b7d      	ldr	r3, [pc, #500]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800876a:	4a7c      	ldr	r2, [pc, #496]	; (800895c <HAL_RCC_OscConfig+0x470>)
 800876c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008770:	6413      	str	r3, [r2, #64]	; 0x40
 8008772:	4b7a      	ldr	r3, [pc, #488]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800877a:	60bb      	str	r3, [r7, #8]
 800877c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800877e:	2301      	movs	r3, #1
 8008780:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008782:	4b77      	ldr	r3, [pc, #476]	; (8008960 <HAL_RCC_OscConfig+0x474>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800878a:	2b00      	cmp	r3, #0
 800878c:	d118      	bne.n	80087c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800878e:	4b74      	ldr	r3, [pc, #464]	; (8008960 <HAL_RCC_OscConfig+0x474>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a73      	ldr	r2, [pc, #460]	; (8008960 <HAL_RCC_OscConfig+0x474>)
 8008794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800879a:	f7fe f8c9 	bl	8006930 <HAL_GetTick>
 800879e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087a0:	e008      	b.n	80087b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087a2:	f7fe f8c5 	bl	8006930 <HAL_GetTick>
 80087a6:	4602      	mov	r2, r0
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	1ad3      	subs	r3, r2, r3
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	d901      	bls.n	80087b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80087b0:	2303      	movs	r3, #3
 80087b2:	e10c      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087b4:	4b6a      	ldr	r3, [pc, #424]	; (8008960 <HAL_RCC_OscConfig+0x474>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d0f0      	beq.n	80087a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	689b      	ldr	r3, [r3, #8]
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d106      	bne.n	80087d6 <HAL_RCC_OscConfig+0x2ea>
 80087c8:	4b64      	ldr	r3, [pc, #400]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087cc:	4a63      	ldr	r2, [pc, #396]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087ce:	f043 0301 	orr.w	r3, r3, #1
 80087d2:	6713      	str	r3, [r2, #112]	; 0x70
 80087d4:	e01c      	b.n	8008810 <HAL_RCC_OscConfig+0x324>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	2b05      	cmp	r3, #5
 80087dc:	d10c      	bne.n	80087f8 <HAL_RCC_OscConfig+0x30c>
 80087de:	4b5f      	ldr	r3, [pc, #380]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087e2:	4a5e      	ldr	r2, [pc, #376]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087e4:	f043 0304 	orr.w	r3, r3, #4
 80087e8:	6713      	str	r3, [r2, #112]	; 0x70
 80087ea:	4b5c      	ldr	r3, [pc, #368]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087ee:	4a5b      	ldr	r2, [pc, #364]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087f0:	f043 0301 	orr.w	r3, r3, #1
 80087f4:	6713      	str	r3, [r2, #112]	; 0x70
 80087f6:	e00b      	b.n	8008810 <HAL_RCC_OscConfig+0x324>
 80087f8:	4b58      	ldr	r3, [pc, #352]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087fc:	4a57      	ldr	r2, [pc, #348]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80087fe:	f023 0301 	bic.w	r3, r3, #1
 8008802:	6713      	str	r3, [r2, #112]	; 0x70
 8008804:	4b55      	ldr	r3, [pc, #340]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008808:	4a54      	ldr	r2, [pc, #336]	; (800895c <HAL_RCC_OscConfig+0x470>)
 800880a:	f023 0304 	bic.w	r3, r3, #4
 800880e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d015      	beq.n	8008844 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008818:	f7fe f88a 	bl	8006930 <HAL_GetTick>
 800881c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800881e:	e00a      	b.n	8008836 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008820:	f7fe f886 	bl	8006930 <HAL_GetTick>
 8008824:	4602      	mov	r2, r0
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	1ad3      	subs	r3, r2, r3
 800882a:	f241 3288 	movw	r2, #5000	; 0x1388
 800882e:	4293      	cmp	r3, r2
 8008830:	d901      	bls.n	8008836 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	e0cb      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008836:	4b49      	ldr	r3, [pc, #292]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800883a:	f003 0302 	and.w	r3, r3, #2
 800883e:	2b00      	cmp	r3, #0
 8008840:	d0ee      	beq.n	8008820 <HAL_RCC_OscConfig+0x334>
 8008842:	e014      	b.n	800886e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008844:	f7fe f874 	bl	8006930 <HAL_GetTick>
 8008848:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800884a:	e00a      	b.n	8008862 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800884c:	f7fe f870 	bl	8006930 <HAL_GetTick>
 8008850:	4602      	mov	r2, r0
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	1ad3      	subs	r3, r2, r3
 8008856:	f241 3288 	movw	r2, #5000	; 0x1388
 800885a:	4293      	cmp	r3, r2
 800885c:	d901      	bls.n	8008862 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800885e:	2303      	movs	r3, #3
 8008860:	e0b5      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008862:	4b3e      	ldr	r3, [pc, #248]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008866:	f003 0302 	and.w	r3, r3, #2
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1ee      	bne.n	800884c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	2b01      	cmp	r3, #1
 8008872:	d105      	bne.n	8008880 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008874:	4b39      	ldr	r3, [pc, #228]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008878:	4a38      	ldr	r2, [pc, #224]	; (800895c <HAL_RCC_OscConfig+0x470>)
 800887a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800887e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	2b00      	cmp	r3, #0
 8008886:	f000 80a1 	beq.w	80089cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800888a:	4b34      	ldr	r3, [pc, #208]	; (800895c <HAL_RCC_OscConfig+0x470>)
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	f003 030c 	and.w	r3, r3, #12
 8008892:	2b08      	cmp	r3, #8
 8008894:	d05c      	beq.n	8008950 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	699b      	ldr	r3, [r3, #24]
 800889a:	2b02      	cmp	r3, #2
 800889c:	d141      	bne.n	8008922 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800889e:	4b31      	ldr	r3, [pc, #196]	; (8008964 <HAL_RCC_OscConfig+0x478>)
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088a4:	f7fe f844 	bl	8006930 <HAL_GetTick>
 80088a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088aa:	e008      	b.n	80088be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088ac:	f7fe f840 	bl	8006930 <HAL_GetTick>
 80088b0:	4602      	mov	r2, r0
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d901      	bls.n	80088be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80088ba:	2303      	movs	r3, #3
 80088bc:	e087      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088be:	4b27      	ldr	r3, [pc, #156]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d1f0      	bne.n	80088ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	69da      	ldr	r2, [r3, #28]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a1b      	ldr	r3, [r3, #32]
 80088d2:	431a      	orrs	r2, r3
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d8:	019b      	lsls	r3, r3, #6
 80088da:	431a      	orrs	r2, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088e0:	085b      	lsrs	r3, r3, #1
 80088e2:	3b01      	subs	r3, #1
 80088e4:	041b      	lsls	r3, r3, #16
 80088e6:	431a      	orrs	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ec:	061b      	lsls	r3, r3, #24
 80088ee:	491b      	ldr	r1, [pc, #108]	; (800895c <HAL_RCC_OscConfig+0x470>)
 80088f0:	4313      	orrs	r3, r2
 80088f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80088f4:	4b1b      	ldr	r3, [pc, #108]	; (8008964 <HAL_RCC_OscConfig+0x478>)
 80088f6:	2201      	movs	r2, #1
 80088f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088fa:	f7fe f819 	bl	8006930 <HAL_GetTick>
 80088fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008900:	e008      	b.n	8008914 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008902:	f7fe f815 	bl	8006930 <HAL_GetTick>
 8008906:	4602      	mov	r2, r0
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	1ad3      	subs	r3, r2, r3
 800890c:	2b02      	cmp	r3, #2
 800890e:	d901      	bls.n	8008914 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008910:	2303      	movs	r3, #3
 8008912:	e05c      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008914:	4b11      	ldr	r3, [pc, #68]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800891c:	2b00      	cmp	r3, #0
 800891e:	d0f0      	beq.n	8008902 <HAL_RCC_OscConfig+0x416>
 8008920:	e054      	b.n	80089cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008922:	4b10      	ldr	r3, [pc, #64]	; (8008964 <HAL_RCC_OscConfig+0x478>)
 8008924:	2200      	movs	r2, #0
 8008926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008928:	f7fe f802 	bl	8006930 <HAL_GetTick>
 800892c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800892e:	e008      	b.n	8008942 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008930:	f7fd fffe 	bl	8006930 <HAL_GetTick>
 8008934:	4602      	mov	r2, r0
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	2b02      	cmp	r3, #2
 800893c:	d901      	bls.n	8008942 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e045      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008942:	4b06      	ldr	r3, [pc, #24]	; (800895c <HAL_RCC_OscConfig+0x470>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1f0      	bne.n	8008930 <HAL_RCC_OscConfig+0x444>
 800894e:	e03d      	b.n	80089cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	699b      	ldr	r3, [r3, #24]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d107      	bne.n	8008968 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e038      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
 800895c:	40023800 	.word	0x40023800
 8008960:	40007000 	.word	0x40007000
 8008964:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008968:	4b1b      	ldr	r3, [pc, #108]	; (80089d8 <HAL_RCC_OscConfig+0x4ec>)
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	699b      	ldr	r3, [r3, #24]
 8008972:	2b01      	cmp	r3, #1
 8008974:	d028      	beq.n	80089c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008980:	429a      	cmp	r2, r3
 8008982:	d121      	bne.n	80089c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800898e:	429a      	cmp	r2, r3
 8008990:	d11a      	bne.n	80089c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008998:	4013      	ands	r3, r2
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800899e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d111      	bne.n	80089c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ae:	085b      	lsrs	r3, r3, #1
 80089b0:	3b01      	subs	r3, #1
 80089b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d107      	bne.n	80089c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d001      	beq.n	80089cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	e000      	b.n	80089ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3718      	adds	r7, #24
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	40023800 	.word	0x40023800

080089dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d101      	bne.n	80089f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e0cc      	b.n	8008b8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80089f0:	4b68      	ldr	r3, [pc, #416]	; (8008b94 <HAL_RCC_ClockConfig+0x1b8>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f003 0307 	and.w	r3, r3, #7
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d90c      	bls.n	8008a18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089fe:	4b65      	ldr	r3, [pc, #404]	; (8008b94 <HAL_RCC_ClockConfig+0x1b8>)
 8008a00:	683a      	ldr	r2, [r7, #0]
 8008a02:	b2d2      	uxtb	r2, r2
 8008a04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a06:	4b63      	ldr	r3, [pc, #396]	; (8008b94 <HAL_RCC_ClockConfig+0x1b8>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 0307 	and.w	r3, r3, #7
 8008a0e:	683a      	ldr	r2, [r7, #0]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d001      	beq.n	8008a18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008a14:	2301      	movs	r3, #1
 8008a16:	e0b8      	b.n	8008b8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 0302 	and.w	r3, r3, #2
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d020      	beq.n	8008a66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f003 0304 	and.w	r3, r3, #4
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d005      	beq.n	8008a3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008a30:	4b59      	ldr	r3, [pc, #356]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	4a58      	ldr	r2, [pc, #352]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008a3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 0308 	and.w	r3, r3, #8
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d005      	beq.n	8008a54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008a48:	4b53      	ldr	r3, [pc, #332]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	4a52      	ldr	r2, [pc, #328]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008a52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a54:	4b50      	ldr	r3, [pc, #320]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	689b      	ldr	r3, [r3, #8]
 8008a60:	494d      	ldr	r1, [pc, #308]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a62:	4313      	orrs	r3, r2
 8008a64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0301 	and.w	r3, r3, #1
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d044      	beq.n	8008afc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d107      	bne.n	8008a8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a7a:	4b47      	ldr	r3, [pc, #284]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d119      	bne.n	8008aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	e07f      	b.n	8008b8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d003      	beq.n	8008a9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d107      	bne.n	8008aaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a9a:	4b3f      	ldr	r3, [pc, #252]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d109      	bne.n	8008aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e06f      	b.n	8008b8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008aaa:	4b3b      	ldr	r3, [pc, #236]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f003 0302 	and.w	r3, r3, #2
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d101      	bne.n	8008aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e067      	b.n	8008b8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008aba:	4b37      	ldr	r3, [pc, #220]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	f023 0203 	bic.w	r2, r3, #3
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	4934      	ldr	r1, [pc, #208]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008ac8:	4313      	orrs	r3, r2
 8008aca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008acc:	f7fd ff30 	bl	8006930 <HAL_GetTick>
 8008ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ad2:	e00a      	b.n	8008aea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ad4:	f7fd ff2c 	bl	8006930 <HAL_GetTick>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	1ad3      	subs	r3, r2, r3
 8008ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d901      	bls.n	8008aea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e04f      	b.n	8008b8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008aea:	4b2b      	ldr	r3, [pc, #172]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f003 020c 	and.w	r2, r3, #12
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d1eb      	bne.n	8008ad4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008afc:	4b25      	ldr	r3, [pc, #148]	; (8008b94 <HAL_RCC_ClockConfig+0x1b8>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f003 0307 	and.w	r3, r3, #7
 8008b04:	683a      	ldr	r2, [r7, #0]
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d20c      	bcs.n	8008b24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b0a:	4b22      	ldr	r3, [pc, #136]	; (8008b94 <HAL_RCC_ClockConfig+0x1b8>)
 8008b0c:	683a      	ldr	r2, [r7, #0]
 8008b0e:	b2d2      	uxtb	r2, r2
 8008b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b12:	4b20      	ldr	r3, [pc, #128]	; (8008b94 <HAL_RCC_ClockConfig+0x1b8>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f003 0307 	and.w	r3, r3, #7
 8008b1a:	683a      	ldr	r2, [r7, #0]
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d001      	beq.n	8008b24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	e032      	b.n	8008b8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0304 	and.w	r3, r3, #4
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d008      	beq.n	8008b42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b30:	4b19      	ldr	r3, [pc, #100]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	4916      	ldr	r1, [pc, #88]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f003 0308 	and.w	r3, r3, #8
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d009      	beq.n	8008b62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008b4e:	4b12      	ldr	r3, [pc, #72]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	691b      	ldr	r3, [r3, #16]
 8008b5a:	00db      	lsls	r3, r3, #3
 8008b5c:	490e      	ldr	r1, [pc, #56]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008b62:	f000 f821 	bl	8008ba8 <HAL_RCC_GetSysClockFreq>
 8008b66:	4602      	mov	r2, r0
 8008b68:	4b0b      	ldr	r3, [pc, #44]	; (8008b98 <HAL_RCC_ClockConfig+0x1bc>)
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	091b      	lsrs	r3, r3, #4
 8008b6e:	f003 030f 	and.w	r3, r3, #15
 8008b72:	490a      	ldr	r1, [pc, #40]	; (8008b9c <HAL_RCC_ClockConfig+0x1c0>)
 8008b74:	5ccb      	ldrb	r3, [r1, r3]
 8008b76:	fa22 f303 	lsr.w	r3, r2, r3
 8008b7a:	4a09      	ldr	r2, [pc, #36]	; (8008ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8008b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008b7e:	4b09      	ldr	r3, [pc, #36]	; (8008ba4 <HAL_RCC_ClockConfig+0x1c8>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f7fc ff8e 	bl	8005aa4 <HAL_InitTick>

  return HAL_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
 8008b92:	bf00      	nop
 8008b94:	40023c00 	.word	0x40023c00
 8008b98:	40023800 	.word	0x40023800
 8008b9c:	08015414 	.word	0x08015414
 8008ba0:	20000090 	.word	0x20000090
 8008ba4:	20000094 	.word	0x20000094

08008ba8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bac:	b090      	sub	sp, #64	; 0x40
 8008bae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	637b      	str	r3, [r7, #52]	; 0x34
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bb8:	2300      	movs	r3, #0
 8008bba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008bc0:	4b59      	ldr	r3, [pc, #356]	; (8008d28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f003 030c 	and.w	r3, r3, #12
 8008bc8:	2b08      	cmp	r3, #8
 8008bca:	d00d      	beq.n	8008be8 <HAL_RCC_GetSysClockFreq+0x40>
 8008bcc:	2b08      	cmp	r3, #8
 8008bce:	f200 80a1 	bhi.w	8008d14 <HAL_RCC_GetSysClockFreq+0x16c>
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d002      	beq.n	8008bdc <HAL_RCC_GetSysClockFreq+0x34>
 8008bd6:	2b04      	cmp	r3, #4
 8008bd8:	d003      	beq.n	8008be2 <HAL_RCC_GetSysClockFreq+0x3a>
 8008bda:	e09b      	b.n	8008d14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008bdc:	4b53      	ldr	r3, [pc, #332]	; (8008d2c <HAL_RCC_GetSysClockFreq+0x184>)
 8008bde:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8008be0:	e09b      	b.n	8008d1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008be2:	4b53      	ldr	r3, [pc, #332]	; (8008d30 <HAL_RCC_GetSysClockFreq+0x188>)
 8008be4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008be6:	e098      	b.n	8008d1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008be8:	4b4f      	ldr	r3, [pc, #316]	; (8008d28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008bf0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008bf2:	4b4d      	ldr	r3, [pc, #308]	; (8008d28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d028      	beq.n	8008c50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bfe:	4b4a      	ldr	r3, [pc, #296]	; (8008d28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	099b      	lsrs	r3, r3, #6
 8008c04:	2200      	movs	r2, #0
 8008c06:	623b      	str	r3, [r7, #32]
 8008c08:	627a      	str	r2, [r7, #36]	; 0x24
 8008c0a:	6a3b      	ldr	r3, [r7, #32]
 8008c0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008c10:	2100      	movs	r1, #0
 8008c12:	4b47      	ldr	r3, [pc, #284]	; (8008d30 <HAL_RCC_GetSysClockFreq+0x188>)
 8008c14:	fb03 f201 	mul.w	r2, r3, r1
 8008c18:	2300      	movs	r3, #0
 8008c1a:	fb00 f303 	mul.w	r3, r0, r3
 8008c1e:	4413      	add	r3, r2
 8008c20:	4a43      	ldr	r2, [pc, #268]	; (8008d30 <HAL_RCC_GetSysClockFreq+0x188>)
 8008c22:	fba0 1202 	umull	r1, r2, r0, r2
 8008c26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c28:	460a      	mov	r2, r1
 8008c2a:	62ba      	str	r2, [r7, #40]	; 0x28
 8008c2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c2e:	4413      	add	r3, r2
 8008c30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c34:	2200      	movs	r2, #0
 8008c36:	61bb      	str	r3, [r7, #24]
 8008c38:	61fa      	str	r2, [r7, #28]
 8008c3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008c42:	f7f7 ffb1 	bl	8000ba8 <__aeabi_uldivmod>
 8008c46:	4602      	mov	r2, r0
 8008c48:	460b      	mov	r3, r1
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c4e:	e053      	b.n	8008cf8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c50:	4b35      	ldr	r3, [pc, #212]	; (8008d28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	099b      	lsrs	r3, r3, #6
 8008c56:	2200      	movs	r2, #0
 8008c58:	613b      	str	r3, [r7, #16]
 8008c5a:	617a      	str	r2, [r7, #20]
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008c62:	f04f 0b00 	mov.w	fp, #0
 8008c66:	4652      	mov	r2, sl
 8008c68:	465b      	mov	r3, fp
 8008c6a:	f04f 0000 	mov.w	r0, #0
 8008c6e:	f04f 0100 	mov.w	r1, #0
 8008c72:	0159      	lsls	r1, r3, #5
 8008c74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c78:	0150      	lsls	r0, r2, #5
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	ebb2 080a 	subs.w	r8, r2, sl
 8008c82:	eb63 090b 	sbc.w	r9, r3, fp
 8008c86:	f04f 0200 	mov.w	r2, #0
 8008c8a:	f04f 0300 	mov.w	r3, #0
 8008c8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008c92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008c96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008c9a:	ebb2 0408 	subs.w	r4, r2, r8
 8008c9e:	eb63 0509 	sbc.w	r5, r3, r9
 8008ca2:	f04f 0200 	mov.w	r2, #0
 8008ca6:	f04f 0300 	mov.w	r3, #0
 8008caa:	00eb      	lsls	r3, r5, #3
 8008cac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008cb0:	00e2      	lsls	r2, r4, #3
 8008cb2:	4614      	mov	r4, r2
 8008cb4:	461d      	mov	r5, r3
 8008cb6:	eb14 030a 	adds.w	r3, r4, sl
 8008cba:	603b      	str	r3, [r7, #0]
 8008cbc:	eb45 030b 	adc.w	r3, r5, fp
 8008cc0:	607b      	str	r3, [r7, #4]
 8008cc2:	f04f 0200 	mov.w	r2, #0
 8008cc6:	f04f 0300 	mov.w	r3, #0
 8008cca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008cce:	4629      	mov	r1, r5
 8008cd0:	028b      	lsls	r3, r1, #10
 8008cd2:	4621      	mov	r1, r4
 8008cd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008cd8:	4621      	mov	r1, r4
 8008cda:	028a      	lsls	r2, r1, #10
 8008cdc:	4610      	mov	r0, r2
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	60bb      	str	r3, [r7, #8]
 8008ce6:	60fa      	str	r2, [r7, #12]
 8008ce8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008cec:	f7f7 ff5c 	bl	8000ba8 <__aeabi_uldivmod>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008cf8:	4b0b      	ldr	r3, [pc, #44]	; (8008d28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	0c1b      	lsrs	r3, r3, #16
 8008cfe:	f003 0303 	and.w	r3, r3, #3
 8008d02:	3301      	adds	r3, #1
 8008d04:	005b      	lsls	r3, r3, #1
 8008d06:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8008d08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d10:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008d12:	e002      	b.n	8008d1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008d14:	4b05      	ldr	r3, [pc, #20]	; (8008d2c <HAL_RCC_GetSysClockFreq+0x184>)
 8008d16:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008d18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3740      	adds	r7, #64	; 0x40
 8008d20:	46bd      	mov	sp, r7
 8008d22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d26:	bf00      	nop
 8008d28:	40023800 	.word	0x40023800
 8008d2c:	00f42400 	.word	0x00f42400
 8008d30:	00b71b00 	.word	0x00b71b00

08008d34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d34:	b480      	push	{r7}
 8008d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d38:	4b03      	ldr	r3, [pc, #12]	; (8008d48 <HAL_RCC_GetHCLKFreq+0x14>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	20000090 	.word	0x20000090

08008d4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008d50:	f7ff fff0 	bl	8008d34 <HAL_RCC_GetHCLKFreq>
 8008d54:	4602      	mov	r2, r0
 8008d56:	4b05      	ldr	r3, [pc, #20]	; (8008d6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	0a9b      	lsrs	r3, r3, #10
 8008d5c:	f003 0307 	and.w	r3, r3, #7
 8008d60:	4903      	ldr	r1, [pc, #12]	; (8008d70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d62:	5ccb      	ldrb	r3, [r1, r3]
 8008d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	40023800 	.word	0x40023800
 8008d70:	08015424 	.word	0x08015424

08008d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008d78:	f7ff ffdc 	bl	8008d34 <HAL_RCC_GetHCLKFreq>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	4b05      	ldr	r3, [pc, #20]	; (8008d94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	0b5b      	lsrs	r3, r3, #13
 8008d84:	f003 0307 	and.w	r3, r3, #7
 8008d88:	4903      	ldr	r1, [pc, #12]	; (8008d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d8a:	5ccb      	ldrb	r3, [r1, r3]
 8008d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	bd80      	pop	{r7, pc}
 8008d94:	40023800 	.word	0x40023800
 8008d98:	08015424 	.word	0x08015424

08008d9c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	220f      	movs	r2, #15
 8008daa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008dac:	4b12      	ldr	r3, [pc, #72]	; (8008df8 <HAL_RCC_GetClockConfig+0x5c>)
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	f003 0203 	and.w	r2, r3, #3
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008db8:	4b0f      	ldr	r3, [pc, #60]	; (8008df8 <HAL_RCC_GetClockConfig+0x5c>)
 8008dba:	689b      	ldr	r3, [r3, #8]
 8008dbc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008dc4:	4b0c      	ldr	r3, [pc, #48]	; (8008df8 <HAL_RCC_GetClockConfig+0x5c>)
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008dd0:	4b09      	ldr	r3, [pc, #36]	; (8008df8 <HAL_RCC_GetClockConfig+0x5c>)
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	08db      	lsrs	r3, r3, #3
 8008dd6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008dde:	4b07      	ldr	r3, [pc, #28]	; (8008dfc <HAL_RCC_GetClockConfig+0x60>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 0207 	and.w	r2, r3, #7
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	601a      	str	r2, [r3, #0]
}
 8008dea:	bf00      	nop
 8008dec:	370c      	adds	r7, #12
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	40023800 	.word	0x40023800
 8008dfc:	40023c00 	.word	0x40023c00

08008e00 <HAL_SMBUS_Init>:
  * @param  hsmbus pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	60bb      	str	r3, [r7, #8]

  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <HAL_SMBUS_Init+0x1a>
  {
    return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e0a1      	b.n	8008f5e <HAL_SMBUS_Init+0x15e>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e20:	b2db      	uxtb	r3, r3
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d106      	bne.n	8008e34 <HAL_SMBUS_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f7fc fb84 	bl	800553c <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2224      	movs	r2, #36	; 0x24
 8008e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f022 0201 	bic.w	r2, r2, #1
 8008e4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008e4c:	f7ff ff7e 	bl	8008d4c <HAL_RCC_GetPCLK1Freq>
 8008e50:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = SMBUS_FREQRANGE(pclk1);
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	4a44      	ldr	r2, [pc, #272]	; (8008f68 <HAL_SMBUS_Init+0x168>)
 8008e56:	fba2 2303 	umull	r2, r3, r2, r3
 8008e5a:	0c9b      	lsrs	r3, r3, #18
 8008e5c:	60fb      	str	r3, [r7, #12]

  /*---------------------------- SMBUSx CR2 Configuration ----------------------*/
  /* Configure SMBUSx: Frequency range */
  MODIFY_REG(hsmbus->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	430a      	orrs	r2, r1
 8008e70:	605a      	str	r2, [r3, #4]

  /*---------------------------- SMBUSx TRISE Configuration --------------------*/
  /* Configure SMBUSx: Rise Time */
  MODIFY_REG(hsmbus->Instance->TRISE, I2C_TRISE_TRISE, SMBUS_RISE_TIME(freqrange));
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	6a1b      	ldr	r3, [r3, #32]
 8008e78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	1c5a      	adds	r2, r3, #1
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	430a      	orrs	r2, r1
 8008e86:	621a      	str	r2, [r3, #32]

  /*---------------------------- SMBUSx CCR Configuration ----------------------*/
  /* Configure SMBUSx: Speed */
  MODIFY_REG(hsmbus->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), SMBUS_SPEED_STANDARD(pclk1, hsmbus->Init.ClockSpeed));
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	69db      	ldr	r3, [r3, #28]
 8008e8e:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8008e92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	6852      	ldr	r2, [r2, #4]
 8008e9a:	0052      	lsls	r2, r2, #1
 8008e9c:	68b9      	ldr	r1, [r7, #8]
 8008e9e:	fbb1 f1f2 	udiv	r1, r1, r2
 8008ea2:	f640 72fc 	movw	r2, #4092	; 0xffc
 8008ea6:	400a      	ands	r2, r1
 8008ea8:	2a00      	cmp	r2, #0
 8008eaa:	d006      	beq.n	8008eba <HAL_SMBUS_Init+0xba>
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	6852      	ldr	r2, [r2, #4]
 8008eb0:	0052      	lsls	r2, r2, #1
 8008eb2:	68b9      	ldr	r1, [r7, #8]
 8008eb4:	fbb1 f2f2 	udiv	r2, r1, r2
 8008eb8:	e000      	b.n	8008ebc <HAL_SMBUS_Init+0xbc>
 8008eba:	2204      	movs	r2, #4
 8008ebc:	6879      	ldr	r1, [r7, #4]
 8008ebe:	6809      	ldr	r1, [r1, #0]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- SMBUSx CR1 Configuration ----------------------*/
  /* Configure SMBUSx: Generalcall , PEC , Peripheral mode and  NoStretch mode */
  MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENARP | I2C_CR1_SMBTYPE | I2C_CR1_SMBUS), (hsmbus->Init.NoStretchMode | hsmbus->Init.GeneralCallMode |  hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode));
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f023 01fa 	bic.w	r1, r3, #250	; 0xfa
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a1a      	ldr	r2, [r3, #32]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	69db      	ldr	r3, [r3, #28]
 8008ed6:	431a      	orrs	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008edc:	431a      	orrs	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee2:	431a      	orrs	r2, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	430a      	orrs	r2, r1
 8008eea:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx OAR1 Configuration ---------------------*/
  /* Configure SMBUSx: Own Address1 and addressing mode */
  MODIFY_REG(hsmbus->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hsmbus->Init.AddressingMode | hsmbus->Init.OwnAddress1));
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008ef6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	6911      	ldr	r1, [r2, #16]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	68d2      	ldr	r2, [r2, #12]
 8008f02:	4311      	orrs	r1, r2
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	6812      	ldr	r2, [r2, #0]
 8008f08:	430b      	orrs	r3, r1
 8008f0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- SMBUSx OAR2 Configuration ---------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  MODIFY_REG(hsmbus->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2));
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	695a      	ldr	r2, [r3, #20]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	699b      	ldr	r3, [r3, #24]
 8008f1e:	431a      	orrs	r2, r3
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	430a      	orrs	r2, r1
 8008f26:	60da      	str	r2, [r3, #12]
  /* Configure SMBUSx: Analog noise filter */
  SET_BIT(hsmbus->Instance->FLTR, hsmbus->Init.AnalogFilter);
#endif

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f042 0201 	orr.w	r2, r2, #1
 8008f36:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2220      	movs	r2, #32
 8008f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hsmbus->PreviousState = SMBUS_STATE_NONE;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	639a      	str	r2, [r3, #56]	; 0x38
  hsmbus->Mode = HAL_SMBUS_MODE_NONE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hsmbus->XferPEC = 0x00;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8008f5c:	2300      	movs	r3, #0
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3710      	adds	r7, #16
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	431bde83 	.word	0x431bde83

08008f6c <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b083      	sub	sp, #12
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  SET_BIT(hsmbus->Instance->CR1, I2C_CR1_ALERT);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f82:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_SMBALERT);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f46f 4200 	mvn.w	r2, #32768	; 0x8000
 8008f8c:	615a      	str	r2, [r3, #20]

  /* Enable Alert Interrupt */
  __HAL_SMBUS_ENABLE_IT(hsmbus, SMBUS_IT_ERR);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	685a      	ldr	r2, [r3, #4]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f9c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008f9e:	2300      	movs	r3, #0
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b082      	sub	sp, #8
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d101      	bne.n	8008fbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e041      	b.n	8009042 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d106      	bne.n	8008fd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f7fd f968 	bl	80062a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2202      	movs	r2, #2
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	3304      	adds	r3, #4
 8008fe8:	4619      	mov	r1, r3
 8008fea:	4610      	mov	r0, r2
 8008fec:	f001 f812 	bl	800a014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2201      	movs	r2, #1
 8009014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3708      	adds	r7, #8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
	...

0800904c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800904c:	b480      	push	{r7}
 800904e:	b085      	sub	sp, #20
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800905a:	b2db      	uxtb	r3, r3
 800905c:	2b01      	cmp	r3, #1
 800905e:	d001      	beq.n	8009064 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009060:	2301      	movs	r3, #1
 8009062:	e04e      	b.n	8009102 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2202      	movs	r2, #2
 8009068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68da      	ldr	r2, [r3, #12]
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f042 0201 	orr.w	r2, r2, #1
 800907a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a23      	ldr	r2, [pc, #140]	; (8009110 <HAL_TIM_Base_Start_IT+0xc4>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d022      	beq.n	80090cc <HAL_TIM_Base_Start_IT+0x80>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800908e:	d01d      	beq.n	80090cc <HAL_TIM_Base_Start_IT+0x80>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a1f      	ldr	r2, [pc, #124]	; (8009114 <HAL_TIM_Base_Start_IT+0xc8>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d018      	beq.n	80090cc <HAL_TIM_Base_Start_IT+0x80>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a1e      	ldr	r2, [pc, #120]	; (8009118 <HAL_TIM_Base_Start_IT+0xcc>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d013      	beq.n	80090cc <HAL_TIM_Base_Start_IT+0x80>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a1c      	ldr	r2, [pc, #112]	; (800911c <HAL_TIM_Base_Start_IT+0xd0>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d00e      	beq.n	80090cc <HAL_TIM_Base_Start_IT+0x80>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a1b      	ldr	r2, [pc, #108]	; (8009120 <HAL_TIM_Base_Start_IT+0xd4>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d009      	beq.n	80090cc <HAL_TIM_Base_Start_IT+0x80>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a19      	ldr	r2, [pc, #100]	; (8009124 <HAL_TIM_Base_Start_IT+0xd8>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d004      	beq.n	80090cc <HAL_TIM_Base_Start_IT+0x80>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a18      	ldr	r2, [pc, #96]	; (8009128 <HAL_TIM_Base_Start_IT+0xdc>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d111      	bne.n	80090f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f003 0307 	and.w	r3, r3, #7
 80090d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2b06      	cmp	r3, #6
 80090dc:	d010      	beq.n	8009100 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f042 0201 	orr.w	r2, r2, #1
 80090ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090ee:	e007      	b.n	8009100 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	681a      	ldr	r2, [r3, #0]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f042 0201 	orr.w	r2, r2, #1
 80090fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009100:	2300      	movs	r3, #0
}
 8009102:	4618      	mov	r0, r3
 8009104:	3714      	adds	r7, #20
 8009106:	46bd      	mov	sp, r7
 8009108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910c:	4770      	bx	lr
 800910e:	bf00      	nop
 8009110:	40010000 	.word	0x40010000
 8009114:	40000400 	.word	0x40000400
 8009118:	40000800 	.word	0x40000800
 800911c:	40000c00 	.word	0x40000c00
 8009120:	40010400 	.word	0x40010400
 8009124:	40014000 	.word	0x40014000
 8009128:	40001800 	.word	0x40001800

0800912c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d101      	bne.n	800913e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	e041      	b.n	80091c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009144:	b2db      	uxtb	r3, r3
 8009146:	2b00      	cmp	r3, #0
 8009148:	d106      	bne.n	8009158 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f7fd f860 	bl	8006218 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2202      	movs	r2, #2
 800915c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	3304      	adds	r3, #4
 8009168:	4619      	mov	r1, r3
 800916a:	4610      	mov	r0, r2
 800916c:	f000 ff52 	bl	800a014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2201      	movs	r2, #1
 8009174:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2201      	movs	r2, #1
 800918c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2201      	movs	r2, #1
 80091a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091c0:	2300      	movs	r3, #0
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3708      	adds	r7, #8
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
	...

080091cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d109      	bne.n	80091f0 <HAL_TIM_PWM_Start+0x24>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	bf14      	ite	ne
 80091e8:	2301      	movne	r3, #1
 80091ea:	2300      	moveq	r3, #0
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	e022      	b.n	8009236 <HAL_TIM_PWM_Start+0x6a>
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	2b04      	cmp	r3, #4
 80091f4:	d109      	bne.n	800920a <HAL_TIM_PWM_Start+0x3e>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	2b01      	cmp	r3, #1
 8009200:	bf14      	ite	ne
 8009202:	2301      	movne	r3, #1
 8009204:	2300      	moveq	r3, #0
 8009206:	b2db      	uxtb	r3, r3
 8009208:	e015      	b.n	8009236 <HAL_TIM_PWM_Start+0x6a>
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	2b08      	cmp	r3, #8
 800920e:	d109      	bne.n	8009224 <HAL_TIM_PWM_Start+0x58>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009216:	b2db      	uxtb	r3, r3
 8009218:	2b01      	cmp	r3, #1
 800921a:	bf14      	ite	ne
 800921c:	2301      	movne	r3, #1
 800921e:	2300      	moveq	r3, #0
 8009220:	b2db      	uxtb	r3, r3
 8009222:	e008      	b.n	8009236 <HAL_TIM_PWM_Start+0x6a>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800922a:	b2db      	uxtb	r3, r3
 800922c:	2b01      	cmp	r3, #1
 800922e:	bf14      	ite	ne
 8009230:	2301      	movne	r3, #1
 8009232:	2300      	moveq	r3, #0
 8009234:	b2db      	uxtb	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	d001      	beq.n	800923e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800923a:	2301      	movs	r3, #1
 800923c:	e07c      	b.n	8009338 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d104      	bne.n	800924e <HAL_TIM_PWM_Start+0x82>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2202      	movs	r2, #2
 8009248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800924c:	e013      	b.n	8009276 <HAL_TIM_PWM_Start+0xaa>
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	2b04      	cmp	r3, #4
 8009252:	d104      	bne.n	800925e <HAL_TIM_PWM_Start+0x92>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2202      	movs	r2, #2
 8009258:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800925c:	e00b      	b.n	8009276 <HAL_TIM_PWM_Start+0xaa>
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	2b08      	cmp	r3, #8
 8009262:	d104      	bne.n	800926e <HAL_TIM_PWM_Start+0xa2>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2202      	movs	r2, #2
 8009268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800926c:	e003      	b.n	8009276 <HAL_TIM_PWM_Start+0xaa>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2202      	movs	r2, #2
 8009272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	2201      	movs	r2, #1
 800927c:	6839      	ldr	r1, [r7, #0]
 800927e:	4618      	mov	r0, r3
 8009280:	f001 fadc 	bl	800a83c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a2d      	ldr	r2, [pc, #180]	; (8009340 <HAL_TIM_PWM_Start+0x174>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d004      	beq.n	8009298 <HAL_TIM_PWM_Start+0xcc>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a2c      	ldr	r2, [pc, #176]	; (8009344 <HAL_TIM_PWM_Start+0x178>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d101      	bne.n	800929c <HAL_TIM_PWM_Start+0xd0>
 8009298:	2301      	movs	r3, #1
 800929a:	e000      	b.n	800929e <HAL_TIM_PWM_Start+0xd2>
 800929c:	2300      	movs	r3, #0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d007      	beq.n	80092b2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80092b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4a22      	ldr	r2, [pc, #136]	; (8009340 <HAL_TIM_PWM_Start+0x174>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d022      	beq.n	8009302 <HAL_TIM_PWM_Start+0x136>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092c4:	d01d      	beq.n	8009302 <HAL_TIM_PWM_Start+0x136>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4a1f      	ldr	r2, [pc, #124]	; (8009348 <HAL_TIM_PWM_Start+0x17c>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d018      	beq.n	8009302 <HAL_TIM_PWM_Start+0x136>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a1d      	ldr	r2, [pc, #116]	; (800934c <HAL_TIM_PWM_Start+0x180>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d013      	beq.n	8009302 <HAL_TIM_PWM_Start+0x136>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a1c      	ldr	r2, [pc, #112]	; (8009350 <HAL_TIM_PWM_Start+0x184>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d00e      	beq.n	8009302 <HAL_TIM_PWM_Start+0x136>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a16      	ldr	r2, [pc, #88]	; (8009344 <HAL_TIM_PWM_Start+0x178>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d009      	beq.n	8009302 <HAL_TIM_PWM_Start+0x136>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a18      	ldr	r2, [pc, #96]	; (8009354 <HAL_TIM_PWM_Start+0x188>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d004      	beq.n	8009302 <HAL_TIM_PWM_Start+0x136>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4a16      	ldr	r2, [pc, #88]	; (8009358 <HAL_TIM_PWM_Start+0x18c>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d111      	bne.n	8009326 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	f003 0307 	and.w	r3, r3, #7
 800930c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2b06      	cmp	r3, #6
 8009312:	d010      	beq.n	8009336 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f042 0201 	orr.w	r2, r2, #1
 8009322:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009324:	e007      	b.n	8009336 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f042 0201 	orr.w	r2, r2, #1
 8009334:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009336:	2300      	movs	r3, #0
}
 8009338:	4618      	mov	r0, r3
 800933a:	3710      	adds	r7, #16
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}
 8009340:	40010000 	.word	0x40010000
 8009344:	40010400 	.word	0x40010400
 8009348:	40000400 	.word	0x40000400
 800934c:	40000800 	.word	0x40000800
 8009350:	40000c00 	.word	0x40000c00
 8009354:	40014000 	.word	0x40014000
 8009358:	40001800 	.word	0x40001800

0800935c <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b086      	sub	sp, #24
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
 8009368:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800936a:	2300      	movs	r3, #0
 800936c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d109      	bne.n	8009388 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800937a:	b2db      	uxtb	r3, r3
 800937c:	2b02      	cmp	r3, #2
 800937e:	bf0c      	ite	eq
 8009380:	2301      	moveq	r3, #1
 8009382:	2300      	movne	r3, #0
 8009384:	b2db      	uxtb	r3, r3
 8009386:	e022      	b.n	80093ce <HAL_TIM_PWM_Start_DMA+0x72>
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	2b04      	cmp	r3, #4
 800938c:	d109      	bne.n	80093a2 <HAL_TIM_PWM_Start_DMA+0x46>
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009394:	b2db      	uxtb	r3, r3
 8009396:	2b02      	cmp	r3, #2
 8009398:	bf0c      	ite	eq
 800939a:	2301      	moveq	r3, #1
 800939c:	2300      	movne	r3, #0
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	e015      	b.n	80093ce <HAL_TIM_PWM_Start_DMA+0x72>
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	2b08      	cmp	r3, #8
 80093a6:	d109      	bne.n	80093bc <HAL_TIM_PWM_Start_DMA+0x60>
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	bf0c      	ite	eq
 80093b4:	2301      	moveq	r3, #1
 80093b6:	2300      	movne	r3, #0
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	e008      	b.n	80093ce <HAL_TIM_PWM_Start_DMA+0x72>
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	bf0c      	ite	eq
 80093c8:	2301      	moveq	r3, #1
 80093ca:	2300      	movne	r3, #0
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d001      	beq.n	80093d6 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80093d2:	2302      	movs	r3, #2
 80093d4:	e171      	b.n	80096ba <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d109      	bne.n	80093f0 <HAL_TIM_PWM_Start_DMA+0x94>
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	bf0c      	ite	eq
 80093e8:	2301      	moveq	r3, #1
 80093ea:	2300      	movne	r3, #0
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	e022      	b.n	8009436 <HAL_TIM_PWM_Start_DMA+0xda>
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	2b04      	cmp	r3, #4
 80093f4:	d109      	bne.n	800940a <HAL_TIM_PWM_Start_DMA+0xae>
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	2b01      	cmp	r3, #1
 8009400:	bf0c      	ite	eq
 8009402:	2301      	moveq	r3, #1
 8009404:	2300      	movne	r3, #0
 8009406:	b2db      	uxtb	r3, r3
 8009408:	e015      	b.n	8009436 <HAL_TIM_PWM_Start_DMA+0xda>
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	2b08      	cmp	r3, #8
 800940e:	d109      	bne.n	8009424 <HAL_TIM_PWM_Start_DMA+0xc8>
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009416:	b2db      	uxtb	r3, r3
 8009418:	2b01      	cmp	r3, #1
 800941a:	bf0c      	ite	eq
 800941c:	2301      	moveq	r3, #1
 800941e:	2300      	movne	r3, #0
 8009420:	b2db      	uxtb	r3, r3
 8009422:	e008      	b.n	8009436 <HAL_TIM_PWM_Start_DMA+0xda>
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800942a:	b2db      	uxtb	r3, r3
 800942c:	2b01      	cmp	r3, #1
 800942e:	bf0c      	ite	eq
 8009430:	2301      	moveq	r3, #1
 8009432:	2300      	movne	r3, #0
 8009434:	b2db      	uxtb	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	d024      	beq.n	8009484 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d104      	bne.n	800944a <HAL_TIM_PWM_Start_DMA+0xee>
 8009440:	887b      	ldrh	r3, [r7, #2]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d001      	beq.n	800944a <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8009446:	2301      	movs	r3, #1
 8009448:	e137      	b.n	80096ba <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d104      	bne.n	800945a <HAL_TIM_PWM_Start_DMA+0xfe>
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2202      	movs	r2, #2
 8009454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009458:	e016      	b.n	8009488 <HAL_TIM_PWM_Start_DMA+0x12c>
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	2b04      	cmp	r3, #4
 800945e:	d104      	bne.n	800946a <HAL_TIM_PWM_Start_DMA+0x10e>
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2202      	movs	r2, #2
 8009464:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009468:	e00e      	b.n	8009488 <HAL_TIM_PWM_Start_DMA+0x12c>
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	2b08      	cmp	r3, #8
 800946e:	d104      	bne.n	800947a <HAL_TIM_PWM_Start_DMA+0x11e>
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2202      	movs	r2, #2
 8009474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009478:	e006      	b.n	8009488 <HAL_TIM_PWM_Start_DMA+0x12c>
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2202      	movs	r2, #2
 800947e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009482:	e001      	b.n	8009488 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e118      	b.n	80096ba <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	2b0c      	cmp	r3, #12
 800948c:	f200 80ae 	bhi.w	80095ec <HAL_TIM_PWM_Start_DMA+0x290>
 8009490:	a201      	add	r2, pc, #4	; (adr r2, 8009498 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8009492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009496:	bf00      	nop
 8009498:	080094cd 	.word	0x080094cd
 800949c:	080095ed 	.word	0x080095ed
 80094a0:	080095ed 	.word	0x080095ed
 80094a4:	080095ed 	.word	0x080095ed
 80094a8:	08009515 	.word	0x08009515
 80094ac:	080095ed 	.word	0x080095ed
 80094b0:	080095ed 	.word	0x080095ed
 80094b4:	080095ed 	.word	0x080095ed
 80094b8:	0800955d 	.word	0x0800955d
 80094bc:	080095ed 	.word	0x080095ed
 80094c0:	080095ed 	.word	0x080095ed
 80094c4:	080095ed 	.word	0x080095ed
 80094c8:	080095a5 	.word	0x080095a5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d0:	4a7c      	ldr	r2, [pc, #496]	; (80096c4 <HAL_TIM_PWM_Start_DMA+0x368>)
 80094d2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d8:	4a7b      	ldr	r2, [pc, #492]	; (80096c8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80094da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094e0:	4a7a      	ldr	r2, [pc, #488]	; (80096cc <HAL_TIM_PWM_Start_DMA+0x370>)
 80094e2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80094e8:	6879      	ldr	r1, [r7, #4]
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	3334      	adds	r3, #52	; 0x34
 80094f0:	461a      	mov	r2, r3
 80094f2:	887b      	ldrh	r3, [r7, #2]
 80094f4:	f7fe faa6 	bl	8007a44 <HAL_DMA_Start_IT>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d001      	beq.n	8009502 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	e0db      	b.n	80096ba <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68da      	ldr	r2, [r3, #12]
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009510:	60da      	str	r2, [r3, #12]
      break;
 8009512:	e06e      	b.n	80095f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009518:	4a6a      	ldr	r2, [pc, #424]	; (80096c4 <HAL_TIM_PWM_Start_DMA+0x368>)
 800951a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009520:	4a69      	ldr	r2, [pc, #420]	; (80096c8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8009522:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009528:	4a68      	ldr	r2, [pc, #416]	; (80096cc <HAL_TIM_PWM_Start_DMA+0x370>)
 800952a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8009530:	6879      	ldr	r1, [r7, #4]
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	3338      	adds	r3, #56	; 0x38
 8009538:	461a      	mov	r2, r3
 800953a:	887b      	ldrh	r3, [r7, #2]
 800953c:	f7fe fa82 	bl	8007a44 <HAL_DMA_Start_IT>
 8009540:	4603      	mov	r3, r0
 8009542:	2b00      	cmp	r3, #0
 8009544:	d001      	beq.n	800954a <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009546:	2301      	movs	r3, #1
 8009548:	e0b7      	b.n	80096ba <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	68da      	ldr	r2, [r3, #12]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009558:	60da      	str	r2, [r3, #12]
      break;
 800955a:	e04a      	b.n	80095f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009560:	4a58      	ldr	r2, [pc, #352]	; (80096c4 <HAL_TIM_PWM_Start_DMA+0x368>)
 8009562:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009568:	4a57      	ldr	r2, [pc, #348]	; (80096c8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800956a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009570:	4a56      	ldr	r2, [pc, #344]	; (80096cc <HAL_TIM_PWM_Start_DMA+0x370>)
 8009572:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8009578:	6879      	ldr	r1, [r7, #4]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	333c      	adds	r3, #60	; 0x3c
 8009580:	461a      	mov	r2, r3
 8009582:	887b      	ldrh	r3, [r7, #2]
 8009584:	f7fe fa5e 	bl	8007a44 <HAL_DMA_Start_IT>
 8009588:	4603      	mov	r3, r0
 800958a:	2b00      	cmp	r3, #0
 800958c:	d001      	beq.n	8009592 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800958e:	2301      	movs	r3, #1
 8009590:	e093      	b.n	80096ba <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68da      	ldr	r2, [r3, #12]
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095a0:	60da      	str	r2, [r3, #12]
      break;
 80095a2:	e026      	b.n	80095f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095a8:	4a46      	ldr	r2, [pc, #280]	; (80096c4 <HAL_TIM_PWM_Start_DMA+0x368>)
 80095aa:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095b0:	4a45      	ldr	r2, [pc, #276]	; (80096c8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80095b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095b8:	4a44      	ldr	r2, [pc, #272]	; (80096cc <HAL_TIM_PWM_Start_DMA+0x370>)
 80095ba:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80095c0:	6879      	ldr	r1, [r7, #4]
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3340      	adds	r3, #64	; 0x40
 80095c8:	461a      	mov	r2, r3
 80095ca:	887b      	ldrh	r3, [r7, #2]
 80095cc:	f7fe fa3a 	bl	8007a44 <HAL_DMA_Start_IT>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	e06f      	b.n	80096ba <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	68da      	ldr	r2, [r3, #12]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80095e8:	60da      	str	r2, [r3, #12]
      break;
 80095ea:	e002      	b.n	80095f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	75fb      	strb	r3, [r7, #23]
      break;
 80095f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80095f2:	7dfb      	ldrb	r3, [r7, #23]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d15f      	bne.n	80096b8 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2201      	movs	r2, #1
 80095fe:	68b9      	ldr	r1, [r7, #8]
 8009600:	4618      	mov	r0, r3
 8009602:	f001 f91b 	bl	800a83c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a31      	ldr	r2, [pc, #196]	; (80096d0 <HAL_TIM_PWM_Start_DMA+0x374>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d004      	beq.n	800961a <HAL_TIM_PWM_Start_DMA+0x2be>
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a2f      	ldr	r2, [pc, #188]	; (80096d4 <HAL_TIM_PWM_Start_DMA+0x378>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d101      	bne.n	800961e <HAL_TIM_PWM_Start_DMA+0x2c2>
 800961a:	2301      	movs	r3, #1
 800961c:	e000      	b.n	8009620 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800961e:	2300      	movs	r3, #0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d007      	beq.n	8009634 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009632:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a25      	ldr	r2, [pc, #148]	; (80096d0 <HAL_TIM_PWM_Start_DMA+0x374>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d022      	beq.n	8009684 <HAL_TIM_PWM_Start_DMA+0x328>
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009646:	d01d      	beq.n	8009684 <HAL_TIM_PWM_Start_DMA+0x328>
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a22      	ldr	r2, [pc, #136]	; (80096d8 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d018      	beq.n	8009684 <HAL_TIM_PWM_Start_DMA+0x328>
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	4a21      	ldr	r2, [pc, #132]	; (80096dc <HAL_TIM_PWM_Start_DMA+0x380>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d013      	beq.n	8009684 <HAL_TIM_PWM_Start_DMA+0x328>
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a1f      	ldr	r2, [pc, #124]	; (80096e0 <HAL_TIM_PWM_Start_DMA+0x384>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d00e      	beq.n	8009684 <HAL_TIM_PWM_Start_DMA+0x328>
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4a1a      	ldr	r2, [pc, #104]	; (80096d4 <HAL_TIM_PWM_Start_DMA+0x378>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d009      	beq.n	8009684 <HAL_TIM_PWM_Start_DMA+0x328>
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a1b      	ldr	r2, [pc, #108]	; (80096e4 <HAL_TIM_PWM_Start_DMA+0x388>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d004      	beq.n	8009684 <HAL_TIM_PWM_Start_DMA+0x328>
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a1a      	ldr	r2, [pc, #104]	; (80096e8 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d111      	bne.n	80096a8 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	f003 0307 	and.w	r3, r3, #7
 800968e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	2b06      	cmp	r3, #6
 8009694:	d010      	beq.n	80096b8 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f042 0201 	orr.w	r2, r2, #1
 80096a4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096a6:	e007      	b.n	80096b8 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f042 0201 	orr.w	r2, r2, #1
 80096b6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80096b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3718      	adds	r7, #24
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	08009f05 	.word	0x08009f05
 80096c8:	08009fad 	.word	0x08009fad
 80096cc:	08009e73 	.word	0x08009e73
 80096d0:	40010000 	.word	0x40010000
 80096d4:	40010400 	.word	0x40010400
 80096d8:	40000400 	.word	0x40000400
 80096dc:	40000800 	.word	0x40000800
 80096e0:	40000c00 	.word	0x40000c00
 80096e4:	40014000 	.word	0x40014000
 80096e8:	40001800 	.word	0x40001800

080096ec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d101      	bne.n	80096fe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80096fa:	2301      	movs	r3, #1
 80096fc:	e041      	b.n	8009782 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b00      	cmp	r3, #0
 8009708:	d106      	bne.n	8009718 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2200      	movs	r2, #0
 800970e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 f839 	bl	800978a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2202      	movs	r2, #2
 800971c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	3304      	adds	r3, #4
 8009728:	4619      	mov	r1, r3
 800972a:	4610      	mov	r0, r2
 800972c:	f000 fc72 	bl	800a014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2201      	movs	r2, #1
 800974c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2201      	movs	r2, #1
 8009754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2201      	movs	r2, #1
 8009764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2201      	movs	r2, #1
 800976c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2201      	movs	r2, #1
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3708      	adds	r7, #8
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800978a:	b480      	push	{r7}
 800978c:	b083      	sub	sp, #12
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8009792:	bf00      	nop
 8009794:	370c      	adds	r7, #12
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr

0800979e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800979e:	b580      	push	{r7, lr}
 80097a0:	b082      	sub	sp, #8
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	691b      	ldr	r3, [r3, #16]
 80097ac:	f003 0302 	and.w	r3, r3, #2
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d122      	bne.n	80097fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	f003 0302 	and.w	r3, r3, #2
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d11b      	bne.n	80097fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f06f 0202 	mvn.w	r2, #2
 80097ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2201      	movs	r2, #1
 80097d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	699b      	ldr	r3, [r3, #24]
 80097d8:	f003 0303 	and.w	r3, r3, #3
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d003      	beq.n	80097e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 fb14 	bl	8009e0e <HAL_TIM_IC_CaptureCallback>
 80097e6:	e005      	b.n	80097f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 fb06 	bl	8009dfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 fb17 	bl	8009e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	691b      	ldr	r3, [r3, #16]
 8009800:	f003 0304 	and.w	r3, r3, #4
 8009804:	2b04      	cmp	r3, #4
 8009806:	d122      	bne.n	800984e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	f003 0304 	and.w	r3, r3, #4
 8009812:	2b04      	cmp	r3, #4
 8009814:	d11b      	bne.n	800984e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f06f 0204 	mvn.w	r2, #4
 800981e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2202      	movs	r2, #2
 8009824:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	699b      	ldr	r3, [r3, #24]
 800982c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009830:	2b00      	cmp	r3, #0
 8009832:	d003      	beq.n	800983c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 faea 	bl	8009e0e <HAL_TIM_IC_CaptureCallback>
 800983a:	e005      	b.n	8009848 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f000 fadc 	bl	8009dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 faed 	bl	8009e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	691b      	ldr	r3, [r3, #16]
 8009854:	f003 0308 	and.w	r3, r3, #8
 8009858:	2b08      	cmp	r3, #8
 800985a:	d122      	bne.n	80098a2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	f003 0308 	and.w	r3, r3, #8
 8009866:	2b08      	cmp	r3, #8
 8009868:	d11b      	bne.n	80098a2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f06f 0208 	mvn.w	r2, #8
 8009872:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2204      	movs	r2, #4
 8009878:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	69db      	ldr	r3, [r3, #28]
 8009880:	f003 0303 	and.w	r3, r3, #3
 8009884:	2b00      	cmp	r3, #0
 8009886:	d003      	beq.n	8009890 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 fac0 	bl	8009e0e <HAL_TIM_IC_CaptureCallback>
 800988e:	e005      	b.n	800989c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 fab2 	bl	8009dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f000 fac3 	bl	8009e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	691b      	ldr	r3, [r3, #16]
 80098a8:	f003 0310 	and.w	r3, r3, #16
 80098ac:	2b10      	cmp	r3, #16
 80098ae:	d122      	bne.n	80098f6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	f003 0310 	and.w	r3, r3, #16
 80098ba:	2b10      	cmp	r3, #16
 80098bc:	d11b      	bne.n	80098f6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f06f 0210 	mvn.w	r2, #16
 80098c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2208      	movs	r2, #8
 80098cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	69db      	ldr	r3, [r3, #28]
 80098d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d003      	beq.n	80098e4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 fa96 	bl	8009e0e <HAL_TIM_IC_CaptureCallback>
 80098e2:	e005      	b.n	80098f0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f000 fa88 	bl	8009dfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 fa99 	bl	8009e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	691b      	ldr	r3, [r3, #16]
 80098fc:	f003 0301 	and.w	r3, r3, #1
 8009900:	2b01      	cmp	r3, #1
 8009902:	d10e      	bne.n	8009922 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	68db      	ldr	r3, [r3, #12]
 800990a:	f003 0301 	and.w	r3, r3, #1
 800990e:	2b01      	cmp	r3, #1
 8009910:	d107      	bne.n	8009922 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f06f 0201 	mvn.w	r2, #1
 800991a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f7fb ff25 	bl	800576c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	691b      	ldr	r3, [r3, #16]
 8009928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800992c:	2b80      	cmp	r3, #128	; 0x80
 800992e:	d10e      	bne.n	800994e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	68db      	ldr	r3, [r3, #12]
 8009936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800993a:	2b80      	cmp	r3, #128	; 0x80
 800993c:	d107      	bne.n	800994e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f001 f875 	bl	800aa38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009958:	2b40      	cmp	r3, #64	; 0x40
 800995a:	d10e      	bne.n	800997a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	68db      	ldr	r3, [r3, #12]
 8009962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009966:	2b40      	cmp	r3, #64	; 0x40
 8009968:	d107      	bne.n	800997a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 fa68 	bl	8009e4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	691b      	ldr	r3, [r3, #16]
 8009980:	f003 0320 	and.w	r3, r3, #32
 8009984:	2b20      	cmp	r3, #32
 8009986:	d10e      	bne.n	80099a6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	f003 0320 	and.w	r3, r3, #32
 8009992:	2b20      	cmp	r3, #32
 8009994:	d107      	bne.n	80099a6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f06f 0220 	mvn.w	r2, #32
 800999e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f001 f83f 	bl	800aa24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80099a6:	bf00      	nop
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b086      	sub	sp, #24
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	60f8      	str	r0, [r7, #12]
 80099b6:	60b9      	str	r1, [r7, #8]
 80099b8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099ba:	2300      	movs	r3, #0
 80099bc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d101      	bne.n	80099cc <HAL_TIM_IC_ConfigChannel+0x1e>
 80099c8:	2302      	movs	r3, #2
 80099ca:	e088      	b.n	8009ade <HAL_TIM_IC_ConfigChannel+0x130>
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2201      	movs	r2, #1
 80099d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d11b      	bne.n	8009a12 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6818      	ldr	r0, [r3, #0]
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	6819      	ldr	r1, [r3, #0]
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	685a      	ldr	r2, [r3, #4]
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	f000 fd63 	bl	800a4b4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	699a      	ldr	r2, [r3, #24]
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f022 020c 	bic.w	r2, r2, #12
 80099fc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	6999      	ldr	r1, [r3, #24]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	689a      	ldr	r2, [r3, #8]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	430a      	orrs	r2, r1
 8009a0e:	619a      	str	r2, [r3, #24]
 8009a10:	e060      	b.n	8009ad4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2b04      	cmp	r3, #4
 8009a16:	d11c      	bne.n	8009a52 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	6818      	ldr	r0, [r3, #0]
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	6819      	ldr	r1, [r3, #0]
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	685a      	ldr	r2, [r3, #4]
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	f000 fde7 	bl	800a5fa <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	699a      	ldr	r2, [r3, #24]
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009a3a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	6999      	ldr	r1, [r3, #24]
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	021a      	lsls	r2, r3, #8
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	430a      	orrs	r2, r1
 8009a4e:	619a      	str	r2, [r3, #24]
 8009a50:	e040      	b.n	8009ad4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2b08      	cmp	r3, #8
 8009a56:	d11b      	bne.n	8009a90 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	6818      	ldr	r0, [r3, #0]
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	6819      	ldr	r1, [r3, #0]
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	685a      	ldr	r2, [r3, #4]
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	f000 fe34 	bl	800a6d4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	69da      	ldr	r2, [r3, #28]
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f022 020c 	bic.w	r2, r2, #12
 8009a7a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	69d9      	ldr	r1, [r3, #28]
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	689a      	ldr	r2, [r3, #8]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	430a      	orrs	r2, r1
 8009a8c:	61da      	str	r2, [r3, #28]
 8009a8e:	e021      	b.n	8009ad4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2b0c      	cmp	r3, #12
 8009a94:	d11c      	bne.n	8009ad0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6818      	ldr	r0, [r3, #0]
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	6819      	ldr	r1, [r3, #0]
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	685a      	ldr	r2, [r3, #4]
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	68db      	ldr	r3, [r3, #12]
 8009aa6:	f000 fe51 	bl	800a74c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	69da      	ldr	r2, [r3, #28]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009ab8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	69d9      	ldr	r1, [r3, #28]
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	021a      	lsls	r2, r3, #8
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	430a      	orrs	r2, r1
 8009acc:	61da      	str	r2, [r3, #28]
 8009ace:	e001      	b.n	8009ad4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009adc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3718      	adds	r7, #24
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
	...

08009ae8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b086      	sub	sp, #24
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	60b9      	str	r1, [r7, #8]
 8009af2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009af4:	2300      	movs	r3, #0
 8009af6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d101      	bne.n	8009b06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009b02:	2302      	movs	r3, #2
 8009b04:	e0ae      	b.n	8009c64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2201      	movs	r2, #1
 8009b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2b0c      	cmp	r3, #12
 8009b12:	f200 809f 	bhi.w	8009c54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009b16:	a201      	add	r2, pc, #4	; (adr r2, 8009b1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b1c:	08009b51 	.word	0x08009b51
 8009b20:	08009c55 	.word	0x08009c55
 8009b24:	08009c55 	.word	0x08009c55
 8009b28:	08009c55 	.word	0x08009c55
 8009b2c:	08009b91 	.word	0x08009b91
 8009b30:	08009c55 	.word	0x08009c55
 8009b34:	08009c55 	.word	0x08009c55
 8009b38:	08009c55 	.word	0x08009c55
 8009b3c:	08009bd3 	.word	0x08009bd3
 8009b40:	08009c55 	.word	0x08009c55
 8009b44:	08009c55 	.word	0x08009c55
 8009b48:	08009c55 	.word	0x08009c55
 8009b4c:	08009c13 	.word	0x08009c13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68b9      	ldr	r1, [r7, #8]
 8009b56:	4618      	mov	r0, r3
 8009b58:	f000 fafc 	bl	800a154 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	699a      	ldr	r2, [r3, #24]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f042 0208 	orr.w	r2, r2, #8
 8009b6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	699a      	ldr	r2, [r3, #24]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f022 0204 	bic.w	r2, r2, #4
 8009b7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	6999      	ldr	r1, [r3, #24]
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	691a      	ldr	r2, [r3, #16]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	430a      	orrs	r2, r1
 8009b8c:	619a      	str	r2, [r3, #24]
      break;
 8009b8e:	e064      	b.n	8009c5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	68b9      	ldr	r1, [r7, #8]
 8009b96:	4618      	mov	r0, r3
 8009b98:	f000 fb4c 	bl	800a234 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	699a      	ldr	r2, [r3, #24]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009baa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	699a      	ldr	r2, [r3, #24]
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009bba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	6999      	ldr	r1, [r3, #24]
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	691b      	ldr	r3, [r3, #16]
 8009bc6:	021a      	lsls	r2, r3, #8
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	430a      	orrs	r2, r1
 8009bce:	619a      	str	r2, [r3, #24]
      break;
 8009bd0:	e043      	b.n	8009c5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	68b9      	ldr	r1, [r7, #8]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f000 fba1 	bl	800a320 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	69da      	ldr	r2, [r3, #28]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f042 0208 	orr.w	r2, r2, #8
 8009bec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	69da      	ldr	r2, [r3, #28]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f022 0204 	bic.w	r2, r2, #4
 8009bfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	69d9      	ldr	r1, [r3, #28]
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	691a      	ldr	r2, [r3, #16]
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	430a      	orrs	r2, r1
 8009c0e:	61da      	str	r2, [r3, #28]
      break;
 8009c10:	e023      	b.n	8009c5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68b9      	ldr	r1, [r7, #8]
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f000 fbf5 	bl	800a408 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	69da      	ldr	r2, [r3, #28]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009c2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	69da      	ldr	r2, [r3, #28]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	69d9      	ldr	r1, [r3, #28]
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	691b      	ldr	r3, [r3, #16]
 8009c48:	021a      	lsls	r2, r3, #8
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	430a      	orrs	r2, r1
 8009c50:	61da      	str	r2, [r3, #28]
      break;
 8009c52:	e002      	b.n	8009c5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009c54:	2301      	movs	r3, #1
 8009c56:	75fb      	strb	r3, [r7, #23]
      break;
 8009c58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3718      	adds	r7, #24
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009c76:	2300      	movs	r3, #0
 8009c78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d101      	bne.n	8009c88 <HAL_TIM_ConfigClockSource+0x1c>
 8009c84:	2302      	movs	r3, #2
 8009c86:	e0b4      	b.n	8009df2 <HAL_TIM_ConfigClockSource+0x186>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2202      	movs	r2, #2
 8009c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009ca6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009cae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	68ba      	ldr	r2, [r7, #8]
 8009cb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009cc0:	d03e      	beq.n	8009d40 <HAL_TIM_ConfigClockSource+0xd4>
 8009cc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009cc6:	f200 8087 	bhi.w	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009cca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cce:	f000 8086 	beq.w	8009dde <HAL_TIM_ConfigClockSource+0x172>
 8009cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cd6:	d87f      	bhi.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009cd8:	2b70      	cmp	r3, #112	; 0x70
 8009cda:	d01a      	beq.n	8009d12 <HAL_TIM_ConfigClockSource+0xa6>
 8009cdc:	2b70      	cmp	r3, #112	; 0x70
 8009cde:	d87b      	bhi.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ce0:	2b60      	cmp	r3, #96	; 0x60
 8009ce2:	d050      	beq.n	8009d86 <HAL_TIM_ConfigClockSource+0x11a>
 8009ce4:	2b60      	cmp	r3, #96	; 0x60
 8009ce6:	d877      	bhi.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ce8:	2b50      	cmp	r3, #80	; 0x50
 8009cea:	d03c      	beq.n	8009d66 <HAL_TIM_ConfigClockSource+0xfa>
 8009cec:	2b50      	cmp	r3, #80	; 0x50
 8009cee:	d873      	bhi.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009cf0:	2b40      	cmp	r3, #64	; 0x40
 8009cf2:	d058      	beq.n	8009da6 <HAL_TIM_ConfigClockSource+0x13a>
 8009cf4:	2b40      	cmp	r3, #64	; 0x40
 8009cf6:	d86f      	bhi.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009cf8:	2b30      	cmp	r3, #48	; 0x30
 8009cfa:	d064      	beq.n	8009dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009cfc:	2b30      	cmp	r3, #48	; 0x30
 8009cfe:	d86b      	bhi.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009d00:	2b20      	cmp	r3, #32
 8009d02:	d060      	beq.n	8009dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009d04:	2b20      	cmp	r3, #32
 8009d06:	d867      	bhi.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d05c      	beq.n	8009dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009d0c:	2b10      	cmp	r3, #16
 8009d0e:	d05a      	beq.n	8009dc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009d10:	e062      	b.n	8009dd8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6818      	ldr	r0, [r3, #0]
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	6899      	ldr	r1, [r3, #8]
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	685a      	ldr	r2, [r3, #4]
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	f000 fd6b 	bl	800a7fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009d34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68ba      	ldr	r2, [r7, #8]
 8009d3c:	609a      	str	r2, [r3, #8]
      break;
 8009d3e:	e04f      	b.n	8009de0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6818      	ldr	r0, [r3, #0]
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	6899      	ldr	r1, [r3, #8]
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	685a      	ldr	r2, [r3, #4]
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	68db      	ldr	r3, [r3, #12]
 8009d50:	f000 fd54 	bl	800a7fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	689a      	ldr	r2, [r3, #8]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009d62:	609a      	str	r2, [r3, #8]
      break;
 8009d64:	e03c      	b.n	8009de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6818      	ldr	r0, [r3, #0]
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	6859      	ldr	r1, [r3, #4]
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	68db      	ldr	r3, [r3, #12]
 8009d72:	461a      	mov	r2, r3
 8009d74:	f000 fc12 	bl	800a59c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	2150      	movs	r1, #80	; 0x50
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f000 fd21 	bl	800a7c6 <TIM_ITRx_SetConfig>
      break;
 8009d84:	e02c      	b.n	8009de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6818      	ldr	r0, [r3, #0]
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	6859      	ldr	r1, [r3, #4]
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	461a      	mov	r2, r3
 8009d94:	f000 fc6e 	bl	800a674 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2160      	movs	r1, #96	; 0x60
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f000 fd11 	bl	800a7c6 <TIM_ITRx_SetConfig>
      break;
 8009da4:	e01c      	b.n	8009de0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6818      	ldr	r0, [r3, #0]
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	6859      	ldr	r1, [r3, #4]
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	461a      	mov	r2, r3
 8009db4:	f000 fbf2 	bl	800a59c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	2140      	movs	r1, #64	; 0x40
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f000 fd01 	bl	800a7c6 <TIM_ITRx_SetConfig>
      break;
 8009dc4:	e00c      	b.n	8009de0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681a      	ldr	r2, [r3, #0]
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4619      	mov	r1, r3
 8009dd0:	4610      	mov	r0, r2
 8009dd2:	f000 fcf8 	bl	800a7c6 <TIM_ITRx_SetConfig>
      break;
 8009dd6:	e003      	b.n	8009de0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	73fb      	strb	r3, [r7, #15]
      break;
 8009ddc:	e000      	b.n	8009de0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009dde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2201      	movs	r2, #1
 8009de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b083      	sub	sp, #12
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e02:	bf00      	nop
 8009e04:	370c      	adds	r7, #12
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b083      	sub	sp, #12
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e16:	bf00      	nop
 8009e18:	370c      	adds	r7, #12
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr

08009e22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b083      	sub	sp, #12
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e2a:	bf00      	nop
 8009e2c:	370c      	adds	r7, #12
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e34:	4770      	bx	lr

08009e36 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009e36:	b480      	push	{r7}
 8009e38:	b083      	sub	sp, #12
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009e3e:	bf00      	nop
 8009e40:	370c      	adds	r7, #12
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b083      	sub	sp, #12
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e52:	bf00      	nop
 8009e54:	370c      	adds	r7, #12
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr

08009e5e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009e5e:	b480      	push	{r7}
 8009e60:	b083      	sub	sp, #12
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009e66:	bf00      	nop
 8009e68:	370c      	adds	r7, #12
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr

08009e72 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b084      	sub	sp, #16
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e7e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	429a      	cmp	r2, r3
 8009e88:	d107      	bne.n	8009e9a <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2201      	movs	r2, #1
 8009e8e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	2201      	movs	r2, #1
 8009e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009e98:	e02a      	b.n	8009ef0 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e9e:	687a      	ldr	r2, [r7, #4]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d107      	bne.n	8009eb4 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2202      	movs	r2, #2
 8009ea8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009eb2:	e01d      	b.n	8009ef0 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb8:	687a      	ldr	r2, [r7, #4]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d107      	bne.n	8009ece <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2204      	movs	r2, #4
 8009ec2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ecc:	e010      	b.n	8009ef0 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d107      	bne.n	8009ee8 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2208      	movs	r2, #8
 8009edc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ee6:	e003      	b.n	8009ef0 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2201      	movs	r2, #1
 8009eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009ef0:	68f8      	ldr	r0, [r7, #12]
 8009ef2:	f7ff ffb4 	bl	8009e5e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	771a      	strb	r2, [r3, #28]
}
 8009efc:	bf00      	nop
 8009efe:	3710      	adds	r7, #16
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}

08009f04 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b084      	sub	sp, #16
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f10:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d10b      	bne.n	8009f34 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	69db      	ldr	r3, [r3, #28]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d136      	bne.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009f32:	e031      	b.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d10b      	bne.n	8009f56 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2202      	movs	r2, #2
 8009f42:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	69db      	ldr	r3, [r3, #28]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d125      	bne.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009f54:	e020      	b.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d10b      	bne.n	8009f78 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2204      	movs	r2, #4
 8009f64:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	69db      	ldr	r3, [r3, #28]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d114      	bne.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	2201      	movs	r2, #1
 8009f72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009f76:	e00f      	b.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d10a      	bne.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2208      	movs	r2, #8
 8009f86:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	69db      	ldr	r3, [r3, #28]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d103      	bne.n	8009f98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2201      	movs	r2, #1
 8009f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	f7ff ff42 	bl	8009e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	771a      	strb	r2, [r3, #28]
}
 8009fa4:	bf00      	nop
 8009fa6:	3710      	adds	r7, #16
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fb8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d103      	bne.n	8009fcc <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	771a      	strb	r2, [r3, #28]
 8009fca:	e019      	b.n	800a000 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d103      	bne.n	8009fde <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2202      	movs	r2, #2
 8009fda:	771a      	strb	r2, [r3, #28]
 8009fdc:	e010      	b.n	800a000 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	d103      	bne.n	8009ff0 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2204      	movs	r2, #4
 8009fec:	771a      	strb	r2, [r3, #28]
 8009fee:	e007      	b.n	800a000 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ff4:	687a      	ldr	r2, [r7, #4]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d102      	bne.n	800a000 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2208      	movs	r2, #8
 8009ffe:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800a000:	68f8      	ldr	r0, [r7, #12]
 800a002:	f7ff ff18 	bl	8009e36 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	771a      	strb	r2, [r3, #28]
}
 800a00c:	bf00      	nop
 800a00e:	3710      	adds	r7, #16
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	4a40      	ldr	r2, [pc, #256]	; (800a128 <TIM_Base_SetConfig+0x114>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d013      	beq.n	800a054 <TIM_Base_SetConfig+0x40>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a032:	d00f      	beq.n	800a054 <TIM_Base_SetConfig+0x40>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	4a3d      	ldr	r2, [pc, #244]	; (800a12c <TIM_Base_SetConfig+0x118>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d00b      	beq.n	800a054 <TIM_Base_SetConfig+0x40>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	4a3c      	ldr	r2, [pc, #240]	; (800a130 <TIM_Base_SetConfig+0x11c>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d007      	beq.n	800a054 <TIM_Base_SetConfig+0x40>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	4a3b      	ldr	r2, [pc, #236]	; (800a134 <TIM_Base_SetConfig+0x120>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d003      	beq.n	800a054 <TIM_Base_SetConfig+0x40>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	4a3a      	ldr	r2, [pc, #232]	; (800a138 <TIM_Base_SetConfig+0x124>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d108      	bne.n	800a066 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a05a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	68fa      	ldr	r2, [r7, #12]
 800a062:	4313      	orrs	r3, r2
 800a064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a2f      	ldr	r2, [pc, #188]	; (800a128 <TIM_Base_SetConfig+0x114>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d02b      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a074:	d027      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a2c      	ldr	r2, [pc, #176]	; (800a12c <TIM_Base_SetConfig+0x118>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d023      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a2b      	ldr	r2, [pc, #172]	; (800a130 <TIM_Base_SetConfig+0x11c>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d01f      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	4a2a      	ldr	r2, [pc, #168]	; (800a134 <TIM_Base_SetConfig+0x120>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d01b      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	4a29      	ldr	r2, [pc, #164]	; (800a138 <TIM_Base_SetConfig+0x124>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d017      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4a28      	ldr	r2, [pc, #160]	; (800a13c <TIM_Base_SetConfig+0x128>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d013      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4a27      	ldr	r2, [pc, #156]	; (800a140 <TIM_Base_SetConfig+0x12c>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d00f      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	4a26      	ldr	r2, [pc, #152]	; (800a144 <TIM_Base_SetConfig+0x130>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d00b      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	4a25      	ldr	r2, [pc, #148]	; (800a148 <TIM_Base_SetConfig+0x134>)
 800a0b2:	4293      	cmp	r3, r2
 800a0b4:	d007      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	4a24      	ldr	r2, [pc, #144]	; (800a14c <TIM_Base_SetConfig+0x138>)
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d003      	beq.n	800a0c6 <TIM_Base_SetConfig+0xb2>
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	4a23      	ldr	r2, [pc, #140]	; (800a150 <TIM_Base_SetConfig+0x13c>)
 800a0c2:	4293      	cmp	r3, r2
 800a0c4:	d108      	bne.n	800a0d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a0cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	68db      	ldr	r3, [r3, #12]
 800a0d2:	68fa      	ldr	r2, [r7, #12]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	695b      	ldr	r3, [r3, #20]
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	68fa      	ldr	r2, [r7, #12]
 800a0ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	689a      	ldr	r2, [r3, #8]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	681a      	ldr	r2, [r3, #0]
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	4a0a      	ldr	r2, [pc, #40]	; (800a128 <TIM_Base_SetConfig+0x114>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d003      	beq.n	800a10c <TIM_Base_SetConfig+0xf8>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	4a0c      	ldr	r2, [pc, #48]	; (800a138 <TIM_Base_SetConfig+0x124>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d103      	bne.n	800a114 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	691a      	ldr	r2, [r3, #16]
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2201      	movs	r2, #1
 800a118:	615a      	str	r2, [r3, #20]
}
 800a11a:	bf00      	nop
 800a11c:	3714      	adds	r7, #20
 800a11e:	46bd      	mov	sp, r7
 800a120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a124:	4770      	bx	lr
 800a126:	bf00      	nop
 800a128:	40010000 	.word	0x40010000
 800a12c:	40000400 	.word	0x40000400
 800a130:	40000800 	.word	0x40000800
 800a134:	40000c00 	.word	0x40000c00
 800a138:	40010400 	.word	0x40010400
 800a13c:	40014000 	.word	0x40014000
 800a140:	40014400 	.word	0x40014400
 800a144:	40014800 	.word	0x40014800
 800a148:	40001800 	.word	0x40001800
 800a14c:	40001c00 	.word	0x40001c00
 800a150:	40002000 	.word	0x40002000

0800a154 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a154:	b480      	push	{r7}
 800a156:	b087      	sub	sp, #28
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6a1b      	ldr	r3, [r3, #32]
 800a162:	f023 0201 	bic.w	r2, r3, #1
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6a1b      	ldr	r3, [r3, #32]
 800a16e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	699b      	ldr	r3, [r3, #24]
 800a17a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	f023 0303 	bic.w	r3, r3, #3
 800a18a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	68fa      	ldr	r2, [r7, #12]
 800a192:	4313      	orrs	r3, r2
 800a194:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	f023 0302 	bic.w	r3, r3, #2
 800a19c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	697a      	ldr	r2, [r7, #20]
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	4a20      	ldr	r2, [pc, #128]	; (800a22c <TIM_OC1_SetConfig+0xd8>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d003      	beq.n	800a1b8 <TIM_OC1_SetConfig+0x64>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	4a1f      	ldr	r2, [pc, #124]	; (800a230 <TIM_OC1_SetConfig+0xdc>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d10c      	bne.n	800a1d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	f023 0308 	bic.w	r3, r3, #8
 800a1be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	697a      	ldr	r2, [r7, #20]
 800a1c6:	4313      	orrs	r3, r2
 800a1c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	f023 0304 	bic.w	r3, r3, #4
 800a1d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a15      	ldr	r2, [pc, #84]	; (800a22c <TIM_OC1_SetConfig+0xd8>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d003      	beq.n	800a1e2 <TIM_OC1_SetConfig+0x8e>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a14      	ldr	r2, [pc, #80]	; (800a230 <TIM_OC1_SetConfig+0xdc>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d111      	bne.n	800a206 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a1e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a1f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	695b      	ldr	r3, [r3, #20]
 800a1f6:	693a      	ldr	r2, [r7, #16]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	699b      	ldr	r3, [r3, #24]
 800a200:	693a      	ldr	r2, [r7, #16]
 800a202:	4313      	orrs	r3, r2
 800a204:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	693a      	ldr	r2, [r7, #16]
 800a20a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	68fa      	ldr	r2, [r7, #12]
 800a210:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	685a      	ldr	r2, [r3, #4]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	697a      	ldr	r2, [r7, #20]
 800a21e:	621a      	str	r2, [r3, #32]
}
 800a220:	bf00      	nop
 800a222:	371c      	adds	r7, #28
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr
 800a22c:	40010000 	.word	0x40010000
 800a230:	40010400 	.word	0x40010400

0800a234 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a234:	b480      	push	{r7}
 800a236:	b087      	sub	sp, #28
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6a1b      	ldr	r3, [r3, #32]
 800a242:	f023 0210 	bic.w	r2, r3, #16
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6a1b      	ldr	r3, [r3, #32]
 800a24e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	699b      	ldr	r3, [r3, #24]
 800a25a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a26a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	021b      	lsls	r3, r3, #8
 800a272:	68fa      	ldr	r2, [r7, #12]
 800a274:	4313      	orrs	r3, r2
 800a276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	f023 0320 	bic.w	r3, r3, #32
 800a27e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	011b      	lsls	r3, r3, #4
 800a286:	697a      	ldr	r2, [r7, #20]
 800a288:	4313      	orrs	r3, r2
 800a28a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	4a22      	ldr	r2, [pc, #136]	; (800a318 <TIM_OC2_SetConfig+0xe4>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d003      	beq.n	800a29c <TIM_OC2_SetConfig+0x68>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a21      	ldr	r2, [pc, #132]	; (800a31c <TIM_OC2_SetConfig+0xe8>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d10d      	bne.n	800a2b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a29c:	697b      	ldr	r3, [r7, #20]
 800a29e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a2a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	011b      	lsls	r3, r3, #4
 800a2aa:	697a      	ldr	r2, [r7, #20]
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	4a17      	ldr	r2, [pc, #92]	; (800a318 <TIM_OC2_SetConfig+0xe4>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d003      	beq.n	800a2c8 <TIM_OC2_SetConfig+0x94>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	4a16      	ldr	r2, [pc, #88]	; (800a31c <TIM_OC2_SetConfig+0xe8>)
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d113      	bne.n	800a2f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a2ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a2d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	695b      	ldr	r3, [r3, #20]
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	693a      	ldr	r2, [r7, #16]
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	699b      	ldr	r3, [r3, #24]
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	693a      	ldr	r2, [r7, #16]
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	693a      	ldr	r2, [r7, #16]
 800a2f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	68fa      	ldr	r2, [r7, #12]
 800a2fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	685a      	ldr	r2, [r3, #4]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	697a      	ldr	r2, [r7, #20]
 800a308:	621a      	str	r2, [r3, #32]
}
 800a30a:	bf00      	nop
 800a30c:	371c      	adds	r7, #28
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop
 800a318:	40010000 	.word	0x40010000
 800a31c:	40010400 	.word	0x40010400

0800a320 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a320:	b480      	push	{r7}
 800a322:	b087      	sub	sp, #28
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a1b      	ldr	r3, [r3, #32]
 800a32e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a1b      	ldr	r3, [r3, #32]
 800a33a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	69db      	ldr	r3, [r3, #28]
 800a346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a34e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	f023 0303 	bic.w	r3, r3, #3
 800a356:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	68fa      	ldr	r2, [r7, #12]
 800a35e:	4313      	orrs	r3, r2
 800a360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a368:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	021b      	lsls	r3, r3, #8
 800a370:	697a      	ldr	r2, [r7, #20]
 800a372:	4313      	orrs	r3, r2
 800a374:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	4a21      	ldr	r2, [pc, #132]	; (800a400 <TIM_OC3_SetConfig+0xe0>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d003      	beq.n	800a386 <TIM_OC3_SetConfig+0x66>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	4a20      	ldr	r2, [pc, #128]	; (800a404 <TIM_OC3_SetConfig+0xe4>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d10d      	bne.n	800a3a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a38c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	021b      	lsls	r3, r3, #8
 800a394:	697a      	ldr	r2, [r7, #20]
 800a396:	4313      	orrs	r3, r2
 800a398:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a3a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a16      	ldr	r2, [pc, #88]	; (800a400 <TIM_OC3_SetConfig+0xe0>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d003      	beq.n	800a3b2 <TIM_OC3_SetConfig+0x92>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a15      	ldr	r2, [pc, #84]	; (800a404 <TIM_OC3_SetConfig+0xe4>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d113      	bne.n	800a3da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a3c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	011b      	lsls	r3, r3, #4
 800a3c8:	693a      	ldr	r2, [r7, #16]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	011b      	lsls	r3, r3, #4
 800a3d4:	693a      	ldr	r2, [r7, #16]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	693a      	ldr	r2, [r7, #16]
 800a3de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	68fa      	ldr	r2, [r7, #12]
 800a3e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	685a      	ldr	r2, [r3, #4]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	697a      	ldr	r2, [r7, #20]
 800a3f2:	621a      	str	r2, [r3, #32]
}
 800a3f4:	bf00      	nop
 800a3f6:	371c      	adds	r7, #28
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	40010000 	.word	0x40010000
 800a404:	40010400 	.word	0x40010400

0800a408 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a408:	b480      	push	{r7}
 800a40a:	b087      	sub	sp, #28
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
 800a410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a1b      	ldr	r3, [r3, #32]
 800a416:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6a1b      	ldr	r3, [r3, #32]
 800a422:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	69db      	ldr	r3, [r3, #28]
 800a42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a43e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	021b      	lsls	r3, r3, #8
 800a446:	68fa      	ldr	r2, [r7, #12]
 800a448:	4313      	orrs	r3, r2
 800a44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a452:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	031b      	lsls	r3, r3, #12
 800a45a:	693a      	ldr	r2, [r7, #16]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	4a12      	ldr	r2, [pc, #72]	; (800a4ac <TIM_OC4_SetConfig+0xa4>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d003      	beq.n	800a470 <TIM_OC4_SetConfig+0x68>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	4a11      	ldr	r2, [pc, #68]	; (800a4b0 <TIM_OC4_SetConfig+0xa8>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d109      	bne.n	800a484 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a476:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	695b      	ldr	r3, [r3, #20]
 800a47c:	019b      	lsls	r3, r3, #6
 800a47e:	697a      	ldr	r2, [r7, #20]
 800a480:	4313      	orrs	r3, r2
 800a482:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	697a      	ldr	r2, [r7, #20]
 800a488:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	68fa      	ldr	r2, [r7, #12]
 800a48e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	685a      	ldr	r2, [r3, #4]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	693a      	ldr	r2, [r7, #16]
 800a49c:	621a      	str	r2, [r3, #32]
}
 800a49e:	bf00      	nop
 800a4a0:	371c      	adds	r7, #28
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a8:	4770      	bx	lr
 800a4aa:	bf00      	nop
 800a4ac:	40010000 	.word	0x40010000
 800a4b0:	40010400 	.word	0x40010400

0800a4b4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b087      	sub	sp, #28
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	60f8      	str	r0, [r7, #12]
 800a4bc:	60b9      	str	r1, [r7, #8]
 800a4be:	607a      	str	r2, [r7, #4]
 800a4c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	6a1b      	ldr	r3, [r3, #32]
 800a4c6:	f023 0201 	bic.w	r2, r3, #1
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	699b      	ldr	r3, [r3, #24]
 800a4d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6a1b      	ldr	r3, [r3, #32]
 800a4d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	4a28      	ldr	r2, [pc, #160]	; (800a580 <TIM_TI1_SetConfig+0xcc>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d01b      	beq.n	800a51a <TIM_TI1_SetConfig+0x66>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4e8:	d017      	beq.n	800a51a <TIM_TI1_SetConfig+0x66>
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	4a25      	ldr	r2, [pc, #148]	; (800a584 <TIM_TI1_SetConfig+0xd0>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d013      	beq.n	800a51a <TIM_TI1_SetConfig+0x66>
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	4a24      	ldr	r2, [pc, #144]	; (800a588 <TIM_TI1_SetConfig+0xd4>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d00f      	beq.n	800a51a <TIM_TI1_SetConfig+0x66>
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	4a23      	ldr	r2, [pc, #140]	; (800a58c <TIM_TI1_SetConfig+0xd8>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d00b      	beq.n	800a51a <TIM_TI1_SetConfig+0x66>
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	4a22      	ldr	r2, [pc, #136]	; (800a590 <TIM_TI1_SetConfig+0xdc>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d007      	beq.n	800a51a <TIM_TI1_SetConfig+0x66>
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	4a21      	ldr	r2, [pc, #132]	; (800a594 <TIM_TI1_SetConfig+0xe0>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d003      	beq.n	800a51a <TIM_TI1_SetConfig+0x66>
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	4a20      	ldr	r2, [pc, #128]	; (800a598 <TIM_TI1_SetConfig+0xe4>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d101      	bne.n	800a51e <TIM_TI1_SetConfig+0x6a>
 800a51a:	2301      	movs	r3, #1
 800a51c:	e000      	b.n	800a520 <TIM_TI1_SetConfig+0x6c>
 800a51e:	2300      	movs	r3, #0
 800a520:	2b00      	cmp	r3, #0
 800a522:	d008      	beq.n	800a536 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	f023 0303 	bic.w	r3, r3, #3
 800a52a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a52c:	697a      	ldr	r2, [r7, #20]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	4313      	orrs	r3, r2
 800a532:	617b      	str	r3, [r7, #20]
 800a534:	e003      	b.n	800a53e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	f043 0301 	orr.w	r3, r3, #1
 800a53c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a544:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	011b      	lsls	r3, r3, #4
 800a54a:	b2db      	uxtb	r3, r3
 800a54c:	697a      	ldr	r2, [r7, #20]
 800a54e:	4313      	orrs	r3, r2
 800a550:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	f023 030a 	bic.w	r3, r3, #10
 800a558:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	f003 030a 	and.w	r3, r3, #10
 800a560:	693a      	ldr	r2, [r7, #16]
 800a562:	4313      	orrs	r3, r2
 800a564:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	693a      	ldr	r2, [r7, #16]
 800a570:	621a      	str	r2, [r3, #32]
}
 800a572:	bf00      	nop
 800a574:	371c      	adds	r7, #28
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	40010000 	.word	0x40010000
 800a584:	40000400 	.word	0x40000400
 800a588:	40000800 	.word	0x40000800
 800a58c:	40000c00 	.word	0x40000c00
 800a590:	40010400 	.word	0x40010400
 800a594:	40014000 	.word	0x40014000
 800a598:	40001800 	.word	0x40001800

0800a59c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b087      	sub	sp, #28
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	60f8      	str	r0, [r7, #12]
 800a5a4:	60b9      	str	r1, [r7, #8]
 800a5a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6a1b      	ldr	r3, [r3, #32]
 800a5ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	6a1b      	ldr	r3, [r3, #32]
 800a5b2:	f023 0201 	bic.w	r2, r3, #1
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	699b      	ldr	r3, [r3, #24]
 800a5be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a5c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	011b      	lsls	r3, r3, #4
 800a5cc:	693a      	ldr	r2, [r7, #16]
 800a5ce:	4313      	orrs	r3, r2
 800a5d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	f023 030a 	bic.w	r3, r3, #10
 800a5d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a5da:	697a      	ldr	r2, [r7, #20]
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	4313      	orrs	r3, r2
 800a5e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	693a      	ldr	r2, [r7, #16]
 800a5e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	697a      	ldr	r2, [r7, #20]
 800a5ec:	621a      	str	r2, [r3, #32]
}
 800a5ee:	bf00      	nop
 800a5f0:	371c      	adds	r7, #28
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr

0800a5fa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a5fa:	b480      	push	{r7}
 800a5fc:	b087      	sub	sp, #28
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	60f8      	str	r0, [r7, #12]
 800a602:	60b9      	str	r1, [r7, #8]
 800a604:	607a      	str	r2, [r7, #4]
 800a606:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	6a1b      	ldr	r3, [r3, #32]
 800a60c:	f023 0210 	bic.w	r2, r3, #16
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	699b      	ldr	r3, [r3, #24]
 800a618:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	6a1b      	ldr	r3, [r3, #32]
 800a61e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a626:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	021b      	lsls	r3, r3, #8
 800a62c:	697a      	ldr	r2, [r7, #20]
 800a62e:	4313      	orrs	r3, r2
 800a630:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a638:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	031b      	lsls	r3, r3, #12
 800a63e:	b29b      	uxth	r3, r3
 800a640:	697a      	ldr	r2, [r7, #20]
 800a642:	4313      	orrs	r3, r2
 800a644:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a64c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	011b      	lsls	r3, r3, #4
 800a652:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a656:	693a      	ldr	r2, [r7, #16]
 800a658:	4313      	orrs	r3, r2
 800a65a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	697a      	ldr	r2, [r7, #20]
 800a660:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	693a      	ldr	r2, [r7, #16]
 800a666:	621a      	str	r2, [r3, #32]
}
 800a668:	bf00      	nop
 800a66a:	371c      	adds	r7, #28
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a674:	b480      	push	{r7}
 800a676:	b087      	sub	sp, #28
 800a678:	af00      	add	r7, sp, #0
 800a67a:	60f8      	str	r0, [r7, #12]
 800a67c:	60b9      	str	r1, [r7, #8]
 800a67e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6a1b      	ldr	r3, [r3, #32]
 800a684:	f023 0210 	bic.w	r2, r3, #16
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	699b      	ldr	r3, [r3, #24]
 800a690:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6a1b      	ldr	r3, [r3, #32]
 800a696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a69e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	031b      	lsls	r3, r3, #12
 800a6a4:	697a      	ldr	r2, [r7, #20]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a6b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	011b      	lsls	r3, r3, #4
 800a6b6:	693a      	ldr	r2, [r7, #16]
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	697a      	ldr	r2, [r7, #20]
 800a6c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	693a      	ldr	r2, [r7, #16]
 800a6c6:	621a      	str	r2, [r3, #32]
}
 800a6c8:	bf00      	nop
 800a6ca:	371c      	adds	r7, #28
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr

0800a6d4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b087      	sub	sp, #28
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	60f8      	str	r0, [r7, #12]
 800a6dc:	60b9      	str	r1, [r7, #8]
 800a6de:	607a      	str	r2, [r7, #4]
 800a6e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	6a1b      	ldr	r3, [r3, #32]
 800a6e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	69db      	ldr	r3, [r3, #28]
 800a6f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6a1b      	ldr	r3, [r3, #32]
 800a6f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	f023 0303 	bic.w	r3, r3, #3
 800a700:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a702:	697a      	ldr	r2, [r7, #20]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	4313      	orrs	r3, r2
 800a708:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a710:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	011b      	lsls	r3, r3, #4
 800a716:	b2db      	uxtb	r3, r3
 800a718:	697a      	ldr	r2, [r7, #20]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a724:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	021b      	lsls	r3, r3, #8
 800a72a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a72e:	693a      	ldr	r2, [r7, #16]
 800a730:	4313      	orrs	r3, r2
 800a732:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	697a      	ldr	r2, [r7, #20]
 800a738:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	693a      	ldr	r2, [r7, #16]
 800a73e:	621a      	str	r2, [r3, #32]
}
 800a740:	bf00      	nop
 800a742:	371c      	adds	r7, #28
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b087      	sub	sp, #28
 800a750:	af00      	add	r7, sp, #0
 800a752:	60f8      	str	r0, [r7, #12]
 800a754:	60b9      	str	r1, [r7, #8]
 800a756:	607a      	str	r2, [r7, #4]
 800a758:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	69db      	ldr	r3, [r3, #28]
 800a76a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6a1b      	ldr	r3, [r3, #32]
 800a770:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a778:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	021b      	lsls	r3, r3, #8
 800a77e:	697a      	ldr	r2, [r7, #20]
 800a780:	4313      	orrs	r3, r2
 800a782:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a78a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	031b      	lsls	r3, r3, #12
 800a790:	b29b      	uxth	r3, r3
 800a792:	697a      	ldr	r2, [r7, #20]
 800a794:	4313      	orrs	r3, r2
 800a796:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800a79e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	031b      	lsls	r3, r3, #12
 800a7a4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a7a8:	693a      	ldr	r2, [r7, #16]
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	697a      	ldr	r2, [r7, #20]
 800a7b2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	693a      	ldr	r2, [r7, #16]
 800a7b8:	621a      	str	r2, [r3, #32]
}
 800a7ba:	bf00      	nop
 800a7bc:	371c      	adds	r7, #28
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr

0800a7c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	b085      	sub	sp, #20
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
 800a7ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	689b      	ldr	r3, [r3, #8]
 800a7d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	f043 0307 	orr.w	r3, r3, #7
 800a7e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	68fa      	ldr	r2, [r7, #12]
 800a7ee:	609a      	str	r2, [r3, #8]
}
 800a7f0:	bf00      	nop
 800a7f2:	3714      	adds	r7, #20
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b087      	sub	sp, #28
 800a800:	af00      	add	r7, sp, #0
 800a802:	60f8      	str	r0, [r7, #12]
 800a804:	60b9      	str	r1, [r7, #8]
 800a806:	607a      	str	r2, [r7, #4]
 800a808:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a816:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	021a      	lsls	r2, r3, #8
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	431a      	orrs	r2, r3
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	4313      	orrs	r3, r2
 800a824:	697a      	ldr	r2, [r7, #20]
 800a826:	4313      	orrs	r3, r2
 800a828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	697a      	ldr	r2, [r7, #20]
 800a82e:	609a      	str	r2, [r3, #8]
}
 800a830:	bf00      	nop
 800a832:	371c      	adds	r7, #28
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr

0800a83c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b087      	sub	sp, #28
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	f003 031f 	and.w	r3, r3, #31
 800a84e:	2201      	movs	r2, #1
 800a850:	fa02 f303 	lsl.w	r3, r2, r3
 800a854:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	6a1a      	ldr	r2, [r3, #32]
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	43db      	mvns	r3, r3
 800a85e:	401a      	ands	r2, r3
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	6a1a      	ldr	r2, [r3, #32]
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	f003 031f 	and.w	r3, r3, #31
 800a86e:	6879      	ldr	r1, [r7, #4]
 800a870:	fa01 f303 	lsl.w	r3, r1, r3
 800a874:	431a      	orrs	r2, r3
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	621a      	str	r2, [r3, #32]
}
 800a87a:	bf00      	nop
 800a87c:	371c      	adds	r7, #28
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr
	...

0800a888 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a888:	b480      	push	{r7}
 800a88a:	b085      	sub	sp, #20
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a898:	2b01      	cmp	r3, #1
 800a89a:	d101      	bne.n	800a8a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a89c:	2302      	movs	r3, #2
 800a89e:	e05a      	b.n	800a956 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2202      	movs	r2, #2
 800a8ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	685b      	ldr	r3, [r3, #4]
 800a8b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	68fa      	ldr	r2, [r7, #12]
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	68fa      	ldr	r2, [r7, #12]
 800a8d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4a21      	ldr	r2, [pc, #132]	; (800a964 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d022      	beq.n	800a92a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8ec:	d01d      	beq.n	800a92a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4a1d      	ldr	r2, [pc, #116]	; (800a968 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d018      	beq.n	800a92a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a1b      	ldr	r2, [pc, #108]	; (800a96c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d013      	beq.n	800a92a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4a1a      	ldr	r2, [pc, #104]	; (800a970 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d00e      	beq.n	800a92a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	4a18      	ldr	r2, [pc, #96]	; (800a974 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d009      	beq.n	800a92a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	4a17      	ldr	r2, [pc, #92]	; (800a978 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d004      	beq.n	800a92a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	4a15      	ldr	r2, [pc, #84]	; (800a97c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a926:	4293      	cmp	r3, r2
 800a928:	d10c      	bne.n	800a944 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a930:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	68ba      	ldr	r2, [r7, #8]
 800a938:	4313      	orrs	r3, r2
 800a93a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68ba      	ldr	r2, [r7, #8]
 800a942:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2201      	movs	r2, #1
 800a948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2200      	movs	r2, #0
 800a950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	40010000 	.word	0x40010000
 800a968:	40000400 	.word	0x40000400
 800a96c:	40000800 	.word	0x40000800
 800a970:	40000c00 	.word	0x40000c00
 800a974:	40010400 	.word	0x40010400
 800a978:	40014000 	.word	0x40014000
 800a97c:	40001800 	.word	0x40001800

0800a980 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a980:	b480      	push	{r7}
 800a982:	b085      	sub	sp, #20
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a98a:	2300      	movs	r3, #0
 800a98c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a994:	2b01      	cmp	r3, #1
 800a996:	d101      	bne.n	800a99c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a998:	2302      	movs	r3, #2
 800a99a:	e03d      	b.n	800aa18 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2201      	movs	r2, #1
 800a9a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	68db      	ldr	r3, [r3, #12]
 800a9ae:	4313      	orrs	r3, r2
 800a9b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	685b      	ldr	r3, [r3, #4]
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	695b      	ldr	r3, [r3, #20]
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	69db      	ldr	r3, [r3, #28]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	68fa      	ldr	r2, [r7, #12]
 800aa0c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2200      	movs	r2, #0
 800aa12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa16:	2300      	movs	r3, #0
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3714      	adds	r7, #20
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa22:	4770      	bx	lr

0800aa24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b083      	sub	sp, #12
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa2c:	bf00      	nop
 800aa2e:	370c      	adds	r7, #12
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr

0800aa38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b083      	sub	sp, #12
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aa40:	bf00      	nop
 800aa42:	370c      	adds	r7, #12
 800aa44:	46bd      	mov	sp, r7
 800aa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4a:	4770      	bx	lr

0800aa4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b082      	sub	sp, #8
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d101      	bne.n	800aa5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e03f      	b.n	800aade <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d106      	bne.n	800aa78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f7fb fe0a 	bl	800668c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2224      	movs	r2, #36	; 0x24
 800aa7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68da      	ldr	r2, [r3, #12]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aa8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 ff35 	bl	800b900 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	691a      	ldr	r2, [r3, #16]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800aaa4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	695a      	ldr	r2, [r3, #20]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800aab4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	68da      	ldr	r2, [r3, #12]
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aac4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2200      	movs	r2, #0
 800aaca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2220      	movs	r2, #32
 800aad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2220      	movs	r2, #32
 800aad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800aadc:	2300      	movs	r3, #0
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3708      	adds	r7, #8
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b08a      	sub	sp, #40	; 0x28
 800aaea:	af02      	add	r7, sp, #8
 800aaec:	60f8      	str	r0, [r7, #12]
 800aaee:	60b9      	str	r1, [r7, #8]
 800aaf0:	603b      	str	r3, [r7, #0]
 800aaf2:	4613      	mov	r3, r2
 800aaf4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	2b20      	cmp	r3, #32
 800ab04:	d17c      	bne.n	800ac00 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d002      	beq.n	800ab12 <HAL_UART_Transmit+0x2c>
 800ab0c:	88fb      	ldrh	r3, [r7, #6]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d101      	bne.n	800ab16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ab12:	2301      	movs	r3, #1
 800ab14:	e075      	b.n	800ac02 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d101      	bne.n	800ab24 <HAL_UART_Transmit+0x3e>
 800ab20:	2302      	movs	r3, #2
 800ab22:	e06e      	b.n	800ac02 <HAL_UART_Transmit+0x11c>
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2200      	movs	r2, #0
 800ab30:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	2221      	movs	r2, #33	; 0x21
 800ab36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ab3a:	f7fb fef9 	bl	8006930 <HAL_GetTick>
 800ab3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	88fa      	ldrh	r2, [r7, #6]
 800ab44:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	88fa      	ldrh	r2, [r7, #6]
 800ab4a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab54:	d108      	bne.n	800ab68 <HAL_UART_Transmit+0x82>
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	691b      	ldr	r3, [r3, #16]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d104      	bne.n	800ab68 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	61bb      	str	r3, [r7, #24]
 800ab66:	e003      	b.n	800ab70 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	2200      	movs	r2, #0
 800ab74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800ab78:	e02a      	b.n	800abd0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	2200      	movs	r2, #0
 800ab82:	2180      	movs	r1, #128	; 0x80
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	f000 fc4c 	bl	800b422 <UART_WaitOnFlagUntilTimeout>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d001      	beq.n	800ab94 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800ab90:	2303      	movs	r3, #3
 800ab92:	e036      	b.n	800ac02 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800ab94:	69fb      	ldr	r3, [r7, #28]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d10b      	bne.n	800abb2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ab9a:	69bb      	ldr	r3, [r7, #24]
 800ab9c:	881b      	ldrh	r3, [r3, #0]
 800ab9e:	461a      	mov	r2, r3
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aba8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800abaa:	69bb      	ldr	r3, [r7, #24]
 800abac:	3302      	adds	r3, #2
 800abae:	61bb      	str	r3, [r7, #24]
 800abb0:	e007      	b.n	800abc2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800abb2:	69fb      	ldr	r3, [r7, #28]
 800abb4:	781a      	ldrb	r2, [r3, #0]
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800abbc:	69fb      	ldr	r3, [r7, #28]
 800abbe:	3301      	adds	r3, #1
 800abc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	3b01      	subs	r3, #1
 800abca:	b29a      	uxth	r2, r3
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d1cf      	bne.n	800ab7a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	9300      	str	r3, [sp, #0]
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	2200      	movs	r2, #0
 800abe2:	2140      	movs	r1, #64	; 0x40
 800abe4:	68f8      	ldr	r0, [r7, #12]
 800abe6:	f000 fc1c 	bl	800b422 <UART_WaitOnFlagUntilTimeout>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d001      	beq.n	800abf4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800abf0:	2303      	movs	r3, #3
 800abf2:	e006      	b.n	800ac02 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2220      	movs	r2, #32
 800abf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800abfc:	2300      	movs	r3, #0
 800abfe:	e000      	b.n	800ac02 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ac00:	2302      	movs	r3, #2
  }
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3720      	adds	r7, #32
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}

0800ac0a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b084      	sub	sp, #16
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	60f8      	str	r0, [r7, #12]
 800ac12:	60b9      	str	r1, [r7, #8]
 800ac14:	4613      	mov	r3, r2
 800ac16:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac1e:	b2db      	uxtb	r3, r3
 800ac20:	2b20      	cmp	r3, #32
 800ac22:	d11d      	bne.n	800ac60 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d002      	beq.n	800ac30 <HAL_UART_Receive_IT+0x26>
 800ac2a:	88fb      	ldrh	r3, [r7, #6]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d101      	bne.n	800ac34 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ac30:	2301      	movs	r3, #1
 800ac32:	e016      	b.n	800ac62 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d101      	bne.n	800ac42 <HAL_UART_Receive_IT+0x38>
 800ac3e:	2302      	movs	r3, #2
 800ac40:	e00f      	b.n	800ac62 <HAL_UART_Receive_IT+0x58>
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2201      	movs	r2, #1
 800ac46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ac50:	88fb      	ldrh	r3, [r7, #6]
 800ac52:	461a      	mov	r2, r3
 800ac54:	68b9      	ldr	r1, [r7, #8]
 800ac56:	68f8      	ldr	r0, [r7, #12]
 800ac58:	f000 fc51 	bl	800b4fe <UART_Start_Receive_IT>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	e000      	b.n	800ac62 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ac60:	2302      	movs	r3, #2
  }
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3710      	adds	r7, #16
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
	...

0800ac6c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b08c      	sub	sp, #48	; 0x30
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	60f8      	str	r0, [r7, #12]
 800ac74:	60b9      	str	r1, [r7, #8]
 800ac76:	4613      	mov	r3, r2
 800ac78:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac80:	b2db      	uxtb	r3, r3
 800ac82:	2b20      	cmp	r3, #32
 800ac84:	d165      	bne.n	800ad52 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d002      	beq.n	800ac92 <HAL_UART_Transmit_DMA+0x26>
 800ac8c:	88fb      	ldrh	r3, [r7, #6]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d101      	bne.n	800ac96 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	e05e      	b.n	800ad54 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d101      	bne.n	800aca4 <HAL_UART_Transmit_DMA+0x38>
 800aca0:	2302      	movs	r3, #2
 800aca2:	e057      	b.n	800ad54 <HAL_UART_Transmit_DMA+0xe8>
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2201      	movs	r2, #1
 800aca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800acac:	68ba      	ldr	r2, [r7, #8]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	88fa      	ldrh	r2, [r7, #6]
 800acb6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	88fa      	ldrh	r2, [r7, #6]
 800acbc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2200      	movs	r2, #0
 800acc2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2221      	movs	r2, #33	; 0x21
 800acc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acd0:	4a22      	ldr	r2, [pc, #136]	; (800ad5c <HAL_UART_Transmit_DMA+0xf0>)
 800acd2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acd8:	4a21      	ldr	r2, [pc, #132]	; (800ad60 <HAL_UART_Transmit_DMA+0xf4>)
 800acda:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ace0:	4a20      	ldr	r2, [pc, #128]	; (800ad64 <HAL_UART_Transmit_DMA+0xf8>)
 800ace2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ace8:	2200      	movs	r2, #0
 800acea:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800acec:	f107 0308 	add.w	r3, r7, #8
 800acf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800acf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acf8:	6819      	ldr	r1, [r3, #0]
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3304      	adds	r3, #4
 800ad00:	461a      	mov	r2, r3
 800ad02:	88fb      	ldrh	r3, [r7, #6]
 800ad04:	f7fc fe9e 	bl	8007a44 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ad10:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	3314      	adds	r3, #20
 800ad20:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad22:	69bb      	ldr	r3, [r7, #24]
 800ad24:	e853 3f00 	ldrex	r3, [r3]
 800ad28:	617b      	str	r3, [r7, #20]
   return(result);
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad30:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	3314      	adds	r3, #20
 800ad38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad3a:	627a      	str	r2, [r7, #36]	; 0x24
 800ad3c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad3e:	6a39      	ldr	r1, [r7, #32]
 800ad40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad42:	e841 2300 	strex	r3, r2, [r1]
 800ad46:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad48:	69fb      	ldr	r3, [r7, #28]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d1e5      	bne.n	800ad1a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	e000      	b.n	800ad54 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800ad52:	2302      	movs	r3, #2
  }
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3730      	adds	r7, #48	; 0x30
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}
 800ad5c:	0800b2d9 	.word	0x0800b2d9
 800ad60:	0800b373 	.word	0x0800b373
 800ad64:	0800b38f 	.word	0x0800b38f

0800ad68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b0ba      	sub	sp, #232	; 0xe8
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	695b      	ldr	r3, [r3, #20]
 800ad8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ad94:	2300      	movs	r3, #0
 800ad96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ad9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad9e:	f003 030f 	and.w	r3, r3, #15
 800ada2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ada6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d10f      	bne.n	800adce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800adae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adb2:	f003 0320 	and.w	r3, r3, #32
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d009      	beq.n	800adce <HAL_UART_IRQHandler+0x66>
 800adba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adbe:	f003 0320 	and.w	r3, r3, #32
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d003      	beq.n	800adce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 fcde 	bl	800b788 <UART_Receive_IT>
      return;
 800adcc:	e256      	b.n	800b27c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800adce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800add2:	2b00      	cmp	r3, #0
 800add4:	f000 80de 	beq.w	800af94 <HAL_UART_IRQHandler+0x22c>
 800add8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800addc:	f003 0301 	and.w	r3, r3, #1
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d106      	bne.n	800adf2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ade4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ade8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800adec:	2b00      	cmp	r3, #0
 800adee:	f000 80d1 	beq.w	800af94 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800adf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adf6:	f003 0301 	and.w	r3, r3, #1
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d00b      	beq.n	800ae16 <HAL_UART_IRQHandler+0xae>
 800adfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d005      	beq.n	800ae16 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae0e:	f043 0201 	orr.w	r2, r3, #1
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae1a:	f003 0304 	and.w	r3, r3, #4
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d00b      	beq.n	800ae3a <HAL_UART_IRQHandler+0xd2>
 800ae22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae26:	f003 0301 	and.w	r3, r3, #1
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d005      	beq.n	800ae3a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae32:	f043 0202 	orr.w	r2, r3, #2
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae3e:	f003 0302 	and.w	r3, r3, #2
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d00b      	beq.n	800ae5e <HAL_UART_IRQHandler+0xf6>
 800ae46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae4a:	f003 0301 	and.w	r3, r3, #1
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d005      	beq.n	800ae5e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae56:	f043 0204 	orr.w	r2, r3, #4
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ae5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae62:	f003 0308 	and.w	r3, r3, #8
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d011      	beq.n	800ae8e <HAL_UART_IRQHandler+0x126>
 800ae6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae6e:	f003 0320 	and.w	r3, r3, #32
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d105      	bne.n	800ae82 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ae76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae7a:	f003 0301 	and.w	r3, r3, #1
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d005      	beq.n	800ae8e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae86:	f043 0208 	orr.w	r2, r3, #8
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	f000 81ed 	beq.w	800b272 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae9c:	f003 0320 	and.w	r3, r3, #32
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d008      	beq.n	800aeb6 <HAL_UART_IRQHandler+0x14e>
 800aea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aea8:	f003 0320 	and.w	r3, r3, #32
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d002      	beq.n	800aeb6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f000 fc69 	bl	800b788 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	695b      	ldr	r3, [r3, #20]
 800aebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aec0:	2b40      	cmp	r3, #64	; 0x40
 800aec2:	bf0c      	ite	eq
 800aec4:	2301      	moveq	r3, #1
 800aec6:	2300      	movne	r3, #0
 800aec8:	b2db      	uxtb	r3, r3
 800aeca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aed2:	f003 0308 	and.w	r3, r3, #8
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d103      	bne.n	800aee2 <HAL_UART_IRQHandler+0x17a>
 800aeda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d04f      	beq.n	800af82 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 fb71 	bl	800b5ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	695b      	ldr	r3, [r3, #20]
 800aeee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aef2:	2b40      	cmp	r3, #64	; 0x40
 800aef4:	d141      	bne.n	800af7a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	3314      	adds	r3, #20
 800aefc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800af04:	e853 3f00 	ldrex	r3, [r3]
 800af08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800af0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800af10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	3314      	adds	r3, #20
 800af1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800af22:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800af26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800af2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800af32:	e841 2300 	strex	r3, r2, [r1]
 800af36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800af3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d1d9      	bne.n	800aef6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af46:	2b00      	cmp	r3, #0
 800af48:	d013      	beq.n	800af72 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af4e:	4a7d      	ldr	r2, [pc, #500]	; (800b144 <HAL_UART_IRQHandler+0x3dc>)
 800af50:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af56:	4618      	mov	r0, r3
 800af58:	f7fc fe3c 	bl	8007bd4 <HAL_DMA_Abort_IT>
 800af5c:	4603      	mov	r3, r0
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d016      	beq.n	800af90 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800af6c:	4610      	mov	r0, r2
 800af6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af70:	e00e      	b.n	800af90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 f99a 	bl	800b2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af78:	e00a      	b.n	800af90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f000 f996 	bl	800b2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af80:	e006      	b.n	800af90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 f992 	bl	800b2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2200      	movs	r2, #0
 800af8c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800af8e:	e170      	b.n	800b272 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af90:	bf00      	nop
    return;
 800af92:	e16e      	b.n	800b272 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af98:	2b01      	cmp	r3, #1
 800af9a:	f040 814a 	bne.w	800b232 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800af9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afa2:	f003 0310 	and.w	r3, r3, #16
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	f000 8143 	beq.w	800b232 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800afac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800afb0:	f003 0310 	and.w	r3, r3, #16
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	f000 813c 	beq.w	800b232 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800afba:	2300      	movs	r3, #0
 800afbc:	60bb      	str	r3, [r7, #8]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	60bb      	str	r3, [r7, #8]
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	60bb      	str	r3, [r7, #8]
 800afce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afda:	2b40      	cmp	r3, #64	; 0x40
 800afdc:	f040 80b4 	bne.w	800b148 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800afec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f000 8140 	beq.w	800b276 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800affa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800affe:	429a      	cmp	r2, r3
 800b000:	f080 8139 	bcs.w	800b276 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b00a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b010:	69db      	ldr	r3, [r3, #28]
 800b012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b016:	f000 8088 	beq.w	800b12a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	330c      	adds	r3, #12
 800b020:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b024:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b028:	e853 3f00 	ldrex	r3, [r3]
 800b02c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b030:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b034:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b038:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	330c      	adds	r3, #12
 800b042:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b046:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b04a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b04e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b052:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b056:	e841 2300 	strex	r3, r2, [r1]
 800b05a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b05e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b062:	2b00      	cmp	r3, #0
 800b064:	d1d9      	bne.n	800b01a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	3314      	adds	r3, #20
 800b06c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b06e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b070:	e853 3f00 	ldrex	r3, [r3]
 800b074:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b076:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b078:	f023 0301 	bic.w	r3, r3, #1
 800b07c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	3314      	adds	r3, #20
 800b086:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b08a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b08e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b090:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b092:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b096:	e841 2300 	strex	r3, r2, [r1]
 800b09a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b09c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d1e1      	bne.n	800b066 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	3314      	adds	r3, #20
 800b0a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b0ac:	e853 3f00 	ldrex	r3, [r3]
 800b0b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b0b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b0b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	3314      	adds	r3, #20
 800b0c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b0c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b0c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b0cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b0ce:	e841 2300 	strex	r3, r2, [r1]
 800b0d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b0d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d1e3      	bne.n	800b0a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2220      	movs	r2, #32
 800b0de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	330c      	adds	r3, #12
 800b0ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b0f2:	e853 3f00 	ldrex	r3, [r3]
 800b0f6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b0f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0fa:	f023 0310 	bic.w	r3, r3, #16
 800b0fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	330c      	adds	r3, #12
 800b108:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b10c:	65ba      	str	r2, [r7, #88]	; 0x58
 800b10e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b110:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b112:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b114:	e841 2300 	strex	r3, r2, [r1]
 800b118:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b11a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d1e3      	bne.n	800b0e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b124:	4618      	mov	r0, r3
 800b126:	f7fc fce5 	bl	8007af4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b132:	b29b      	uxth	r3, r3
 800b134:	1ad3      	subs	r3, r2, r3
 800b136:	b29b      	uxth	r3, r3
 800b138:	4619      	mov	r1, r3
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 f8c0 	bl	800b2c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b140:	e099      	b.n	800b276 <HAL_UART_IRQHandler+0x50e>
 800b142:	bf00      	nop
 800b144:	0800b691 	.word	0x0800b691
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b150:	b29b      	uxth	r3, r3
 800b152:	1ad3      	subs	r3, r2, r3
 800b154:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f000 808b 	beq.w	800b27a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b164:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 8086 	beq.w	800b27a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	330c      	adds	r3, #12
 800b174:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b178:	e853 3f00 	ldrex	r3, [r3]
 800b17c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b17e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b180:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b184:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	330c      	adds	r3, #12
 800b18e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b192:	647a      	str	r2, [r7, #68]	; 0x44
 800b194:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b196:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b198:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b19a:	e841 2300 	strex	r3, r2, [r1]
 800b19e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b1a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d1e3      	bne.n	800b16e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	3314      	adds	r3, #20
 800b1ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b0:	e853 3f00 	ldrex	r3, [r3]
 800b1b4:	623b      	str	r3, [r7, #32]
   return(result);
 800b1b6:	6a3b      	ldr	r3, [r7, #32]
 800b1b8:	f023 0301 	bic.w	r3, r3, #1
 800b1bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	3314      	adds	r3, #20
 800b1c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b1ca:	633a      	str	r2, [r7, #48]	; 0x30
 800b1cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b1d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b1d2:	e841 2300 	strex	r3, r2, [r1]
 800b1d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d1e3      	bne.n	800b1a6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2220      	movs	r2, #32
 800b1e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	330c      	adds	r3, #12
 800b1f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	e853 3f00 	ldrex	r3, [r3]
 800b1fa:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f023 0310 	bic.w	r3, r3, #16
 800b202:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	330c      	adds	r3, #12
 800b20c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b210:	61fa      	str	r2, [r7, #28]
 800b212:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b214:	69b9      	ldr	r1, [r7, #24]
 800b216:	69fa      	ldr	r2, [r7, #28]
 800b218:	e841 2300 	strex	r3, r2, [r1]
 800b21c:	617b      	str	r3, [r7, #20]
   return(result);
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d1e3      	bne.n	800b1ec <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b224:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b228:	4619      	mov	r1, r3
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 f848 	bl	800b2c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b230:	e023      	b.n	800b27a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d009      	beq.n	800b252 <HAL_UART_IRQHandler+0x4ea>
 800b23e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b246:	2b00      	cmp	r3, #0
 800b248:	d003      	beq.n	800b252 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 fa34 	bl	800b6b8 <UART_Transmit_IT>
    return;
 800b250:	e014      	b.n	800b27c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d00e      	beq.n	800b27c <HAL_UART_IRQHandler+0x514>
 800b25e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b266:	2b00      	cmp	r3, #0
 800b268:	d008      	beq.n	800b27c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f000 fa74 	bl	800b758 <UART_EndTransmit_IT>
    return;
 800b270:	e004      	b.n	800b27c <HAL_UART_IRQHandler+0x514>
    return;
 800b272:	bf00      	nop
 800b274:	e002      	b.n	800b27c <HAL_UART_IRQHandler+0x514>
      return;
 800b276:	bf00      	nop
 800b278:	e000      	b.n	800b27c <HAL_UART_IRQHandler+0x514>
      return;
 800b27a:	bf00      	nop
  }
}
 800b27c:	37e8      	adds	r7, #232	; 0xe8
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
 800b282:	bf00      	nop

0800b284 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b28c:	bf00      	nop
 800b28e:	370c      	adds	r7, #12
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr

0800b298 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b298:	b480      	push	{r7}
 800b29a:	b083      	sub	sp, #12
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b2a0:	bf00      	nop
 800b2a2:	370c      	adds	r7, #12
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b2b4:	bf00      	nop
 800b2b6:	370c      	adds	r7, #12
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr

0800b2c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b083      	sub	sp, #12
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
 800b2c8:	460b      	mov	r3, r1
 800b2ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b2cc:	bf00      	nop
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b090      	sub	sp, #64	; 0x40
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d137      	bne.n	800b364 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b2f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b2fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	3314      	adds	r3, #20
 800b300:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b304:	e853 3f00 	ldrex	r3, [r3]
 800b308:	623b      	str	r3, [r7, #32]
   return(result);
 800b30a:	6a3b      	ldr	r3, [r7, #32]
 800b30c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b310:	63bb      	str	r3, [r7, #56]	; 0x38
 800b312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	3314      	adds	r3, #20
 800b318:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b31a:	633a      	str	r2, [r7, #48]	; 0x30
 800b31c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b322:	e841 2300 	strex	r3, r2, [r1]
 800b326:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d1e5      	bne.n	800b2fa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b32e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	330c      	adds	r3, #12
 800b334:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	e853 3f00 	ldrex	r3, [r3]
 800b33c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b344:	637b      	str	r3, [r7, #52]	; 0x34
 800b346:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	330c      	adds	r3, #12
 800b34c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b34e:	61fa      	str	r2, [r7, #28]
 800b350:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b352:	69b9      	ldr	r1, [r7, #24]
 800b354:	69fa      	ldr	r2, [r7, #28]
 800b356:	e841 2300 	strex	r3, r2, [r1]
 800b35a:	617b      	str	r3, [r7, #20]
   return(result);
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d1e5      	bne.n	800b32e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b362:	e002      	b.n	800b36a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b364:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b366:	f7ff ff8d 	bl	800b284 <HAL_UART_TxCpltCallback>
}
 800b36a:	bf00      	nop
 800b36c:	3740      	adds	r7, #64	; 0x40
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}

0800b372 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b372:	b580      	push	{r7, lr}
 800b374:	b084      	sub	sp, #16
 800b376:	af00      	add	r7, sp, #0
 800b378:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b37e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f7ff ff89 	bl	800b298 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b386:	bf00      	nop
 800b388:	3710      	adds	r7, #16
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}

0800b38e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b084      	sub	sp, #16
 800b392:	af00      	add	r7, sp, #0
 800b394:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b396:	2300      	movs	r3, #0
 800b398:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b39e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	695b      	ldr	r3, [r3, #20]
 800b3a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3aa:	2b80      	cmp	r3, #128	; 0x80
 800b3ac:	bf0c      	ite	eq
 800b3ae:	2301      	moveq	r3, #1
 800b3b0:	2300      	movne	r3, #0
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	2b21      	cmp	r3, #33	; 0x21
 800b3c0:	d108      	bne.n	800b3d4 <UART_DMAError+0x46>
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d005      	beq.n	800b3d4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b3ce:	68b8      	ldr	r0, [r7, #8]
 800b3d0:	f000 f8d3 	bl	800b57a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	695b      	ldr	r3, [r3, #20]
 800b3da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3de:	2b40      	cmp	r3, #64	; 0x40
 800b3e0:	bf0c      	ite	eq
 800b3e2:	2301      	moveq	r3, #1
 800b3e4:	2300      	movne	r3, #0
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b3f0:	b2db      	uxtb	r3, r3
 800b3f2:	2b22      	cmp	r3, #34	; 0x22
 800b3f4:	d108      	bne.n	800b408 <UART_DMAError+0x7a>
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d005      	beq.n	800b408 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2200      	movs	r2, #0
 800b400:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b402:	68b8      	ldr	r0, [r7, #8]
 800b404:	f000 f8e1 	bl	800b5ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b40c:	f043 0210 	orr.w	r2, r3, #16
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b414:	68b8      	ldr	r0, [r7, #8]
 800b416:	f7ff ff49 	bl	800b2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b41a:	bf00      	nop
 800b41c:	3710      	adds	r7, #16
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}

0800b422 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b422:	b580      	push	{r7, lr}
 800b424:	b090      	sub	sp, #64	; 0x40
 800b426:	af00      	add	r7, sp, #0
 800b428:	60f8      	str	r0, [r7, #12]
 800b42a:	60b9      	str	r1, [r7, #8]
 800b42c:	603b      	str	r3, [r7, #0]
 800b42e:	4613      	mov	r3, r2
 800b430:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b432:	e050      	b.n	800b4d6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b43a:	d04c      	beq.n	800b4d6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b43c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d007      	beq.n	800b452 <UART_WaitOnFlagUntilTimeout+0x30>
 800b442:	f7fb fa75 	bl	8006930 <HAL_GetTick>
 800b446:	4602      	mov	r2, r0
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	1ad3      	subs	r3, r2, r3
 800b44c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b44e:	429a      	cmp	r2, r3
 800b450:	d241      	bcs.n	800b4d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	330c      	adds	r3, #12
 800b458:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b45c:	e853 3f00 	ldrex	r3, [r3]
 800b460:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b464:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b468:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	330c      	adds	r3, #12
 800b470:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b472:	637a      	str	r2, [r7, #52]	; 0x34
 800b474:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b476:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b478:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b47a:	e841 2300 	strex	r3, r2, [r1]
 800b47e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b482:	2b00      	cmp	r3, #0
 800b484:	d1e5      	bne.n	800b452 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	3314      	adds	r3, #20
 800b48c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	e853 3f00 	ldrex	r3, [r3]
 800b494:	613b      	str	r3, [r7, #16]
   return(result);
 800b496:	693b      	ldr	r3, [r7, #16]
 800b498:	f023 0301 	bic.w	r3, r3, #1
 800b49c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	3314      	adds	r3, #20
 800b4a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b4a6:	623a      	str	r2, [r7, #32]
 800b4a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4aa:	69f9      	ldr	r1, [r7, #28]
 800b4ac:	6a3a      	ldr	r2, [r7, #32]
 800b4ae:	e841 2300 	strex	r3, r2, [r1]
 800b4b2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b4b4:	69bb      	ldr	r3, [r7, #24]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d1e5      	bne.n	800b486 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2220      	movs	r2, #32
 800b4be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	2220      	movs	r2, #32
 800b4c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b4d2:	2303      	movs	r3, #3
 800b4d4:	e00f      	b.n	800b4f6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	681a      	ldr	r2, [r3, #0]
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	4013      	ands	r3, r2
 800b4e0:	68ba      	ldr	r2, [r7, #8]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	bf0c      	ite	eq
 800b4e6:	2301      	moveq	r3, #1
 800b4e8:	2300      	movne	r3, #0
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	79fb      	ldrb	r3, [r7, #7]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d09f      	beq.n	800b434 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3740      	adds	r7, #64	; 0x40
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}

0800b4fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b4fe:	b480      	push	{r7}
 800b500:	b085      	sub	sp, #20
 800b502:	af00      	add	r7, sp, #0
 800b504:	60f8      	str	r0, [r7, #12]
 800b506:	60b9      	str	r1, [r7, #8]
 800b508:	4613      	mov	r3, r2
 800b50a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	68ba      	ldr	r2, [r7, #8]
 800b510:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	88fa      	ldrh	r2, [r7, #6]
 800b516:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	88fa      	ldrh	r2, [r7, #6]
 800b51c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2200      	movs	r2, #0
 800b522:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2222      	movs	r2, #34	; 0x22
 800b528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	691b      	ldr	r3, [r3, #16]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d007      	beq.n	800b54c <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	68da      	ldr	r2, [r3, #12]
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b54a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	695a      	ldr	r2, [r3, #20]
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f042 0201 	orr.w	r2, r2, #1
 800b55a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	68da      	ldr	r2, [r3, #12]
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f042 0220 	orr.w	r2, r2, #32
 800b56a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b56c:	2300      	movs	r3, #0
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3714      	adds	r7, #20
 800b572:	46bd      	mov	sp, r7
 800b574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b578:	4770      	bx	lr

0800b57a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b57a:	b480      	push	{r7}
 800b57c:	b089      	sub	sp, #36	; 0x24
 800b57e:	af00      	add	r7, sp, #0
 800b580:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	330c      	adds	r3, #12
 800b588:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	e853 3f00 	ldrex	r3, [r3]
 800b590:	60bb      	str	r3, [r7, #8]
   return(result);
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b598:	61fb      	str	r3, [r7, #28]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	330c      	adds	r3, #12
 800b5a0:	69fa      	ldr	r2, [r7, #28]
 800b5a2:	61ba      	str	r2, [r7, #24]
 800b5a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a6:	6979      	ldr	r1, [r7, #20]
 800b5a8:	69ba      	ldr	r2, [r7, #24]
 800b5aa:	e841 2300 	strex	r3, r2, [r1]
 800b5ae:	613b      	str	r3, [r7, #16]
   return(result);
 800b5b0:	693b      	ldr	r3, [r7, #16]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d1e5      	bne.n	800b582 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2220      	movs	r2, #32
 800b5ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b5be:	bf00      	nop
 800b5c0:	3724      	adds	r7, #36	; 0x24
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c8:	4770      	bx	lr

0800b5ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b5ca:	b480      	push	{r7}
 800b5cc:	b095      	sub	sp, #84	; 0x54
 800b5ce:	af00      	add	r7, sp, #0
 800b5d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	330c      	adds	r3, #12
 800b5d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5dc:	e853 3f00 	ldrex	r3, [r3]
 800b5e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b5e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	330c      	adds	r3, #12
 800b5f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b5f2:	643a      	str	r2, [r7, #64]	; 0x40
 800b5f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b5f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b5fa:	e841 2300 	strex	r3, r2, [r1]
 800b5fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b602:	2b00      	cmp	r3, #0
 800b604:	d1e5      	bne.n	800b5d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	3314      	adds	r3, #20
 800b60c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b60e:	6a3b      	ldr	r3, [r7, #32]
 800b610:	e853 3f00 	ldrex	r3, [r3]
 800b614:	61fb      	str	r3, [r7, #28]
   return(result);
 800b616:	69fb      	ldr	r3, [r7, #28]
 800b618:	f023 0301 	bic.w	r3, r3, #1
 800b61c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	3314      	adds	r3, #20
 800b624:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b626:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b628:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b62a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b62c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b62e:	e841 2300 	strex	r3, r2, [r1]
 800b632:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b636:	2b00      	cmp	r3, #0
 800b638:	d1e5      	bne.n	800b606 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b63e:	2b01      	cmp	r3, #1
 800b640:	d119      	bne.n	800b676 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	330c      	adds	r3, #12
 800b648:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	e853 3f00 	ldrex	r3, [r3]
 800b650:	60bb      	str	r3, [r7, #8]
   return(result);
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	f023 0310 	bic.w	r3, r3, #16
 800b658:	647b      	str	r3, [r7, #68]	; 0x44
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	330c      	adds	r3, #12
 800b660:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b662:	61ba      	str	r2, [r7, #24]
 800b664:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b666:	6979      	ldr	r1, [r7, #20]
 800b668:	69ba      	ldr	r2, [r7, #24]
 800b66a:	e841 2300 	strex	r3, r2, [r1]
 800b66e:	613b      	str	r3, [r7, #16]
   return(result);
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d1e5      	bne.n	800b642 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2220      	movs	r2, #32
 800b67a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2200      	movs	r2, #0
 800b682:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b684:	bf00      	nop
 800b686:	3754      	adds	r7, #84	; 0x54
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr

0800b690 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b084      	sub	sp, #16
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b69c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6aa:	68f8      	ldr	r0, [r7, #12]
 800b6ac:	f7ff fdfe 	bl	800b2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6b0:	bf00      	nop
 800b6b2:	3710      	adds	r7, #16
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b085      	sub	sp, #20
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	2b21      	cmp	r3, #33	; 0x21
 800b6ca:	d13e      	bne.n	800b74a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	689b      	ldr	r3, [r3, #8]
 800b6d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6d4:	d114      	bne.n	800b700 <UART_Transmit_IT+0x48>
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	691b      	ldr	r3, [r3, #16]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d110      	bne.n	800b700 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6a1b      	ldr	r3, [r3, #32]
 800b6e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	881b      	ldrh	r3, [r3, #0]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b6f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	6a1b      	ldr	r3, [r3, #32]
 800b6f8:	1c9a      	adds	r2, r3, #2
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	621a      	str	r2, [r3, #32]
 800b6fe:	e008      	b.n	800b712 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6a1b      	ldr	r3, [r3, #32]
 800b704:	1c59      	adds	r1, r3, #1
 800b706:	687a      	ldr	r2, [r7, #4]
 800b708:	6211      	str	r1, [r2, #32]
 800b70a:	781a      	ldrb	r2, [r3, #0]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b716:	b29b      	uxth	r3, r3
 800b718:	3b01      	subs	r3, #1
 800b71a:	b29b      	uxth	r3, r3
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	4619      	mov	r1, r3
 800b720:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b722:	2b00      	cmp	r3, #0
 800b724:	d10f      	bne.n	800b746 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	68da      	ldr	r2, [r3, #12]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b734:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	68da      	ldr	r2, [r3, #12]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b744:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b746:	2300      	movs	r3, #0
 800b748:	e000      	b.n	800b74c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b74a:	2302      	movs	r3, #2
  }
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3714      	adds	r7, #20
 800b750:	46bd      	mov	sp, r7
 800b752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b756:	4770      	bx	lr

0800b758 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b082      	sub	sp, #8
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	68da      	ldr	r2, [r3, #12]
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b76e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2220      	movs	r2, #32
 800b774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f7ff fd83 	bl	800b284 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b77e:	2300      	movs	r3, #0
}
 800b780:	4618      	mov	r0, r3
 800b782:	3708      	adds	r7, #8
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b08c      	sub	sp, #48	; 0x30
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b796:	b2db      	uxtb	r3, r3
 800b798:	2b22      	cmp	r3, #34	; 0x22
 800b79a:	f040 80ab 	bne.w	800b8f4 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	689b      	ldr	r3, [r3, #8]
 800b7a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7a6:	d117      	bne.n	800b7d8 <UART_Receive_IT+0x50>
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	691b      	ldr	r3, [r3, #16]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d113      	bne.n	800b7d8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7b8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	b29b      	uxth	r3, r3
 800b7c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7c6:	b29a      	uxth	r2, r3
 800b7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7d0:	1c9a      	adds	r2, r3, #2
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	629a      	str	r2, [r3, #40]	; 0x28
 800b7d6:	e026      	b.n	800b826 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7ea:	d007      	beq.n	800b7fc <UART_Receive_IT+0x74>
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d10a      	bne.n	800b80a <UART_Receive_IT+0x82>
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	691b      	ldr	r3, [r3, #16]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d106      	bne.n	800b80a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	685b      	ldr	r3, [r3, #4]
 800b802:	b2da      	uxtb	r2, r3
 800b804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b806:	701a      	strb	r2, [r3, #0]
 800b808:	e008      	b.n	800b81c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	b2db      	uxtb	r3, r3
 800b812:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b816:	b2da      	uxtb	r2, r3
 800b818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b81a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b820:	1c5a      	adds	r2, r3, #1
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b82a:	b29b      	uxth	r3, r3
 800b82c:	3b01      	subs	r3, #1
 800b82e:	b29b      	uxth	r3, r3
 800b830:	687a      	ldr	r2, [r7, #4]
 800b832:	4619      	mov	r1, r3
 800b834:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b836:	2b00      	cmp	r3, #0
 800b838:	d15a      	bne.n	800b8f0 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	68da      	ldr	r2, [r3, #12]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f022 0220 	bic.w	r2, r2, #32
 800b848:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	68da      	ldr	r2, [r3, #12]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b858:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	695a      	ldr	r2, [r3, #20]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f022 0201 	bic.w	r2, r2, #1
 800b868:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2220      	movs	r2, #32
 800b86e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b876:	2b01      	cmp	r3, #1
 800b878:	d135      	bne.n	800b8e6 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2200      	movs	r2, #0
 800b87e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	330c      	adds	r3, #12
 800b886:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	e853 3f00 	ldrex	r3, [r3]
 800b88e:	613b      	str	r3, [r7, #16]
   return(result);
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	f023 0310 	bic.w	r3, r3, #16
 800b896:	627b      	str	r3, [r7, #36]	; 0x24
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	330c      	adds	r3, #12
 800b89e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8a0:	623a      	str	r2, [r7, #32]
 800b8a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8a4:	69f9      	ldr	r1, [r7, #28]
 800b8a6:	6a3a      	ldr	r2, [r7, #32]
 800b8a8:	e841 2300 	strex	r3, r2, [r1]
 800b8ac:	61bb      	str	r3, [r7, #24]
   return(result);
 800b8ae:	69bb      	ldr	r3, [r7, #24]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d1e5      	bne.n	800b880 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f003 0310 	and.w	r3, r3, #16
 800b8be:	2b10      	cmp	r3, #16
 800b8c0:	d10a      	bne.n	800b8d8 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	60fb      	str	r3, [r7, #12]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	60fb      	str	r3, [r7, #12]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	60fb      	str	r3, [r7, #12]
 800b8d6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b8dc:	4619      	mov	r1, r3
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f7ff fcee 	bl	800b2c0 <HAL_UARTEx_RxEventCallback>
 800b8e4:	e002      	b.n	800b8ec <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f7f9 ff58 	bl	800579c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	e002      	b.n	800b8f6 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	e000      	b.n	800b8f6 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b8f4:	2302      	movs	r3, #2
  }
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3730      	adds	r7, #48	; 0x30
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
	...

0800b900 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b904:	b0c0      	sub	sp, #256	; 0x100
 800b906:	af00      	add	r7, sp, #0
 800b908:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b90c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	691b      	ldr	r3, [r3, #16]
 800b914:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b91c:	68d9      	ldr	r1, [r3, #12]
 800b91e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b922:	681a      	ldr	r2, [r3, #0]
 800b924:	ea40 0301 	orr.w	r3, r0, r1
 800b928:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b92a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b92e:	689a      	ldr	r2, [r3, #8]
 800b930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b934:	691b      	ldr	r3, [r3, #16]
 800b936:	431a      	orrs	r2, r3
 800b938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b93c:	695b      	ldr	r3, [r3, #20]
 800b93e:	431a      	orrs	r2, r3
 800b940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b944:	69db      	ldr	r3, [r3, #28]
 800b946:	4313      	orrs	r3, r2
 800b948:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b94c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	68db      	ldr	r3, [r3, #12]
 800b954:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b958:	f021 010c 	bic.w	r1, r1, #12
 800b95c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b960:	681a      	ldr	r2, [r3, #0]
 800b962:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b966:	430b      	orrs	r3, r1
 800b968:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b96a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	695b      	ldr	r3, [r3, #20]
 800b972:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b97a:	6999      	ldr	r1, [r3, #24]
 800b97c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b980:	681a      	ldr	r2, [r3, #0]
 800b982:	ea40 0301 	orr.w	r3, r0, r1
 800b986:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	4b8f      	ldr	r3, [pc, #572]	; (800bbcc <UART_SetConfig+0x2cc>)
 800b990:	429a      	cmp	r2, r3
 800b992:	d005      	beq.n	800b9a0 <UART_SetConfig+0xa0>
 800b994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	4b8d      	ldr	r3, [pc, #564]	; (800bbd0 <UART_SetConfig+0x2d0>)
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d104      	bne.n	800b9aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b9a0:	f7fd f9e8 	bl	8008d74 <HAL_RCC_GetPCLK2Freq>
 800b9a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b9a8:	e003      	b.n	800b9b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b9aa:	f7fd f9cf 	bl	8008d4c <HAL_RCC_GetPCLK1Freq>
 800b9ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9b6:	69db      	ldr	r3, [r3, #28]
 800b9b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9bc:	f040 810c 	bne.w	800bbd8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b9c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b9ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b9ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b9d2:	4622      	mov	r2, r4
 800b9d4:	462b      	mov	r3, r5
 800b9d6:	1891      	adds	r1, r2, r2
 800b9d8:	65b9      	str	r1, [r7, #88]	; 0x58
 800b9da:	415b      	adcs	r3, r3
 800b9dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b9de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b9e2:	4621      	mov	r1, r4
 800b9e4:	eb12 0801 	adds.w	r8, r2, r1
 800b9e8:	4629      	mov	r1, r5
 800b9ea:	eb43 0901 	adc.w	r9, r3, r1
 800b9ee:	f04f 0200 	mov.w	r2, #0
 800b9f2:	f04f 0300 	mov.w	r3, #0
 800b9f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b9fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b9fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ba02:	4690      	mov	r8, r2
 800ba04:	4699      	mov	r9, r3
 800ba06:	4623      	mov	r3, r4
 800ba08:	eb18 0303 	adds.w	r3, r8, r3
 800ba0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ba10:	462b      	mov	r3, r5
 800ba12:	eb49 0303 	adc.w	r3, r9, r3
 800ba16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ba1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	2200      	movs	r2, #0
 800ba22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ba26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ba2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ba2e:	460b      	mov	r3, r1
 800ba30:	18db      	adds	r3, r3, r3
 800ba32:	653b      	str	r3, [r7, #80]	; 0x50
 800ba34:	4613      	mov	r3, r2
 800ba36:	eb42 0303 	adc.w	r3, r2, r3
 800ba3a:	657b      	str	r3, [r7, #84]	; 0x54
 800ba3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ba40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ba44:	f7f5 f8b0 	bl	8000ba8 <__aeabi_uldivmod>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	460b      	mov	r3, r1
 800ba4c:	4b61      	ldr	r3, [pc, #388]	; (800bbd4 <UART_SetConfig+0x2d4>)
 800ba4e:	fba3 2302 	umull	r2, r3, r3, r2
 800ba52:	095b      	lsrs	r3, r3, #5
 800ba54:	011c      	lsls	r4, r3, #4
 800ba56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ba60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ba64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ba68:	4642      	mov	r2, r8
 800ba6a:	464b      	mov	r3, r9
 800ba6c:	1891      	adds	r1, r2, r2
 800ba6e:	64b9      	str	r1, [r7, #72]	; 0x48
 800ba70:	415b      	adcs	r3, r3
 800ba72:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ba78:	4641      	mov	r1, r8
 800ba7a:	eb12 0a01 	adds.w	sl, r2, r1
 800ba7e:	4649      	mov	r1, r9
 800ba80:	eb43 0b01 	adc.w	fp, r3, r1
 800ba84:	f04f 0200 	mov.w	r2, #0
 800ba88:	f04f 0300 	mov.w	r3, #0
 800ba8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ba90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ba94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ba98:	4692      	mov	sl, r2
 800ba9a:	469b      	mov	fp, r3
 800ba9c:	4643      	mov	r3, r8
 800ba9e:	eb1a 0303 	adds.w	r3, sl, r3
 800baa2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800baa6:	464b      	mov	r3, r9
 800baa8:	eb4b 0303 	adc.w	r3, fp, r3
 800baac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bab4:	685b      	ldr	r3, [r3, #4]
 800bab6:	2200      	movs	r2, #0
 800bab8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800babc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800bac0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bac4:	460b      	mov	r3, r1
 800bac6:	18db      	adds	r3, r3, r3
 800bac8:	643b      	str	r3, [r7, #64]	; 0x40
 800baca:	4613      	mov	r3, r2
 800bacc:	eb42 0303 	adc.w	r3, r2, r3
 800bad0:	647b      	str	r3, [r7, #68]	; 0x44
 800bad2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bad6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800bada:	f7f5 f865 	bl	8000ba8 <__aeabi_uldivmod>
 800bade:	4602      	mov	r2, r0
 800bae0:	460b      	mov	r3, r1
 800bae2:	4611      	mov	r1, r2
 800bae4:	4b3b      	ldr	r3, [pc, #236]	; (800bbd4 <UART_SetConfig+0x2d4>)
 800bae6:	fba3 2301 	umull	r2, r3, r3, r1
 800baea:	095b      	lsrs	r3, r3, #5
 800baec:	2264      	movs	r2, #100	; 0x64
 800baee:	fb02 f303 	mul.w	r3, r2, r3
 800baf2:	1acb      	subs	r3, r1, r3
 800baf4:	00db      	lsls	r3, r3, #3
 800baf6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800bafa:	4b36      	ldr	r3, [pc, #216]	; (800bbd4 <UART_SetConfig+0x2d4>)
 800bafc:	fba3 2302 	umull	r2, r3, r3, r2
 800bb00:	095b      	lsrs	r3, r3, #5
 800bb02:	005b      	lsls	r3, r3, #1
 800bb04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bb08:	441c      	add	r4, r3
 800bb0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb0e:	2200      	movs	r2, #0
 800bb10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bb14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800bb18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800bb1c:	4642      	mov	r2, r8
 800bb1e:	464b      	mov	r3, r9
 800bb20:	1891      	adds	r1, r2, r2
 800bb22:	63b9      	str	r1, [r7, #56]	; 0x38
 800bb24:	415b      	adcs	r3, r3
 800bb26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800bb2c:	4641      	mov	r1, r8
 800bb2e:	1851      	adds	r1, r2, r1
 800bb30:	6339      	str	r1, [r7, #48]	; 0x30
 800bb32:	4649      	mov	r1, r9
 800bb34:	414b      	adcs	r3, r1
 800bb36:	637b      	str	r3, [r7, #52]	; 0x34
 800bb38:	f04f 0200 	mov.w	r2, #0
 800bb3c:	f04f 0300 	mov.w	r3, #0
 800bb40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800bb44:	4659      	mov	r1, fp
 800bb46:	00cb      	lsls	r3, r1, #3
 800bb48:	4651      	mov	r1, sl
 800bb4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bb4e:	4651      	mov	r1, sl
 800bb50:	00ca      	lsls	r2, r1, #3
 800bb52:	4610      	mov	r0, r2
 800bb54:	4619      	mov	r1, r3
 800bb56:	4603      	mov	r3, r0
 800bb58:	4642      	mov	r2, r8
 800bb5a:	189b      	adds	r3, r3, r2
 800bb5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bb60:	464b      	mov	r3, r9
 800bb62:	460a      	mov	r2, r1
 800bb64:	eb42 0303 	adc.w	r3, r2, r3
 800bb68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bb6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb70:	685b      	ldr	r3, [r3, #4]
 800bb72:	2200      	movs	r2, #0
 800bb74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bb78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800bb7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800bb80:	460b      	mov	r3, r1
 800bb82:	18db      	adds	r3, r3, r3
 800bb84:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb86:	4613      	mov	r3, r2
 800bb88:	eb42 0303 	adc.w	r3, r2, r3
 800bb8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bb8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bb92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800bb96:	f7f5 f807 	bl	8000ba8 <__aeabi_uldivmod>
 800bb9a:	4602      	mov	r2, r0
 800bb9c:	460b      	mov	r3, r1
 800bb9e:	4b0d      	ldr	r3, [pc, #52]	; (800bbd4 <UART_SetConfig+0x2d4>)
 800bba0:	fba3 1302 	umull	r1, r3, r3, r2
 800bba4:	095b      	lsrs	r3, r3, #5
 800bba6:	2164      	movs	r1, #100	; 0x64
 800bba8:	fb01 f303 	mul.w	r3, r1, r3
 800bbac:	1ad3      	subs	r3, r2, r3
 800bbae:	00db      	lsls	r3, r3, #3
 800bbb0:	3332      	adds	r3, #50	; 0x32
 800bbb2:	4a08      	ldr	r2, [pc, #32]	; (800bbd4 <UART_SetConfig+0x2d4>)
 800bbb4:	fba2 2303 	umull	r2, r3, r2, r3
 800bbb8:	095b      	lsrs	r3, r3, #5
 800bbba:	f003 0207 	and.w	r2, r3, #7
 800bbbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	4422      	add	r2, r4
 800bbc6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bbc8:	e105      	b.n	800bdd6 <UART_SetConfig+0x4d6>
 800bbca:	bf00      	nop
 800bbcc:	40011000 	.word	0x40011000
 800bbd0:	40011400 	.word	0x40011400
 800bbd4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bbd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bbdc:	2200      	movs	r2, #0
 800bbde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bbe2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800bbe6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800bbea:	4642      	mov	r2, r8
 800bbec:	464b      	mov	r3, r9
 800bbee:	1891      	adds	r1, r2, r2
 800bbf0:	6239      	str	r1, [r7, #32]
 800bbf2:	415b      	adcs	r3, r3
 800bbf4:	627b      	str	r3, [r7, #36]	; 0x24
 800bbf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bbfa:	4641      	mov	r1, r8
 800bbfc:	1854      	adds	r4, r2, r1
 800bbfe:	4649      	mov	r1, r9
 800bc00:	eb43 0501 	adc.w	r5, r3, r1
 800bc04:	f04f 0200 	mov.w	r2, #0
 800bc08:	f04f 0300 	mov.w	r3, #0
 800bc0c:	00eb      	lsls	r3, r5, #3
 800bc0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bc12:	00e2      	lsls	r2, r4, #3
 800bc14:	4614      	mov	r4, r2
 800bc16:	461d      	mov	r5, r3
 800bc18:	4643      	mov	r3, r8
 800bc1a:	18e3      	adds	r3, r4, r3
 800bc1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bc20:	464b      	mov	r3, r9
 800bc22:	eb45 0303 	adc.w	r3, r5, r3
 800bc26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bc2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	2200      	movs	r2, #0
 800bc32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bc36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bc3a:	f04f 0200 	mov.w	r2, #0
 800bc3e:	f04f 0300 	mov.w	r3, #0
 800bc42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800bc46:	4629      	mov	r1, r5
 800bc48:	008b      	lsls	r3, r1, #2
 800bc4a:	4621      	mov	r1, r4
 800bc4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bc50:	4621      	mov	r1, r4
 800bc52:	008a      	lsls	r2, r1, #2
 800bc54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bc58:	f7f4 ffa6 	bl	8000ba8 <__aeabi_uldivmod>
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	460b      	mov	r3, r1
 800bc60:	4b60      	ldr	r3, [pc, #384]	; (800bde4 <UART_SetConfig+0x4e4>)
 800bc62:	fba3 2302 	umull	r2, r3, r3, r2
 800bc66:	095b      	lsrs	r3, r3, #5
 800bc68:	011c      	lsls	r4, r3, #4
 800bc6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bc74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bc78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bc7c:	4642      	mov	r2, r8
 800bc7e:	464b      	mov	r3, r9
 800bc80:	1891      	adds	r1, r2, r2
 800bc82:	61b9      	str	r1, [r7, #24]
 800bc84:	415b      	adcs	r3, r3
 800bc86:	61fb      	str	r3, [r7, #28]
 800bc88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bc8c:	4641      	mov	r1, r8
 800bc8e:	1851      	adds	r1, r2, r1
 800bc90:	6139      	str	r1, [r7, #16]
 800bc92:	4649      	mov	r1, r9
 800bc94:	414b      	adcs	r3, r1
 800bc96:	617b      	str	r3, [r7, #20]
 800bc98:	f04f 0200 	mov.w	r2, #0
 800bc9c:	f04f 0300 	mov.w	r3, #0
 800bca0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bca4:	4659      	mov	r1, fp
 800bca6:	00cb      	lsls	r3, r1, #3
 800bca8:	4651      	mov	r1, sl
 800bcaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bcae:	4651      	mov	r1, sl
 800bcb0:	00ca      	lsls	r2, r1, #3
 800bcb2:	4610      	mov	r0, r2
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	4642      	mov	r2, r8
 800bcba:	189b      	adds	r3, r3, r2
 800bcbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bcc0:	464b      	mov	r3, r9
 800bcc2:	460a      	mov	r2, r1
 800bcc4:	eb42 0303 	adc.w	r3, r2, r3
 800bcc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	67bb      	str	r3, [r7, #120]	; 0x78
 800bcd6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bcd8:	f04f 0200 	mov.w	r2, #0
 800bcdc:	f04f 0300 	mov.w	r3, #0
 800bce0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bce4:	4649      	mov	r1, r9
 800bce6:	008b      	lsls	r3, r1, #2
 800bce8:	4641      	mov	r1, r8
 800bcea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bcee:	4641      	mov	r1, r8
 800bcf0:	008a      	lsls	r2, r1, #2
 800bcf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bcf6:	f7f4 ff57 	bl	8000ba8 <__aeabi_uldivmod>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	4b39      	ldr	r3, [pc, #228]	; (800bde4 <UART_SetConfig+0x4e4>)
 800bd00:	fba3 1302 	umull	r1, r3, r3, r2
 800bd04:	095b      	lsrs	r3, r3, #5
 800bd06:	2164      	movs	r1, #100	; 0x64
 800bd08:	fb01 f303 	mul.w	r3, r1, r3
 800bd0c:	1ad3      	subs	r3, r2, r3
 800bd0e:	011b      	lsls	r3, r3, #4
 800bd10:	3332      	adds	r3, #50	; 0x32
 800bd12:	4a34      	ldr	r2, [pc, #208]	; (800bde4 <UART_SetConfig+0x4e4>)
 800bd14:	fba2 2303 	umull	r2, r3, r2, r3
 800bd18:	095b      	lsrs	r3, r3, #5
 800bd1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bd1e:	441c      	add	r4, r3
 800bd20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bd24:	2200      	movs	r2, #0
 800bd26:	673b      	str	r3, [r7, #112]	; 0x70
 800bd28:	677a      	str	r2, [r7, #116]	; 0x74
 800bd2a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bd2e:	4642      	mov	r2, r8
 800bd30:	464b      	mov	r3, r9
 800bd32:	1891      	adds	r1, r2, r2
 800bd34:	60b9      	str	r1, [r7, #8]
 800bd36:	415b      	adcs	r3, r3
 800bd38:	60fb      	str	r3, [r7, #12]
 800bd3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd3e:	4641      	mov	r1, r8
 800bd40:	1851      	adds	r1, r2, r1
 800bd42:	6039      	str	r1, [r7, #0]
 800bd44:	4649      	mov	r1, r9
 800bd46:	414b      	adcs	r3, r1
 800bd48:	607b      	str	r3, [r7, #4]
 800bd4a:	f04f 0200 	mov.w	r2, #0
 800bd4e:	f04f 0300 	mov.w	r3, #0
 800bd52:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bd56:	4659      	mov	r1, fp
 800bd58:	00cb      	lsls	r3, r1, #3
 800bd5a:	4651      	mov	r1, sl
 800bd5c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bd60:	4651      	mov	r1, sl
 800bd62:	00ca      	lsls	r2, r1, #3
 800bd64:	4610      	mov	r0, r2
 800bd66:	4619      	mov	r1, r3
 800bd68:	4603      	mov	r3, r0
 800bd6a:	4642      	mov	r2, r8
 800bd6c:	189b      	adds	r3, r3, r2
 800bd6e:	66bb      	str	r3, [r7, #104]	; 0x68
 800bd70:	464b      	mov	r3, r9
 800bd72:	460a      	mov	r2, r1
 800bd74:	eb42 0303 	adc.w	r3, r2, r3
 800bd78:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bd7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	2200      	movs	r2, #0
 800bd82:	663b      	str	r3, [r7, #96]	; 0x60
 800bd84:	667a      	str	r2, [r7, #100]	; 0x64
 800bd86:	f04f 0200 	mov.w	r2, #0
 800bd8a:	f04f 0300 	mov.w	r3, #0
 800bd8e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bd92:	4649      	mov	r1, r9
 800bd94:	008b      	lsls	r3, r1, #2
 800bd96:	4641      	mov	r1, r8
 800bd98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bd9c:	4641      	mov	r1, r8
 800bd9e:	008a      	lsls	r2, r1, #2
 800bda0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bda4:	f7f4 ff00 	bl	8000ba8 <__aeabi_uldivmod>
 800bda8:	4602      	mov	r2, r0
 800bdaa:	460b      	mov	r3, r1
 800bdac:	4b0d      	ldr	r3, [pc, #52]	; (800bde4 <UART_SetConfig+0x4e4>)
 800bdae:	fba3 1302 	umull	r1, r3, r3, r2
 800bdb2:	095b      	lsrs	r3, r3, #5
 800bdb4:	2164      	movs	r1, #100	; 0x64
 800bdb6:	fb01 f303 	mul.w	r3, r1, r3
 800bdba:	1ad3      	subs	r3, r2, r3
 800bdbc:	011b      	lsls	r3, r3, #4
 800bdbe:	3332      	adds	r3, #50	; 0x32
 800bdc0:	4a08      	ldr	r2, [pc, #32]	; (800bde4 <UART_SetConfig+0x4e4>)
 800bdc2:	fba2 2303 	umull	r2, r3, r2, r3
 800bdc6:	095b      	lsrs	r3, r3, #5
 800bdc8:	f003 020f 	and.w	r2, r3, #15
 800bdcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	4422      	add	r2, r4
 800bdd4:	609a      	str	r2, [r3, #8]
}
 800bdd6:	bf00      	nop
 800bdd8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bddc:	46bd      	mov	sp, r7
 800bdde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bde2:	bf00      	nop
 800bde4:	51eb851f 	.word	0x51eb851f

0800bde8 <__NVIC_SetPriority>:
{
 800bde8:	b480      	push	{r7}
 800bdea:	b083      	sub	sp, #12
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	4603      	mov	r3, r0
 800bdf0:	6039      	str	r1, [r7, #0]
 800bdf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bdf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	db0a      	blt.n	800be12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	b2da      	uxtb	r2, r3
 800be00:	490c      	ldr	r1, [pc, #48]	; (800be34 <__NVIC_SetPriority+0x4c>)
 800be02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800be06:	0112      	lsls	r2, r2, #4
 800be08:	b2d2      	uxtb	r2, r2
 800be0a:	440b      	add	r3, r1
 800be0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800be10:	e00a      	b.n	800be28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	b2da      	uxtb	r2, r3
 800be16:	4908      	ldr	r1, [pc, #32]	; (800be38 <__NVIC_SetPriority+0x50>)
 800be18:	79fb      	ldrb	r3, [r7, #7]
 800be1a:	f003 030f 	and.w	r3, r3, #15
 800be1e:	3b04      	subs	r3, #4
 800be20:	0112      	lsls	r2, r2, #4
 800be22:	b2d2      	uxtb	r2, r2
 800be24:	440b      	add	r3, r1
 800be26:	761a      	strb	r2, [r3, #24]
}
 800be28:	bf00      	nop
 800be2a:	370c      	adds	r7, #12
 800be2c:	46bd      	mov	sp, r7
 800be2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be32:	4770      	bx	lr
 800be34:	e000e100 	.word	0xe000e100
 800be38:	e000ed00 	.word	0xe000ed00

0800be3c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800be3c:	b580      	push	{r7, lr}
 800be3e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800be40:	4b05      	ldr	r3, [pc, #20]	; (800be58 <SysTick_Handler+0x1c>)
 800be42:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800be44:	f002 fc1e 	bl	800e684 <xTaskGetSchedulerState>
 800be48:	4603      	mov	r3, r0
 800be4a:	2b01      	cmp	r3, #1
 800be4c:	d001      	beq.n	800be52 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800be4e:	f003 fdc3 	bl	800f9d8 <xPortSysTickHandler>
  }
}
 800be52:	bf00      	nop
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	e000e010 	.word	0xe000e010

0800be5c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800be5c:	b580      	push	{r7, lr}
 800be5e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800be60:	2100      	movs	r1, #0
 800be62:	f06f 0004 	mvn.w	r0, #4
 800be66:	f7ff ffbf 	bl	800bde8 <__NVIC_SetPriority>
#endif
}
 800be6a:	bf00      	nop
 800be6c:	bd80      	pop	{r7, pc}
	...

0800be70 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800be70:	b480      	push	{r7}
 800be72:	b083      	sub	sp, #12
 800be74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be76:	f3ef 8305 	mrs	r3, IPSR
 800be7a:	603b      	str	r3, [r7, #0]
  return(result);
 800be7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d003      	beq.n	800be8a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800be82:	f06f 0305 	mvn.w	r3, #5
 800be86:	607b      	str	r3, [r7, #4]
 800be88:	e00c      	b.n	800bea4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800be8a:	4b0a      	ldr	r3, [pc, #40]	; (800beb4 <osKernelInitialize+0x44>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d105      	bne.n	800be9e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800be92:	4b08      	ldr	r3, [pc, #32]	; (800beb4 <osKernelInitialize+0x44>)
 800be94:	2201      	movs	r2, #1
 800be96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800be98:	2300      	movs	r3, #0
 800be9a:	607b      	str	r3, [r7, #4]
 800be9c:	e002      	b.n	800bea4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800be9e:	f04f 33ff 	mov.w	r3, #4294967295
 800bea2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bea4:	687b      	ldr	r3, [r7, #4]
}
 800bea6:	4618      	mov	r0, r3
 800bea8:	370c      	adds	r7, #12
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr
 800beb2:	bf00      	nop
 800beb4:	2000114c 	.word	0x2000114c

0800beb8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800beb8:	b580      	push	{r7, lr}
 800beba:	b082      	sub	sp, #8
 800bebc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bebe:	f3ef 8305 	mrs	r3, IPSR
 800bec2:	603b      	str	r3, [r7, #0]
  return(result);
 800bec4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d003      	beq.n	800bed2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800beca:	f06f 0305 	mvn.w	r3, #5
 800bece:	607b      	str	r3, [r7, #4]
 800bed0:	e010      	b.n	800bef4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800bed2:	4b0b      	ldr	r3, [pc, #44]	; (800bf00 <osKernelStart+0x48>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	2b01      	cmp	r3, #1
 800bed8:	d109      	bne.n	800beee <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800beda:	f7ff ffbf 	bl	800be5c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800bede:	4b08      	ldr	r3, [pc, #32]	; (800bf00 <osKernelStart+0x48>)
 800bee0:	2202      	movs	r2, #2
 800bee2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800bee4:	f001 ff50 	bl	800dd88 <vTaskStartScheduler>
      stat = osOK;
 800bee8:	2300      	movs	r3, #0
 800beea:	607b      	str	r3, [r7, #4]
 800beec:	e002      	b.n	800bef4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800beee:	f04f 33ff 	mov.w	r3, #4294967295
 800bef2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800bef4:	687b      	ldr	r3, [r7, #4]
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3708      	adds	r7, #8
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	2000114c 	.word	0x2000114c

0800bf04 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf0a:	f3ef 8305 	mrs	r3, IPSR
 800bf0e:	603b      	str	r3, [r7, #0]
  return(result);
 800bf10:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d003      	beq.n	800bf1e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800bf16:	f002 f863 	bl	800dfe0 <xTaskGetTickCountFromISR>
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	e002      	b.n	800bf24 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800bf1e:	f002 f84f 	bl	800dfc0 <xTaskGetTickCount>
 800bf22:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800bf24:	687b      	ldr	r3, [r7, #4]
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3708      	adds	r7, #8
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}

0800bf2e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800bf2e:	b580      	push	{r7, lr}
 800bf30:	b08e      	sub	sp, #56	; 0x38
 800bf32:	af04      	add	r7, sp, #16
 800bf34:	60f8      	str	r0, [r7, #12]
 800bf36:	60b9      	str	r1, [r7, #8]
 800bf38:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf3e:	f3ef 8305 	mrs	r3, IPSR
 800bf42:	617b      	str	r3, [r7, #20]
  return(result);
 800bf44:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d17e      	bne.n	800c048 <osThreadNew+0x11a>
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d07b      	beq.n	800c048 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800bf50:	2380      	movs	r3, #128	; 0x80
 800bf52:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800bf54:	2318      	movs	r3, #24
 800bf56:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800bf5c:	f04f 33ff 	mov.w	r3, #4294967295
 800bf60:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d045      	beq.n	800bff4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d002      	beq.n	800bf76 <osThreadNew+0x48>
        name = attr->name;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	699b      	ldr	r3, [r3, #24]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d002      	beq.n	800bf84 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	699b      	ldr	r3, [r3, #24]
 800bf82:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800bf84:	69fb      	ldr	r3, [r7, #28]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d008      	beq.n	800bf9c <osThreadNew+0x6e>
 800bf8a:	69fb      	ldr	r3, [r7, #28]
 800bf8c:	2b38      	cmp	r3, #56	; 0x38
 800bf8e:	d805      	bhi.n	800bf9c <osThreadNew+0x6e>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	685b      	ldr	r3, [r3, #4]
 800bf94:	f003 0301 	and.w	r3, r3, #1
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d001      	beq.n	800bfa0 <osThreadNew+0x72>
        return (NULL);
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	e054      	b.n	800c04a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	695b      	ldr	r3, [r3, #20]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d003      	beq.n	800bfb0 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	695b      	ldr	r3, [r3, #20]
 800bfac:	089b      	lsrs	r3, r3, #2
 800bfae:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	689b      	ldr	r3, [r3, #8]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d00e      	beq.n	800bfd6 <osThreadNew+0xa8>
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	68db      	ldr	r3, [r3, #12]
 800bfbc:	2bbb      	cmp	r3, #187	; 0xbb
 800bfbe:	d90a      	bls.n	800bfd6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d006      	beq.n	800bfd6 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	695b      	ldr	r3, [r3, #20]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <osThreadNew+0xa8>
        mem = 1;
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	61bb      	str	r3, [r7, #24]
 800bfd4:	e010      	b.n	800bff8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	689b      	ldr	r3, [r3, #8]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d10c      	bne.n	800bff8 <osThreadNew+0xca>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	68db      	ldr	r3, [r3, #12]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d108      	bne.n	800bff8 <osThreadNew+0xca>
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	691b      	ldr	r3, [r3, #16]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d104      	bne.n	800bff8 <osThreadNew+0xca>
          mem = 0;
 800bfee:	2300      	movs	r3, #0
 800bff0:	61bb      	str	r3, [r7, #24]
 800bff2:	e001      	b.n	800bff8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800bff4:	2300      	movs	r3, #0
 800bff6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bff8:	69bb      	ldr	r3, [r7, #24]
 800bffa:	2b01      	cmp	r3, #1
 800bffc:	d110      	bne.n	800c020 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c002:	687a      	ldr	r2, [r7, #4]
 800c004:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c006:	9202      	str	r2, [sp, #8]
 800c008:	9301      	str	r3, [sp, #4]
 800c00a:	69fb      	ldr	r3, [r7, #28]
 800c00c:	9300      	str	r3, [sp, #0]
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	6a3a      	ldr	r2, [r7, #32]
 800c012:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c014:	68f8      	ldr	r0, [r7, #12]
 800c016:	f001 fc4d 	bl	800d8b4 <xTaskCreateStatic>
 800c01a:	4603      	mov	r3, r0
 800c01c:	613b      	str	r3, [r7, #16]
 800c01e:	e013      	b.n	800c048 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c020:	69bb      	ldr	r3, [r7, #24]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d110      	bne.n	800c048 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c026:	6a3b      	ldr	r3, [r7, #32]
 800c028:	b29a      	uxth	r2, r3
 800c02a:	f107 0310 	add.w	r3, r7, #16
 800c02e:	9301      	str	r3, [sp, #4]
 800c030:	69fb      	ldr	r3, [r7, #28]
 800c032:	9300      	str	r3, [sp, #0]
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c038:	68f8      	ldr	r0, [r7, #12]
 800c03a:	f001 fc98 	bl	800d96e <xTaskCreate>
 800c03e:	4603      	mov	r3, r0
 800c040:	2b01      	cmp	r3, #1
 800c042:	d001      	beq.n	800c048 <osThreadNew+0x11a>
            hTask = NULL;
 800c044:	2300      	movs	r3, #0
 800c046:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c048:	693b      	ldr	r3, [r7, #16]
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	3728      	adds	r7, #40	; 0x28
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
	...

0800c054 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800c054:	b580      	push	{r7, lr}
 800c056:	b088      	sub	sp, #32
 800c058:	af02      	add	r7, sp, #8
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800c062:	697b      	ldr	r3, [r7, #20]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d002      	beq.n	800c06e <osThreadFlagsSet+0x1a>
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	da03      	bge.n	800c076 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800c06e:	f06f 0303 	mvn.w	r3, #3
 800c072:	60fb      	str	r3, [r7, #12]
 800c074:	e035      	b.n	800c0e2 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800c076:	f04f 33ff 	mov.w	r3, #4294967295
 800c07a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c07c:	f3ef 8305 	mrs	r3, IPSR
 800c080:	613b      	str	r3, [r7, #16]
  return(result);
 800c082:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800c084:	2b00      	cmp	r3, #0
 800c086:	d01f      	beq.n	800c0c8 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800c088:	2300      	movs	r3, #0
 800c08a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800c08c:	f107 0308 	add.w	r3, r7, #8
 800c090:	9300      	str	r3, [sp, #0]
 800c092:	2300      	movs	r3, #0
 800c094:	2201      	movs	r2, #1
 800c096:	6839      	ldr	r1, [r7, #0]
 800c098:	6978      	ldr	r0, [r7, #20]
 800c09a:	f002 fd9b 	bl	800ebd4 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800c09e:	f107 030c 	add.w	r3, r7, #12
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	9200      	str	r2, [sp, #0]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	2100      	movs	r1, #0
 800c0aa:	6978      	ldr	r0, [r7, #20]
 800c0ac:	f002 fd92 	bl	800ebd4 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d015      	beq.n	800c0e2 <osThreadFlagsSet+0x8e>
 800c0b6:	4b0d      	ldr	r3, [pc, #52]	; (800c0ec <osThreadFlagsSet+0x98>)
 800c0b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0bc:	601a      	str	r2, [r3, #0]
 800c0be:	f3bf 8f4f 	dsb	sy
 800c0c2:	f3bf 8f6f 	isb	sy
 800c0c6:	e00c      	b.n	800c0e2 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	6839      	ldr	r1, [r7, #0]
 800c0ce:	6978      	ldr	r0, [r7, #20]
 800c0d0:	f002 fcc2 	bl	800ea58 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800c0d4:	f107 030c 	add.w	r3, r7, #12
 800c0d8:	2200      	movs	r2, #0
 800c0da:	2100      	movs	r1, #0
 800c0dc:	6978      	ldr	r0, [r7, #20]
 800c0de:	f002 fcbb 	bl	800ea58 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800c0e2:	68fb      	ldr	r3, [r7, #12]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3718      	adds	r7, #24
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}
 800c0ec:	e000ed04 	.word	0xe000ed04

0800c0f0 <osThreadFlagsGet>:

  /* Return flags before clearing */
  return (rflags);
}

uint32_t osThreadFlagsGet (void) {
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b084      	sub	sp, #16
 800c0f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c0f6:	f3ef 8305 	mrs	r3, IPSR
 800c0fa:	60bb      	str	r3, [r7, #8]
  return(result);
 800c0fc:	68bb      	ldr	r3, [r7, #8]
  TaskHandle_t hTask;
  uint32_t rflags;

  if (IS_IRQ()) {
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d003      	beq.n	800c10a <osThreadFlagsGet+0x1a>
    rflags = (uint32_t)osErrorISR;
 800c102:	f06f 0305 	mvn.w	r3, #5
 800c106:	607b      	str	r3, [r7, #4]
 800c108:	e00e      	b.n	800c128 <osThreadFlagsGet+0x38>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800c10a:	f002 faab 	bl	800e664 <xTaskGetCurrentTaskHandle>
 800c10e:	60f8      	str	r0, [r7, #12]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags) != pdPASS) {
 800c110:	1d3b      	adds	r3, r7, #4
 800c112:	2200      	movs	r2, #0
 800c114:	2100      	movs	r1, #0
 800c116:	68f8      	ldr	r0, [r7, #12]
 800c118:	f002 fc9e 	bl	800ea58 <xTaskGenericNotify>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d002      	beq.n	800c128 <osThreadFlagsGet+0x38>
      rflags = (uint32_t)osError;
 800c122:	f04f 33ff 	mov.w	r3, #4294967295
 800c126:	607b      	str	r3, [r7, #4]
    }
  }

  return (rflags);
 800c128:	687b      	ldr	r3, [r7, #4]
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3710      	adds	r7, #16
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}

0800c132 <osThreadFlagsWait>:

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800c132:	b580      	push	{r7, lr}
 800c134:	b08c      	sub	sp, #48	; 0x30
 800c136:	af00      	add	r7, sp, #0
 800c138:	60f8      	str	r0, [r7, #12]
 800c13a:	60b9      	str	r1, [r7, #8]
 800c13c:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c13e:	f3ef 8305 	mrs	r3, IPSR
 800c142:	617b      	str	r3, [r7, #20]
  return(result);
 800c144:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800c146:	2b00      	cmp	r3, #0
 800c148:	d003      	beq.n	800c152 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800c14a:	f06f 0305 	mvn.w	r3, #5
 800c14e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c150:	e06b      	b.n	800c22a <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2b00      	cmp	r3, #0
 800c156:	da03      	bge.n	800c160 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800c158:	f06f 0303 	mvn.w	r3, #3
 800c15c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c15e:	e064      	b.n	800c22a <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	f003 0302 	and.w	r3, r3, #2
 800c166:	2b00      	cmp	r3, #0
 800c168:	d002      	beq.n	800c170 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800c16a:	2300      	movs	r3, #0
 800c16c:	62bb      	str	r3, [r7, #40]	; 0x28
 800c16e:	e001      	b.n	800c174 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800c174:	2300      	movs	r3, #0
 800c176:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800c17c:	f001 ff20 	bl	800dfc0 <xTaskGetTickCount>
 800c180:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800c182:	f107 0210 	add.w	r2, r7, #16
 800c186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c188:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c18a:	2000      	movs	r0, #0
 800c18c:	f002 fc04 	bl	800e998 <xTaskNotifyWait>
 800c190:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800c192:	69fb      	ldr	r3, [r7, #28]
 800c194:	2b01      	cmp	r3, #1
 800c196:	d137      	bne.n	800c208 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800c198:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	4013      	ands	r3, r2
 800c19e:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c1a4:	4313      	orrs	r3, r2
 800c1a6:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	f003 0301 	and.w	r3, r3, #1
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d00c      	beq.n	800c1cc <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800c1b2:	68fa      	ldr	r2, [r7, #12]
 800c1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1b6:	4013      	ands	r3, r2
 800c1b8:	68fa      	ldr	r2, [r7, #12]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d032      	beq.n	800c224 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d10f      	bne.n	800c1e4 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800c1c4:	f06f 0302 	mvn.w	r3, #2
 800c1c8:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800c1ca:	e02e      	b.n	800c22a <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800c1cc:	68fa      	ldr	r2, [r7, #12]
 800c1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d0:	4013      	ands	r3, r2
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d128      	bne.n	800c228 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d103      	bne.n	800c1e4 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800c1dc:	f06f 0302 	mvn.w	r3, #2
 800c1e0:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800c1e2:	e022      	b.n	800c22a <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800c1e4:	f001 feec 	bl	800dfc0 <xTaskGetTickCount>
 800c1e8:	4602      	mov	r2, r0
 800c1ea:	6a3b      	ldr	r3, [r7, #32]
 800c1ec:	1ad3      	subs	r3, r2, r3
 800c1ee:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800c1f0:	69ba      	ldr	r2, [r7, #24]
 800c1f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d902      	bls.n	800c1fe <osThreadFlagsWait+0xcc>
          tout  = 0;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	627b      	str	r3, [r7, #36]	; 0x24
 800c1fc:	e00e      	b.n	800c21c <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800c1fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c200:	69bb      	ldr	r3, [r7, #24]
 800c202:	1ad3      	subs	r3, r2, r3
 800c204:	627b      	str	r3, [r7, #36]	; 0x24
 800c206:	e009      	b.n	800c21c <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d103      	bne.n	800c216 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800c20e:	f06f 0302 	mvn.w	r3, #2
 800c212:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c214:	e002      	b.n	800c21c <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800c216:	f06f 0301 	mvn.w	r3, #1
 800c21a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800c21c:	69fb      	ldr	r3, [r7, #28]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d1af      	bne.n	800c182 <osThreadFlagsWait+0x50>
 800c222:	e002      	b.n	800c22a <osThreadFlagsWait+0xf8>
            break;
 800c224:	bf00      	nop
 800c226:	e000      	b.n	800c22a <osThreadFlagsWait+0xf8>
            break;
 800c228:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800c22a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c22c:	4618      	mov	r0, r3
 800c22e:	3730      	adds	r7, #48	; 0x30
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}

0800c234 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c234:	b580      	push	{r7, lr}
 800c236:	b084      	sub	sp, #16
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c23c:	f3ef 8305 	mrs	r3, IPSR
 800c240:	60bb      	str	r3, [r7, #8]
  return(result);
 800c242:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c244:	2b00      	cmp	r3, #0
 800c246:	d003      	beq.n	800c250 <osDelay+0x1c>
    stat = osErrorISR;
 800c248:	f06f 0305 	mvn.w	r3, #5
 800c24c:	60fb      	str	r3, [r7, #12]
 800c24e:	e007      	b.n	800c260 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c250:	2300      	movs	r3, #0
 800c252:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d002      	beq.n	800c260 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f001 fd60 	bl	800dd20 <vTaskDelay>
    }
  }

  return (stat);
 800c260:	68fb      	ldr	r3, [r7, #12]
}
 800c262:	4618      	mov	r0, r3
 800c264:	3710      	adds	r7, #16
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}

0800c26a <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800c26a:	b580      	push	{r7, lr}
 800c26c:	b086      	sub	sp, #24
 800c26e:	af00      	add	r7, sp, #0
 800c270:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c272:	f3ef 8305 	mrs	r3, IPSR
 800c276:	60fb      	str	r3, [r7, #12]
  return(result);
 800c278:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d003      	beq.n	800c286 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800c27e:	f06f 0305 	mvn.w	r3, #5
 800c282:	617b      	str	r3, [r7, #20]
 800c284:	e019      	b.n	800c2ba <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800c286:	2300      	movs	r3, #0
 800c288:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800c28a:	f001 fe99 	bl	800dfc0 <xTaskGetTickCount>
 800c28e:	4603      	mov	r3, r0
 800c290:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	687a      	ldr	r2, [r7, #4]
 800c296:	1ad3      	subs	r3, r2, r3
 800c298:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d009      	beq.n	800c2b4 <osDelayUntil+0x4a>
 800c2a0:	693b      	ldr	r3, [r7, #16]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	db06      	blt.n	800c2b4 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800c2a6:	f107 0308 	add.w	r3, r7, #8
 800c2aa:	6939      	ldr	r1, [r7, #16]
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	f001 fcb9 	bl	800dc24 <vTaskDelayUntil>
 800c2b2:	e002      	b.n	800c2ba <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800c2b4:	f06f 0303 	mvn.w	r3, #3
 800c2b8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c2ba:	697b      	ldr	r3, [r7, #20]
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	3718      	adds	r7, #24
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bd80      	pop	{r7, pc}

0800c2c4 <TimerCallback>:

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b084      	sub	sp, #16
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f003 f9a1 	bl	800f614 <pvTimerGetTimerID>
 800c2d2:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d005      	beq.n	800c2e6 <TimerCallback+0x22>
    callb->func (callb->arg);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	68fa      	ldr	r2, [r7, #12]
 800c2e0:	6852      	ldr	r2, [r2, #4]
 800c2e2:	4610      	mov	r0, r2
 800c2e4:	4798      	blx	r3
  }
}
 800c2e6:	bf00      	nop
 800c2e8:	3710      	adds	r7, #16
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
	...

0800c2f0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b08c      	sub	sp, #48	; 0x30
 800c2f4:	af02      	add	r7, sp, #8
 800c2f6:	60f8      	str	r0, [r7, #12]
 800c2f8:	607a      	str	r2, [r7, #4]
 800c2fa:	603b      	str	r3, [r7, #0]
 800c2fc:	460b      	mov	r3, r1
 800c2fe:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800c300:	2300      	movs	r3, #0
 800c302:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c304:	f3ef 8305 	mrs	r3, IPSR
 800c308:	613b      	str	r3, [r7, #16]
  return(result);
 800c30a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d163      	bne.n	800c3d8 <osTimerNew+0xe8>
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d060      	beq.n	800c3d8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800c316:	2008      	movs	r0, #8
 800c318:	f003 fbee 	bl	800faf8 <pvPortMalloc>
 800c31c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800c31e:	697b      	ldr	r3, [r7, #20]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d059      	beq.n	800c3d8 <osTimerNew+0xe8>
      callb->func = func;
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	68fa      	ldr	r2, [r7, #12]
 800c328:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800c32a:	697b      	ldr	r3, [r7, #20]
 800c32c:	687a      	ldr	r2, [r7, #4]
 800c32e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800c330:	7afb      	ldrb	r3, [r7, #11]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d102      	bne.n	800c33c <osTimerNew+0x4c>
        reload = pdFALSE;
 800c336:	2300      	movs	r3, #0
 800c338:	61fb      	str	r3, [r7, #28]
 800c33a:	e001      	b.n	800c340 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800c33c:	2301      	movs	r3, #1
 800c33e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800c340:	f04f 33ff 	mov.w	r3, #4294967295
 800c344:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800c346:	2300      	movs	r3, #0
 800c348:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d01c      	beq.n	800c38a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d002      	beq.n	800c35e <osTimerNew+0x6e>
          name = attr->name;
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d006      	beq.n	800c374 <osTimerNew+0x84>
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	68db      	ldr	r3, [r3, #12]
 800c36a:	2b2b      	cmp	r3, #43	; 0x2b
 800c36c:	d902      	bls.n	800c374 <osTimerNew+0x84>
          mem = 1;
 800c36e:	2301      	movs	r3, #1
 800c370:	61bb      	str	r3, [r7, #24]
 800c372:	e00c      	b.n	800c38e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	689b      	ldr	r3, [r3, #8]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d108      	bne.n	800c38e <osTimerNew+0x9e>
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	68db      	ldr	r3, [r3, #12]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d104      	bne.n	800c38e <osTimerNew+0x9e>
            mem = 0;
 800c384:	2300      	movs	r3, #0
 800c386:	61bb      	str	r3, [r7, #24]
 800c388:	e001      	b.n	800c38e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800c38a:	2300      	movs	r3, #0
 800c38c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800c38e:	69bb      	ldr	r3, [r7, #24]
 800c390:	2b01      	cmp	r3, #1
 800c392:	d10c      	bne.n	800c3ae <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	689b      	ldr	r3, [r3, #8]
 800c398:	9301      	str	r3, [sp, #4]
 800c39a:	4b12      	ldr	r3, [pc, #72]	; (800c3e4 <osTimerNew+0xf4>)
 800c39c:	9300      	str	r3, [sp, #0]
 800c39e:	697b      	ldr	r3, [r7, #20]
 800c3a0:	69fa      	ldr	r2, [r7, #28]
 800c3a2:	2101      	movs	r1, #1
 800c3a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c3a6:	f002 fdb6 	bl	800ef16 <xTimerCreateStatic>
 800c3aa:	6238      	str	r0, [r7, #32]
 800c3ac:	e00b      	b.n	800c3c6 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800c3ae:	69bb      	ldr	r3, [r7, #24]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d108      	bne.n	800c3c6 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800c3b4:	4b0b      	ldr	r3, [pc, #44]	; (800c3e4 <osTimerNew+0xf4>)
 800c3b6:	9300      	str	r3, [sp, #0]
 800c3b8:	697b      	ldr	r3, [r7, #20]
 800c3ba:	69fa      	ldr	r2, [r7, #28]
 800c3bc:	2101      	movs	r1, #1
 800c3be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c3c0:	f002 fd88 	bl	800eed4 <xTimerCreate>
 800c3c4:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800c3c6:	6a3b      	ldr	r3, [r7, #32]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d105      	bne.n	800c3d8 <osTimerNew+0xe8>
 800c3cc:	697b      	ldr	r3, [r7, #20]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d002      	beq.n	800c3d8 <osTimerNew+0xe8>
        vPortFree (callb);
 800c3d2:	6978      	ldr	r0, [r7, #20]
 800c3d4:	f003 fc5c 	bl	800fc90 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800c3d8:	6a3b      	ldr	r3, [r7, #32]
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3728      	adds	r7, #40	; 0x28
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	0800c2c5 	.word	0x0800c2c5

0800c3e8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b088      	sub	sp, #32
 800c3ec:	af02      	add	r7, sp, #8
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3f6:	f3ef 8305 	mrs	r3, IPSR
 800c3fa:	60fb      	str	r3, [r7, #12]
  return(result);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d003      	beq.n	800c40a <osTimerStart+0x22>
    stat = osErrorISR;
 800c402:	f06f 0305 	mvn.w	r3, #5
 800c406:	617b      	str	r3, [r7, #20]
 800c408:	e017      	b.n	800c43a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800c40a:	693b      	ldr	r3, [r7, #16]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d103      	bne.n	800c418 <osTimerStart+0x30>
    stat = osErrorParameter;
 800c410:	f06f 0303 	mvn.w	r3, #3
 800c414:	617b      	str	r3, [r7, #20]
 800c416:	e010      	b.n	800c43a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800c418:	2300      	movs	r3, #0
 800c41a:	9300      	str	r3, [sp, #0]
 800c41c:	2300      	movs	r3, #0
 800c41e:	683a      	ldr	r2, [r7, #0]
 800c420:	2104      	movs	r1, #4
 800c422:	6938      	ldr	r0, [r7, #16]
 800c424:	f002 fdf0 	bl	800f008 <xTimerGenericCommand>
 800c428:	4603      	mov	r3, r0
 800c42a:	2b01      	cmp	r3, #1
 800c42c:	d102      	bne.n	800c434 <osTimerStart+0x4c>
      stat = osOK;
 800c42e:	2300      	movs	r3, #0
 800c430:	617b      	str	r3, [r7, #20]
 800c432:	e002      	b.n	800c43a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800c434:	f06f 0302 	mvn.w	r3, #2
 800c438:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c43a:	697b      	ldr	r3, [r7, #20]
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3718      	adds	r7, #24
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}

0800c444 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800c444:	b580      	push	{r7, lr}
 800c446:	b088      	sub	sp, #32
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800c44c:	2300      	movs	r3, #0
 800c44e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c450:	f3ef 8305 	mrs	r3, IPSR
 800c454:	60bb      	str	r3, [r7, #8]
  return(result);
 800c456:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d174      	bne.n	800c546 <osMutexNew+0x102>
    if (attr != NULL) {
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d003      	beq.n	800c46a <osMutexNew+0x26>
      type = attr->attr_bits;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	685b      	ldr	r3, [r3, #4]
 800c466:	61bb      	str	r3, [r7, #24]
 800c468:	e001      	b.n	800c46e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800c46a:	2300      	movs	r3, #0
 800c46c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c46e:	69bb      	ldr	r3, [r7, #24]
 800c470:	f003 0301 	and.w	r3, r3, #1
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <osMutexNew+0x3a>
      rmtx = 1U;
 800c478:	2301      	movs	r3, #1
 800c47a:	617b      	str	r3, [r7, #20]
 800c47c:	e001      	b.n	800c482 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800c47e:	2300      	movs	r3, #0
 800c480:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c482:	69bb      	ldr	r3, [r7, #24]
 800c484:	f003 0308 	and.w	r3, r3, #8
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d15c      	bne.n	800c546 <osMutexNew+0x102>
      mem = -1;
 800c48c:	f04f 33ff 	mov.w	r3, #4294967295
 800c490:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d015      	beq.n	800c4c4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	689b      	ldr	r3, [r3, #8]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d006      	beq.n	800c4ae <osMutexNew+0x6a>
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	68db      	ldr	r3, [r3, #12]
 800c4a4:	2b4f      	cmp	r3, #79	; 0x4f
 800c4a6:	d902      	bls.n	800c4ae <osMutexNew+0x6a>
          mem = 1;
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	613b      	str	r3, [r7, #16]
 800c4ac:	e00c      	b.n	800c4c8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	689b      	ldr	r3, [r3, #8]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d108      	bne.n	800c4c8 <osMutexNew+0x84>
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	68db      	ldr	r3, [r3, #12]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d104      	bne.n	800c4c8 <osMutexNew+0x84>
            mem = 0;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	613b      	str	r3, [r7, #16]
 800c4c2:	e001      	b.n	800c4c8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	2b01      	cmp	r3, #1
 800c4cc:	d112      	bne.n	800c4f4 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800c4ce:	697b      	ldr	r3, [r7, #20]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d007      	beq.n	800c4e4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	689b      	ldr	r3, [r3, #8]
 800c4d8:	4619      	mov	r1, r3
 800c4da:	2004      	movs	r0, #4
 800c4dc:	f000 fba1 	bl	800cc22 <xQueueCreateMutexStatic>
 800c4e0:	61f8      	str	r0, [r7, #28]
 800c4e2:	e016      	b.n	800c512 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	689b      	ldr	r3, [r3, #8]
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	2001      	movs	r0, #1
 800c4ec:	f000 fb99 	bl	800cc22 <xQueueCreateMutexStatic>
 800c4f0:	61f8      	str	r0, [r7, #28]
 800c4f2:	e00e      	b.n	800c512 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d10b      	bne.n	800c512 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800c4fa:	697b      	ldr	r3, [r7, #20]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d004      	beq.n	800c50a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800c500:	2004      	movs	r0, #4
 800c502:	f000 fb76 	bl	800cbf2 <xQueueCreateMutex>
 800c506:	61f8      	str	r0, [r7, #28]
 800c508:	e003      	b.n	800c512 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800c50a:	2001      	movs	r0, #1
 800c50c:	f000 fb71 	bl	800cbf2 <xQueueCreateMutex>
 800c510:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c512:	69fb      	ldr	r3, [r7, #28]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d00c      	beq.n	800c532 <osMutexNew+0xee>
        if (attr != NULL) {
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d003      	beq.n	800c526 <osMutexNew+0xe2>
          name = attr->name;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	60fb      	str	r3, [r7, #12]
 800c524:	e001      	b.n	800c52a <osMutexNew+0xe6>
        } else {
          name = NULL;
 800c526:	2300      	movs	r3, #0
 800c528:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800c52a:	68f9      	ldr	r1, [r7, #12]
 800c52c:	69f8      	ldr	r0, [r7, #28]
 800c52e:	f001 f939 	bl	800d7a4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c532:	69fb      	ldr	r3, [r7, #28]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d006      	beq.n	800c546 <osMutexNew+0x102>
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d003      	beq.n	800c546 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c53e:	69fb      	ldr	r3, [r7, #28]
 800c540:	f043 0301 	orr.w	r3, r3, #1
 800c544:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c546:	69fb      	ldr	r3, [r7, #28]
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3720      	adds	r7, #32
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800c550:	b580      	push	{r7, lr}
 800c552:	b086      	sub	sp, #24
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
 800c558:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f023 0301 	bic.w	r3, r3, #1
 800c560:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f003 0301 	and.w	r3, r3, #1
 800c568:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c56a:	2300      	movs	r3, #0
 800c56c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c56e:	f3ef 8305 	mrs	r3, IPSR
 800c572:	60bb      	str	r3, [r7, #8]
  return(result);
 800c574:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c576:	2b00      	cmp	r3, #0
 800c578:	d003      	beq.n	800c582 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800c57a:	f06f 0305 	mvn.w	r3, #5
 800c57e:	617b      	str	r3, [r7, #20]
 800c580:	e02c      	b.n	800c5dc <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d103      	bne.n	800c590 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800c588:	f06f 0303 	mvn.w	r3, #3
 800c58c:	617b      	str	r3, [r7, #20]
 800c58e:	e025      	b.n	800c5dc <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d011      	beq.n	800c5ba <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800c596:	6839      	ldr	r1, [r7, #0]
 800c598:	6938      	ldr	r0, [r7, #16]
 800c59a:	f000 fb91 	bl	800ccc0 <xQueueTakeMutexRecursive>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d01b      	beq.n	800c5dc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d003      	beq.n	800c5b2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800c5aa:	f06f 0301 	mvn.w	r3, #1
 800c5ae:	617b      	str	r3, [r7, #20]
 800c5b0:	e014      	b.n	800c5dc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c5b2:	f06f 0302 	mvn.w	r3, #2
 800c5b6:	617b      	str	r3, [r7, #20]
 800c5b8:	e010      	b.n	800c5dc <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800c5ba:	6839      	ldr	r1, [r7, #0]
 800c5bc:	6938      	ldr	r0, [r7, #16]
 800c5be:	f000 fe99 	bl	800d2f4 <xQueueSemaphoreTake>
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	d009      	beq.n	800c5dc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d003      	beq.n	800c5d6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800c5ce:	f06f 0301 	mvn.w	r3, #1
 800c5d2:	617b      	str	r3, [r7, #20]
 800c5d4:	e002      	b.n	800c5dc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c5d6:	f06f 0302 	mvn.w	r3, #2
 800c5da:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800c5dc:	697b      	ldr	r3, [r7, #20]
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3718      	adds	r7, #24
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800c5e6:	b580      	push	{r7, lr}
 800c5e8:	b086      	sub	sp, #24
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f023 0301 	bic.w	r3, r3, #1
 800c5f4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f003 0301 	and.w	r3, r3, #1
 800c5fc:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c5fe:	2300      	movs	r3, #0
 800c600:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c602:	f3ef 8305 	mrs	r3, IPSR
 800c606:	60bb      	str	r3, [r7, #8]
  return(result);
 800c608:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d003      	beq.n	800c616 <osMutexRelease+0x30>
    stat = osErrorISR;
 800c60e:	f06f 0305 	mvn.w	r3, #5
 800c612:	617b      	str	r3, [r7, #20]
 800c614:	e01f      	b.n	800c656 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800c616:	693b      	ldr	r3, [r7, #16]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d103      	bne.n	800c624 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800c61c:	f06f 0303 	mvn.w	r3, #3
 800c620:	617b      	str	r3, [r7, #20]
 800c622:	e018      	b.n	800c656 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d009      	beq.n	800c63e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800c62a:	6938      	ldr	r0, [r7, #16]
 800c62c:	f000 fb14 	bl	800cc58 <xQueueGiveMutexRecursive>
 800c630:	4603      	mov	r3, r0
 800c632:	2b01      	cmp	r3, #1
 800c634:	d00f      	beq.n	800c656 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c636:	f06f 0302 	mvn.w	r3, #2
 800c63a:	617b      	str	r3, [r7, #20]
 800c63c:	e00b      	b.n	800c656 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800c63e:	2300      	movs	r3, #0
 800c640:	2200      	movs	r2, #0
 800c642:	2100      	movs	r1, #0
 800c644:	6938      	ldr	r0, [r7, #16]
 800c646:	f000 fbdb 	bl	800ce00 <xQueueGenericSend>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d002      	beq.n	800c656 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c650:	f06f 0302 	mvn.w	r3, #2
 800c654:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c656:	697b      	ldr	r3, [r7, #20]
}
 800c658:	4618      	mov	r0, r3
 800c65a:	3718      	adds	r7, #24
 800c65c:	46bd      	mov	sp, r7
 800c65e:	bd80      	pop	{r7, pc}

0800c660 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c660:	b580      	push	{r7, lr}
 800c662:	b08a      	sub	sp, #40	; 0x28
 800c664:	af02      	add	r7, sp, #8
 800c666:	60f8      	str	r0, [r7, #12]
 800c668:	60b9      	str	r1, [r7, #8]
 800c66a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c66c:	2300      	movs	r3, #0
 800c66e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c670:	f3ef 8305 	mrs	r3, IPSR
 800c674:	613b      	str	r3, [r7, #16]
  return(result);
 800c676:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d175      	bne.n	800c768 <osSemaphoreNew+0x108>
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d072      	beq.n	800c768 <osSemaphoreNew+0x108>
 800c682:	68ba      	ldr	r2, [r7, #8]
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	429a      	cmp	r2, r3
 800c688:	d86e      	bhi.n	800c768 <osSemaphoreNew+0x108>
    mem = -1;
 800c68a:	f04f 33ff 	mov.w	r3, #4294967295
 800c68e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d015      	beq.n	800c6c2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	689b      	ldr	r3, [r3, #8]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d006      	beq.n	800c6ac <osSemaphoreNew+0x4c>
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	68db      	ldr	r3, [r3, #12]
 800c6a2:	2b4f      	cmp	r3, #79	; 0x4f
 800c6a4:	d902      	bls.n	800c6ac <osSemaphoreNew+0x4c>
        mem = 1;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	61bb      	str	r3, [r7, #24]
 800c6aa:	e00c      	b.n	800c6c6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	689b      	ldr	r3, [r3, #8]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d108      	bne.n	800c6c6 <osSemaphoreNew+0x66>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	68db      	ldr	r3, [r3, #12]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d104      	bne.n	800c6c6 <osSemaphoreNew+0x66>
          mem = 0;
 800c6bc:	2300      	movs	r3, #0
 800c6be:	61bb      	str	r3, [r7, #24]
 800c6c0:	e001      	b.n	800c6c6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c6c6:	69bb      	ldr	r3, [r7, #24]
 800c6c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6cc:	d04c      	beq.n	800c768 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	2b01      	cmp	r3, #1
 800c6d2:	d128      	bne.n	800c726 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c6d4:	69bb      	ldr	r3, [r7, #24]
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d10a      	bne.n	800c6f0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	689b      	ldr	r3, [r3, #8]
 800c6de:	2203      	movs	r2, #3
 800c6e0:	9200      	str	r2, [sp, #0]
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	2100      	movs	r1, #0
 800c6e6:	2001      	movs	r0, #1
 800c6e8:	f000 f994 	bl	800ca14 <xQueueGenericCreateStatic>
 800c6ec:	61f8      	str	r0, [r7, #28]
 800c6ee:	e005      	b.n	800c6fc <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c6f0:	2203      	movs	r2, #3
 800c6f2:	2100      	movs	r1, #0
 800c6f4:	2001      	movs	r0, #1
 800c6f6:	f000 fa05 	bl	800cb04 <xQueueGenericCreate>
 800c6fa:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c6fc:	69fb      	ldr	r3, [r7, #28]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d022      	beq.n	800c748 <osSemaphoreNew+0xe8>
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d01f      	beq.n	800c748 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c708:	2300      	movs	r3, #0
 800c70a:	2200      	movs	r2, #0
 800c70c:	2100      	movs	r1, #0
 800c70e:	69f8      	ldr	r0, [r7, #28]
 800c710:	f000 fb76 	bl	800ce00 <xQueueGenericSend>
 800c714:	4603      	mov	r3, r0
 800c716:	2b01      	cmp	r3, #1
 800c718:	d016      	beq.n	800c748 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c71a:	69f8      	ldr	r0, [r7, #28]
 800c71c:	f000 fef6 	bl	800d50c <vQueueDelete>
            hSemaphore = NULL;
 800c720:	2300      	movs	r3, #0
 800c722:	61fb      	str	r3, [r7, #28]
 800c724:	e010      	b.n	800c748 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d108      	bne.n	800c73e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	689b      	ldr	r3, [r3, #8]
 800c730:	461a      	mov	r2, r3
 800c732:	68b9      	ldr	r1, [r7, #8]
 800c734:	68f8      	ldr	r0, [r7, #12]
 800c736:	f000 faf9 	bl	800cd2c <xQueueCreateCountingSemaphoreStatic>
 800c73a:	61f8      	str	r0, [r7, #28]
 800c73c:	e004      	b.n	800c748 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c73e:	68b9      	ldr	r1, [r7, #8]
 800c740:	68f8      	ldr	r0, [r7, #12]
 800c742:	f000 fb2a 	bl	800cd9a <xQueueCreateCountingSemaphore>
 800c746:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c748:	69fb      	ldr	r3, [r7, #28]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d00c      	beq.n	800c768 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d003      	beq.n	800c75c <osSemaphoreNew+0xfc>
          name = attr->name;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	617b      	str	r3, [r7, #20]
 800c75a:	e001      	b.n	800c760 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c75c:	2300      	movs	r3, #0
 800c75e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c760:	6979      	ldr	r1, [r7, #20]
 800c762:	69f8      	ldr	r0, [r7, #28]
 800c764:	f001 f81e 	bl	800d7a4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c768:	69fb      	ldr	r3, [r7, #28]
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3720      	adds	r7, #32
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}
	...

0800c774 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c774:	b480      	push	{r7}
 800c776:	b085      	sub	sp, #20
 800c778:	af00      	add	r7, sp, #0
 800c77a:	60f8      	str	r0, [r7, #12]
 800c77c:	60b9      	str	r1, [r7, #8]
 800c77e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	4a07      	ldr	r2, [pc, #28]	; (800c7a0 <vApplicationGetIdleTaskMemory+0x2c>)
 800c784:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c786:	68bb      	ldr	r3, [r7, #8]
 800c788:	4a06      	ldr	r2, [pc, #24]	; (800c7a4 <vApplicationGetIdleTaskMemory+0x30>)
 800c78a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2280      	movs	r2, #128	; 0x80
 800c790:	601a      	str	r2, [r3, #0]
}
 800c792:	bf00      	nop
 800c794:	3714      	adds	r7, #20
 800c796:	46bd      	mov	sp, r7
 800c798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79c:	4770      	bx	lr
 800c79e:	bf00      	nop
 800c7a0:	20001150 	.word	0x20001150
 800c7a4:	2000120c 	.word	0x2000120c

0800c7a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c7a8:	b480      	push	{r7}
 800c7aa:	b085      	sub	sp, #20
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	60f8      	str	r0, [r7, #12]
 800c7b0:	60b9      	str	r1, [r7, #8]
 800c7b2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	4a07      	ldr	r2, [pc, #28]	; (800c7d4 <vApplicationGetTimerTaskMemory+0x2c>)
 800c7b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	4a06      	ldr	r2, [pc, #24]	; (800c7d8 <vApplicationGetTimerTaskMemory+0x30>)
 800c7be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c7c6:	601a      	str	r2, [r3, #0]
}
 800c7c8:	bf00      	nop
 800c7ca:	3714      	adds	r7, #20
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d2:	4770      	bx	lr
 800c7d4:	2000140c 	.word	0x2000140c
 800c7d8:	200014c8 	.word	0x200014c8

0800c7dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b083      	sub	sp, #12
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	f103 0208 	add.w	r2, r3, #8
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c7f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	f103 0208 	add.w	r2, r3, #8
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f103 0208 	add.w	r2, r3, #8
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2200      	movs	r2, #0
 800c80e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c810:	bf00      	nop
 800c812:	370c      	adds	r7, #12
 800c814:	46bd      	mov	sp, r7
 800c816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81a:	4770      	bx	lr

0800c81c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c81c:	b480      	push	{r7}
 800c81e:	b083      	sub	sp, #12
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	2200      	movs	r2, #0
 800c828:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c82a:	bf00      	nop
 800c82c:	370c      	adds	r7, #12
 800c82e:	46bd      	mov	sp, r7
 800c830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c834:	4770      	bx	lr

0800c836 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c836:	b480      	push	{r7}
 800c838:	b085      	sub	sp, #20
 800c83a:	af00      	add	r7, sp, #0
 800c83c:	6078      	str	r0, [r7, #4]
 800c83e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	685b      	ldr	r3, [r3, #4]
 800c844:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	68fa      	ldr	r2, [r7, #12]
 800c84a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	689a      	ldr	r2, [r3, #8]
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	689b      	ldr	r3, [r3, #8]
 800c858:	683a      	ldr	r2, [r7, #0]
 800c85a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	683a      	ldr	r2, [r7, #0]
 800c860:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	687a      	ldr	r2, [r7, #4]
 800c866:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	1c5a      	adds	r2, r3, #1
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	601a      	str	r2, [r3, #0]
}
 800c872:	bf00      	nop
 800c874:	3714      	adds	r7, #20
 800c876:	46bd      	mov	sp, r7
 800c878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87c:	4770      	bx	lr

0800c87e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c87e:	b480      	push	{r7}
 800c880:	b085      	sub	sp, #20
 800c882:	af00      	add	r7, sp, #0
 800c884:	6078      	str	r0, [r7, #4]
 800c886:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c88e:	68bb      	ldr	r3, [r7, #8]
 800c890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c894:	d103      	bne.n	800c89e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	691b      	ldr	r3, [r3, #16]
 800c89a:	60fb      	str	r3, [r7, #12]
 800c89c:	e00c      	b.n	800c8b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	3308      	adds	r3, #8
 800c8a2:	60fb      	str	r3, [r7, #12]
 800c8a4:	e002      	b.n	800c8ac <vListInsert+0x2e>
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	685b      	ldr	r3, [r3, #4]
 800c8aa:	60fb      	str	r3, [r7, #12]
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	685b      	ldr	r3, [r3, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	68ba      	ldr	r2, [r7, #8]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d2f6      	bcs.n	800c8a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	683a      	ldr	r2, [r7, #0]
 800c8c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	68fa      	ldr	r2, [r7, #12]
 800c8cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	683a      	ldr	r2, [r7, #0]
 800c8d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	1c5a      	adds	r2, r3, #1
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	601a      	str	r2, [r3, #0]
}
 800c8e4:	bf00      	nop
 800c8e6:	3714      	adds	r7, #20
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ee:	4770      	bx	lr

0800c8f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b085      	sub	sp, #20
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	691b      	ldr	r3, [r3, #16]
 800c8fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	685b      	ldr	r3, [r3, #4]
 800c902:	687a      	ldr	r2, [r7, #4]
 800c904:	6892      	ldr	r2, [r2, #8]
 800c906:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	689b      	ldr	r3, [r3, #8]
 800c90c:	687a      	ldr	r2, [r7, #4]
 800c90e:	6852      	ldr	r2, [r2, #4]
 800c910:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	685b      	ldr	r3, [r3, #4]
 800c916:	687a      	ldr	r2, [r7, #4]
 800c918:	429a      	cmp	r2, r3
 800c91a:	d103      	bne.n	800c924 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	689a      	ldr	r2, [r3, #8]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2200      	movs	r2, #0
 800c928:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	1e5a      	subs	r2, r3, #1
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3714      	adds	r7, #20
 800c93c:	46bd      	mov	sp, r7
 800c93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d10a      	bne.n	800c96e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c95c:	f383 8811 	msr	BASEPRI, r3
 800c960:	f3bf 8f6f 	isb	sy
 800c964:	f3bf 8f4f 	dsb	sy
 800c968:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c96a:	bf00      	nop
 800c96c:	e7fe      	b.n	800c96c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c96e:	f002 ffa1 	bl	800f8b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681a      	ldr	r2, [r3, #0]
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c97a:	68f9      	ldr	r1, [r7, #12]
 800c97c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c97e:	fb01 f303 	mul.w	r3, r1, r3
 800c982:	441a      	add	r2, r3
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2200      	movs	r2, #0
 800c98c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681a      	ldr	r2, [r3, #0]
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c99e:	3b01      	subs	r3, #1
 800c9a0:	68f9      	ldr	r1, [r7, #12]
 800c9a2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c9a4:	fb01 f303 	mul.w	r3, r1, r3
 800c9a8:	441a      	add	r2, r3
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	22ff      	movs	r2, #255	; 0xff
 800c9b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	22ff      	movs	r2, #255	; 0xff
 800c9ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d114      	bne.n	800c9ee <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	691b      	ldr	r3, [r3, #16]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d01a      	beq.n	800ca02 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	3310      	adds	r3, #16
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	f001 fc85 	bl	800e2e0 <xTaskRemoveFromEventList>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d012      	beq.n	800ca02 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c9dc:	4b0c      	ldr	r3, [pc, #48]	; (800ca10 <xQueueGenericReset+0xcc>)
 800c9de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9e2:	601a      	str	r2, [r3, #0]
 800c9e4:	f3bf 8f4f 	dsb	sy
 800c9e8:	f3bf 8f6f 	isb	sy
 800c9ec:	e009      	b.n	800ca02 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	3310      	adds	r3, #16
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	f7ff fef2 	bl	800c7dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	3324      	adds	r3, #36	; 0x24
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7ff feed 	bl	800c7dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ca02:	f002 ff87 	bl	800f914 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ca06:	2301      	movs	r3, #1
}
 800ca08:	4618      	mov	r0, r3
 800ca0a:	3710      	adds	r7, #16
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	bd80      	pop	{r7, pc}
 800ca10:	e000ed04 	.word	0xe000ed04

0800ca14 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b08e      	sub	sp, #56	; 0x38
 800ca18:	af02      	add	r7, sp, #8
 800ca1a:	60f8      	str	r0, [r7, #12]
 800ca1c:	60b9      	str	r1, [r7, #8]
 800ca1e:	607a      	str	r2, [r7, #4]
 800ca20:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d10a      	bne.n	800ca3e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ca28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca2c:	f383 8811 	msr	BASEPRI, r3
 800ca30:	f3bf 8f6f 	isb	sy
 800ca34:	f3bf 8f4f 	dsb	sy
 800ca38:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ca3a:	bf00      	nop
 800ca3c:	e7fe      	b.n	800ca3c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d10a      	bne.n	800ca5a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ca44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca48:	f383 8811 	msr	BASEPRI, r3
 800ca4c:	f3bf 8f6f 	isb	sy
 800ca50:	f3bf 8f4f 	dsb	sy
 800ca54:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ca56:	bf00      	nop
 800ca58:	e7fe      	b.n	800ca58 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d002      	beq.n	800ca66 <xQueueGenericCreateStatic+0x52>
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d001      	beq.n	800ca6a <xQueueGenericCreateStatic+0x56>
 800ca66:	2301      	movs	r3, #1
 800ca68:	e000      	b.n	800ca6c <xQueueGenericCreateStatic+0x58>
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d10a      	bne.n	800ca86 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ca70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca74:	f383 8811 	msr	BASEPRI, r3
 800ca78:	f3bf 8f6f 	isb	sy
 800ca7c:	f3bf 8f4f 	dsb	sy
 800ca80:	623b      	str	r3, [r7, #32]
}
 800ca82:	bf00      	nop
 800ca84:	e7fe      	b.n	800ca84 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d102      	bne.n	800ca92 <xQueueGenericCreateStatic+0x7e>
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d101      	bne.n	800ca96 <xQueueGenericCreateStatic+0x82>
 800ca92:	2301      	movs	r3, #1
 800ca94:	e000      	b.n	800ca98 <xQueueGenericCreateStatic+0x84>
 800ca96:	2300      	movs	r3, #0
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d10a      	bne.n	800cab2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ca9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caa0:	f383 8811 	msr	BASEPRI, r3
 800caa4:	f3bf 8f6f 	isb	sy
 800caa8:	f3bf 8f4f 	dsb	sy
 800caac:	61fb      	str	r3, [r7, #28]
}
 800caae:	bf00      	nop
 800cab0:	e7fe      	b.n	800cab0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800cab2:	2350      	movs	r3, #80	; 0x50
 800cab4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	2b50      	cmp	r3, #80	; 0x50
 800caba:	d00a      	beq.n	800cad2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800cabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cac0:	f383 8811 	msr	BASEPRI, r3
 800cac4:	f3bf 8f6f 	isb	sy
 800cac8:	f3bf 8f4f 	dsb	sy
 800cacc:	61bb      	str	r3, [r7, #24]
}
 800cace:	bf00      	nop
 800cad0:	e7fe      	b.n	800cad0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cad2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cad4:	683b      	ldr	r3, [r7, #0]
 800cad6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800cad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d00d      	beq.n	800cafa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cae0:	2201      	movs	r2, #1
 800cae2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cae6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800caea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caec:	9300      	str	r3, [sp, #0]
 800caee:	4613      	mov	r3, r2
 800caf0:	687a      	ldr	r2, [r7, #4]
 800caf2:	68b9      	ldr	r1, [r7, #8]
 800caf4:	68f8      	ldr	r0, [r7, #12]
 800caf6:	f000 f83f 	bl	800cb78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cafa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800cafc:	4618      	mov	r0, r3
 800cafe:	3730      	adds	r7, #48	; 0x30
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}

0800cb04 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b08a      	sub	sp, #40	; 0x28
 800cb08:	af02      	add	r7, sp, #8
 800cb0a:	60f8      	str	r0, [r7, #12]
 800cb0c:	60b9      	str	r1, [r7, #8]
 800cb0e:	4613      	mov	r3, r2
 800cb10:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d10a      	bne.n	800cb2e <xQueueGenericCreate+0x2a>
	__asm volatile
 800cb18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb1c:	f383 8811 	msr	BASEPRI, r3
 800cb20:	f3bf 8f6f 	isb	sy
 800cb24:	f3bf 8f4f 	dsb	sy
 800cb28:	613b      	str	r3, [r7, #16]
}
 800cb2a:	bf00      	nop
 800cb2c:	e7fe      	b.n	800cb2c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	68ba      	ldr	r2, [r7, #8]
 800cb32:	fb02 f303 	mul.w	r3, r2, r3
 800cb36:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cb38:	69fb      	ldr	r3, [r7, #28]
 800cb3a:	3350      	adds	r3, #80	; 0x50
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f002 ffdb 	bl	800faf8 <pvPortMalloc>
 800cb42:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cb44:	69bb      	ldr	r3, [r7, #24]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d011      	beq.n	800cb6e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cb4a:	69bb      	ldr	r3, [r7, #24]
 800cb4c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	3350      	adds	r3, #80	; 0x50
 800cb52:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cb54:	69bb      	ldr	r3, [r7, #24]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cb5c:	79fa      	ldrb	r2, [r7, #7]
 800cb5e:	69bb      	ldr	r3, [r7, #24]
 800cb60:	9300      	str	r3, [sp, #0]
 800cb62:	4613      	mov	r3, r2
 800cb64:	697a      	ldr	r2, [r7, #20]
 800cb66:	68b9      	ldr	r1, [r7, #8]
 800cb68:	68f8      	ldr	r0, [r7, #12]
 800cb6a:	f000 f805 	bl	800cb78 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cb6e:	69bb      	ldr	r3, [r7, #24]
	}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3720      	adds	r7, #32
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	60f8      	str	r0, [r7, #12]
 800cb80:	60b9      	str	r1, [r7, #8]
 800cb82:	607a      	str	r2, [r7, #4]
 800cb84:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d103      	bne.n	800cb94 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cb8c:	69bb      	ldr	r3, [r7, #24]
 800cb8e:	69ba      	ldr	r2, [r7, #24]
 800cb90:	601a      	str	r2, [r3, #0]
 800cb92:	e002      	b.n	800cb9a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cb94:	69bb      	ldr	r3, [r7, #24]
 800cb96:	687a      	ldr	r2, [r7, #4]
 800cb98:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cb9a:	69bb      	ldr	r3, [r7, #24]
 800cb9c:	68fa      	ldr	r2, [r7, #12]
 800cb9e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cba0:	69bb      	ldr	r3, [r7, #24]
 800cba2:	68ba      	ldr	r2, [r7, #8]
 800cba4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cba6:	2101      	movs	r1, #1
 800cba8:	69b8      	ldr	r0, [r7, #24]
 800cbaa:	f7ff fecb 	bl	800c944 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cbae:	69bb      	ldr	r3, [r7, #24]
 800cbb0:	78fa      	ldrb	r2, [r7, #3]
 800cbb2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cbb6:	bf00      	nop
 800cbb8:	3710      	adds	r7, #16
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}

0800cbbe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800cbbe:	b580      	push	{r7, lr}
 800cbc0:	b082      	sub	sp, #8
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d00e      	beq.n	800cbea <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800cbde:	2300      	movs	r3, #0
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	2100      	movs	r1, #0
 800cbe4:	6878      	ldr	r0, [r7, #4]
 800cbe6:	f000 f90b 	bl	800ce00 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800cbea:	bf00      	nop
 800cbec:	3708      	adds	r7, #8
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}

0800cbf2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800cbf2:	b580      	push	{r7, lr}
 800cbf4:	b086      	sub	sp, #24
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	617b      	str	r3, [r7, #20]
 800cc00:	2300      	movs	r3, #0
 800cc02:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800cc04:	79fb      	ldrb	r3, [r7, #7]
 800cc06:	461a      	mov	r2, r3
 800cc08:	6939      	ldr	r1, [r7, #16]
 800cc0a:	6978      	ldr	r0, [r7, #20]
 800cc0c:	f7ff ff7a 	bl	800cb04 <xQueueGenericCreate>
 800cc10:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800cc12:	68f8      	ldr	r0, [r7, #12]
 800cc14:	f7ff ffd3 	bl	800cbbe <prvInitialiseMutex>

		return xNewQueue;
 800cc18:	68fb      	ldr	r3, [r7, #12]
	}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	3718      	adds	r7, #24
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	bd80      	pop	{r7, pc}

0800cc22 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800cc22:	b580      	push	{r7, lr}
 800cc24:	b088      	sub	sp, #32
 800cc26:	af02      	add	r7, sp, #8
 800cc28:	4603      	mov	r3, r0
 800cc2a:	6039      	str	r1, [r7, #0]
 800cc2c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800cc2e:	2301      	movs	r3, #1
 800cc30:	617b      	str	r3, [r7, #20]
 800cc32:	2300      	movs	r3, #0
 800cc34:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800cc36:	79fb      	ldrb	r3, [r7, #7]
 800cc38:	9300      	str	r3, [sp, #0]
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	6939      	ldr	r1, [r7, #16]
 800cc40:	6978      	ldr	r0, [r7, #20]
 800cc42:	f7ff fee7 	bl	800ca14 <xQueueGenericCreateStatic>
 800cc46:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800cc48:	68f8      	ldr	r0, [r7, #12]
 800cc4a:	f7ff ffb8 	bl	800cbbe <prvInitialiseMutex>

		return xNewQueue;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
	}
 800cc50:	4618      	mov	r0, r3
 800cc52:	3718      	adds	r7, #24
 800cc54:	46bd      	mov	sp, r7
 800cc56:	bd80      	pop	{r7, pc}

0800cc58 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800cc58:	b590      	push	{r4, r7, lr}
 800cc5a:	b087      	sub	sp, #28
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800cc64:	693b      	ldr	r3, [r7, #16]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d10a      	bne.n	800cc80 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800cc6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc6e:	f383 8811 	msr	BASEPRI, r3
 800cc72:	f3bf 8f6f 	isb	sy
 800cc76:	f3bf 8f4f 	dsb	sy
 800cc7a:	60fb      	str	r3, [r7, #12]
}
 800cc7c:	bf00      	nop
 800cc7e:	e7fe      	b.n	800cc7e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	689c      	ldr	r4, [r3, #8]
 800cc84:	f001 fcee 	bl	800e664 <xTaskGetCurrentTaskHandle>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	429c      	cmp	r4, r3
 800cc8c:	d111      	bne.n	800ccb2 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	68db      	ldr	r3, [r3, #12]
 800cc92:	1e5a      	subs	r2, r3, #1
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	68db      	ldr	r3, [r3, #12]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d105      	bne.n	800ccac <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800cca0:	2300      	movs	r3, #0
 800cca2:	2200      	movs	r2, #0
 800cca4:	2100      	movs	r1, #0
 800cca6:	6938      	ldr	r0, [r7, #16]
 800cca8:	f000 f8aa 	bl	800ce00 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800ccac:	2301      	movs	r3, #1
 800ccae:	617b      	str	r3, [r7, #20]
 800ccb0:	e001      	b.n	800ccb6 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800ccb6:	697b      	ldr	r3, [r7, #20]
	}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	371c      	adds	r7, #28
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	bd90      	pop	{r4, r7, pc}

0800ccc0 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800ccc0:	b590      	push	{r4, r7, lr}
 800ccc2:	b087      	sub	sp, #28
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
 800ccc8:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d10a      	bne.n	800ccea <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800ccd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccd8:	f383 8811 	msr	BASEPRI, r3
 800ccdc:	f3bf 8f6f 	isb	sy
 800cce0:	f3bf 8f4f 	dsb	sy
 800cce4:	60fb      	str	r3, [r7, #12]
}
 800cce6:	bf00      	nop
 800cce8:	e7fe      	b.n	800cce8 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	689c      	ldr	r4, [r3, #8]
 800ccee:	f001 fcb9 	bl	800e664 <xTaskGetCurrentTaskHandle>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	429c      	cmp	r4, r3
 800ccf6:	d107      	bne.n	800cd08 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	68db      	ldr	r3, [r3, #12]
 800ccfc:	1c5a      	adds	r2, r3, #1
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800cd02:	2301      	movs	r3, #1
 800cd04:	617b      	str	r3, [r7, #20]
 800cd06:	e00c      	b.n	800cd22 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800cd08:	6839      	ldr	r1, [r7, #0]
 800cd0a:	6938      	ldr	r0, [r7, #16]
 800cd0c:	f000 faf2 	bl	800d2f4 <xQueueSemaphoreTake>
 800cd10:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d004      	beq.n	800cd22 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	68db      	ldr	r3, [r3, #12]
 800cd1c:	1c5a      	adds	r2, r3, #1
 800cd1e:	693b      	ldr	r3, [r7, #16]
 800cd20:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800cd22:	697b      	ldr	r3, [r7, #20]
	}
 800cd24:	4618      	mov	r0, r3
 800cd26:	371c      	adds	r7, #28
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	bd90      	pop	{r4, r7, pc}

0800cd2c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b08a      	sub	sp, #40	; 0x28
 800cd30:	af02      	add	r7, sp, #8
 800cd32:	60f8      	str	r0, [r7, #12]
 800cd34:	60b9      	str	r1, [r7, #8]
 800cd36:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d10a      	bne.n	800cd54 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800cd3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd42:	f383 8811 	msr	BASEPRI, r3
 800cd46:	f3bf 8f6f 	isb	sy
 800cd4a:	f3bf 8f4f 	dsb	sy
 800cd4e:	61bb      	str	r3, [r7, #24]
}
 800cd50:	bf00      	nop
 800cd52:	e7fe      	b.n	800cd52 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800cd54:	68ba      	ldr	r2, [r7, #8]
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	d90a      	bls.n	800cd72 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800cd5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd60:	f383 8811 	msr	BASEPRI, r3
 800cd64:	f3bf 8f6f 	isb	sy
 800cd68:	f3bf 8f4f 	dsb	sy
 800cd6c:	617b      	str	r3, [r7, #20]
}
 800cd6e:	bf00      	nop
 800cd70:	e7fe      	b.n	800cd70 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800cd72:	2302      	movs	r3, #2
 800cd74:	9300      	str	r3, [sp, #0]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	2100      	movs	r1, #0
 800cd7c:	68f8      	ldr	r0, [r7, #12]
 800cd7e:	f7ff fe49 	bl	800ca14 <xQueueGenericCreateStatic>
 800cd82:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800cd84:	69fb      	ldr	r3, [r7, #28]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d002      	beq.n	800cd90 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cd8a:	69fb      	ldr	r3, [r7, #28]
 800cd8c:	68ba      	ldr	r2, [r7, #8]
 800cd8e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cd90:	69fb      	ldr	r3, [r7, #28]
	}
 800cd92:	4618      	mov	r0, r3
 800cd94:	3720      	adds	r7, #32
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}

0800cd9a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800cd9a:	b580      	push	{r7, lr}
 800cd9c:	b086      	sub	sp, #24
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	6078      	str	r0, [r7, #4]
 800cda2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d10a      	bne.n	800cdc0 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800cdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdae:	f383 8811 	msr	BASEPRI, r3
 800cdb2:	f3bf 8f6f 	isb	sy
 800cdb6:	f3bf 8f4f 	dsb	sy
 800cdba:	613b      	str	r3, [r7, #16]
}
 800cdbc:	bf00      	nop
 800cdbe:	e7fe      	b.n	800cdbe <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800cdc0:	683a      	ldr	r2, [r7, #0]
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d90a      	bls.n	800cdde <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800cdc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdcc:	f383 8811 	msr	BASEPRI, r3
 800cdd0:	f3bf 8f6f 	isb	sy
 800cdd4:	f3bf 8f4f 	dsb	sy
 800cdd8:	60fb      	str	r3, [r7, #12]
}
 800cdda:	bf00      	nop
 800cddc:	e7fe      	b.n	800cddc <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800cdde:	2202      	movs	r2, #2
 800cde0:	2100      	movs	r1, #0
 800cde2:	6878      	ldr	r0, [r7, #4]
 800cde4:	f7ff fe8e 	bl	800cb04 <xQueueGenericCreate>
 800cde8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800cdea:	697b      	ldr	r3, [r7, #20]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d002      	beq.n	800cdf6 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	683a      	ldr	r2, [r7, #0]
 800cdf4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cdf6:	697b      	ldr	r3, [r7, #20]
	}
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	3718      	adds	r7, #24
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	bd80      	pop	{r7, pc}

0800ce00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b08e      	sub	sp, #56	; 0x38
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	60f8      	str	r0, [r7, #12]
 800ce08:	60b9      	str	r1, [r7, #8]
 800ce0a:	607a      	str	r2, [r7, #4]
 800ce0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ce16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d10a      	bne.n	800ce32 <xQueueGenericSend+0x32>
	__asm volatile
 800ce1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce20:	f383 8811 	msr	BASEPRI, r3
 800ce24:	f3bf 8f6f 	isb	sy
 800ce28:	f3bf 8f4f 	dsb	sy
 800ce2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ce2e:	bf00      	nop
 800ce30:	e7fe      	b.n	800ce30 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d103      	bne.n	800ce40 <xQueueGenericSend+0x40>
 800ce38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d101      	bne.n	800ce44 <xQueueGenericSend+0x44>
 800ce40:	2301      	movs	r3, #1
 800ce42:	e000      	b.n	800ce46 <xQueueGenericSend+0x46>
 800ce44:	2300      	movs	r3, #0
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d10a      	bne.n	800ce60 <xQueueGenericSend+0x60>
	__asm volatile
 800ce4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4e:	f383 8811 	msr	BASEPRI, r3
 800ce52:	f3bf 8f6f 	isb	sy
 800ce56:	f3bf 8f4f 	dsb	sy
 800ce5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ce5c:	bf00      	nop
 800ce5e:	e7fe      	b.n	800ce5e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	2b02      	cmp	r3, #2
 800ce64:	d103      	bne.n	800ce6e <xQueueGenericSend+0x6e>
 800ce66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce6a:	2b01      	cmp	r3, #1
 800ce6c:	d101      	bne.n	800ce72 <xQueueGenericSend+0x72>
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e000      	b.n	800ce74 <xQueueGenericSend+0x74>
 800ce72:	2300      	movs	r3, #0
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d10a      	bne.n	800ce8e <xQueueGenericSend+0x8e>
	__asm volatile
 800ce78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce7c:	f383 8811 	msr	BASEPRI, r3
 800ce80:	f3bf 8f6f 	isb	sy
 800ce84:	f3bf 8f4f 	dsb	sy
 800ce88:	623b      	str	r3, [r7, #32]
}
 800ce8a:	bf00      	nop
 800ce8c:	e7fe      	b.n	800ce8c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ce8e:	f001 fbf9 	bl	800e684 <xTaskGetSchedulerState>
 800ce92:	4603      	mov	r3, r0
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d102      	bne.n	800ce9e <xQueueGenericSend+0x9e>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d101      	bne.n	800cea2 <xQueueGenericSend+0xa2>
 800ce9e:	2301      	movs	r3, #1
 800cea0:	e000      	b.n	800cea4 <xQueueGenericSend+0xa4>
 800cea2:	2300      	movs	r3, #0
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d10a      	bne.n	800cebe <xQueueGenericSend+0xbe>
	__asm volatile
 800cea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceac:	f383 8811 	msr	BASEPRI, r3
 800ceb0:	f3bf 8f6f 	isb	sy
 800ceb4:	f3bf 8f4f 	dsb	sy
 800ceb8:	61fb      	str	r3, [r7, #28]
}
 800ceba:	bf00      	nop
 800cebc:	e7fe      	b.n	800cebc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cebe:	f002 fcf9 	bl	800f8b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ceca:	429a      	cmp	r2, r3
 800cecc:	d302      	bcc.n	800ced4 <xQueueGenericSend+0xd4>
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	2b02      	cmp	r3, #2
 800ced2:	d129      	bne.n	800cf28 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ced4:	683a      	ldr	r2, [r7, #0]
 800ced6:	68b9      	ldr	r1, [r7, #8]
 800ced8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ceda:	f000 fb52 	bl	800d582 <prvCopyDataToQueue>
 800cede:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d010      	beq.n	800cf0a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceea:	3324      	adds	r3, #36	; 0x24
 800ceec:	4618      	mov	r0, r3
 800ceee:	f001 f9f7 	bl	800e2e0 <xTaskRemoveFromEventList>
 800cef2:	4603      	mov	r3, r0
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d013      	beq.n	800cf20 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cef8:	4b3f      	ldr	r3, [pc, #252]	; (800cff8 <xQueueGenericSend+0x1f8>)
 800cefa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cefe:	601a      	str	r2, [r3, #0]
 800cf00:	f3bf 8f4f 	dsb	sy
 800cf04:	f3bf 8f6f 	isb	sy
 800cf08:	e00a      	b.n	800cf20 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cf0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d007      	beq.n	800cf20 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cf10:	4b39      	ldr	r3, [pc, #228]	; (800cff8 <xQueueGenericSend+0x1f8>)
 800cf12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf16:	601a      	str	r2, [r3, #0]
 800cf18:	f3bf 8f4f 	dsb	sy
 800cf1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cf20:	f002 fcf8 	bl	800f914 <vPortExitCritical>
				return pdPASS;
 800cf24:	2301      	movs	r3, #1
 800cf26:	e063      	b.n	800cff0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d103      	bne.n	800cf36 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cf2e:	f002 fcf1 	bl	800f914 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cf32:	2300      	movs	r3, #0
 800cf34:	e05c      	b.n	800cff0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cf36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d106      	bne.n	800cf4a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cf3c:	f107 0314 	add.w	r3, r7, #20
 800cf40:	4618      	mov	r0, r3
 800cf42:	f001 fa31 	bl	800e3a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cf46:	2301      	movs	r3, #1
 800cf48:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cf4a:	f002 fce3 	bl	800f914 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cf4e:	f000 ff8b 	bl	800de68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cf52:	f002 fcaf 	bl	800f8b4 <vPortEnterCritical>
 800cf56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cf5c:	b25b      	sxtb	r3, r3
 800cf5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf62:	d103      	bne.n	800cf6c <xQueueGenericSend+0x16c>
 800cf64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf66:	2200      	movs	r2, #0
 800cf68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cf6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cf72:	b25b      	sxtb	r3, r3
 800cf74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf78:	d103      	bne.n	800cf82 <xQueueGenericSend+0x182>
 800cf7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cf82:	f002 fcc7 	bl	800f914 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cf86:	1d3a      	adds	r2, r7, #4
 800cf88:	f107 0314 	add.w	r3, r7, #20
 800cf8c:	4611      	mov	r1, r2
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f001 fa20 	bl	800e3d4 <xTaskCheckForTimeOut>
 800cf94:	4603      	mov	r3, r0
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d124      	bne.n	800cfe4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cf9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf9c:	f000 fbe9 	bl	800d772 <prvIsQueueFull>
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d018      	beq.n	800cfd8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cfa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfa8:	3310      	adds	r3, #16
 800cfaa:	687a      	ldr	r2, [r7, #4]
 800cfac:	4611      	mov	r1, r2
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f001 f946 	bl	800e240 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cfb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cfb6:	f000 fb74 	bl	800d6a2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cfba:	f000 ff63 	bl	800de84 <xTaskResumeAll>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	f47f af7c 	bne.w	800cebe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800cfc6:	4b0c      	ldr	r3, [pc, #48]	; (800cff8 <xQueueGenericSend+0x1f8>)
 800cfc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cfcc:	601a      	str	r2, [r3, #0]
 800cfce:	f3bf 8f4f 	dsb	sy
 800cfd2:	f3bf 8f6f 	isb	sy
 800cfd6:	e772      	b.n	800cebe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cfd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cfda:	f000 fb62 	bl	800d6a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cfde:	f000 ff51 	bl	800de84 <xTaskResumeAll>
 800cfe2:	e76c      	b.n	800cebe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cfe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cfe6:	f000 fb5c 	bl	800d6a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cfea:	f000 ff4b 	bl	800de84 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cfee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cff0:	4618      	mov	r0, r3
 800cff2:	3738      	adds	r7, #56	; 0x38
 800cff4:	46bd      	mov	sp, r7
 800cff6:	bd80      	pop	{r7, pc}
 800cff8:	e000ed04 	.word	0xe000ed04

0800cffc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b090      	sub	sp, #64	; 0x40
 800d000:	af00      	add	r7, sp, #0
 800d002:	60f8      	str	r0, [r7, #12]
 800d004:	60b9      	str	r1, [r7, #8]
 800d006:	607a      	str	r2, [r7, #4]
 800d008:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d00e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d010:	2b00      	cmp	r3, #0
 800d012:	d10a      	bne.n	800d02a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d014:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d018:	f383 8811 	msr	BASEPRI, r3
 800d01c:	f3bf 8f6f 	isb	sy
 800d020:	f3bf 8f4f 	dsb	sy
 800d024:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d026:	bf00      	nop
 800d028:	e7fe      	b.n	800d028 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d103      	bne.n	800d038 <xQueueGenericSendFromISR+0x3c>
 800d030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d034:	2b00      	cmp	r3, #0
 800d036:	d101      	bne.n	800d03c <xQueueGenericSendFromISR+0x40>
 800d038:	2301      	movs	r3, #1
 800d03a:	e000      	b.n	800d03e <xQueueGenericSendFromISR+0x42>
 800d03c:	2300      	movs	r3, #0
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d10a      	bne.n	800d058 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d042:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d046:	f383 8811 	msr	BASEPRI, r3
 800d04a:	f3bf 8f6f 	isb	sy
 800d04e:	f3bf 8f4f 	dsb	sy
 800d052:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d054:	bf00      	nop
 800d056:	e7fe      	b.n	800d056 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	2b02      	cmp	r3, #2
 800d05c:	d103      	bne.n	800d066 <xQueueGenericSendFromISR+0x6a>
 800d05e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d062:	2b01      	cmp	r3, #1
 800d064:	d101      	bne.n	800d06a <xQueueGenericSendFromISR+0x6e>
 800d066:	2301      	movs	r3, #1
 800d068:	e000      	b.n	800d06c <xQueueGenericSendFromISR+0x70>
 800d06a:	2300      	movs	r3, #0
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d10a      	bne.n	800d086 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d074:	f383 8811 	msr	BASEPRI, r3
 800d078:	f3bf 8f6f 	isb	sy
 800d07c:	f3bf 8f4f 	dsb	sy
 800d080:	623b      	str	r3, [r7, #32]
}
 800d082:	bf00      	nop
 800d084:	e7fe      	b.n	800d084 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d086:	f002 fcf7 	bl	800fa78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d08a:	f3ef 8211 	mrs	r2, BASEPRI
 800d08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d092:	f383 8811 	msr	BASEPRI, r3
 800d096:	f3bf 8f6f 	isb	sy
 800d09a:	f3bf 8f4f 	dsb	sy
 800d09e:	61fa      	str	r2, [r7, #28]
 800d0a0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d0a2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d0a4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d0a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	d302      	bcc.n	800d0b8 <xQueueGenericSendFromISR+0xbc>
 800d0b2:	683b      	ldr	r3, [r7, #0]
 800d0b4:	2b02      	cmp	r3, #2
 800d0b6:	d12f      	bne.n	800d118 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d0be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d0c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d0c8:	683a      	ldr	r2, [r7, #0]
 800d0ca:	68b9      	ldr	r1, [r7, #8]
 800d0cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d0ce:	f000 fa58 	bl	800d582 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d0d2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d0d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0da:	d112      	bne.n	800d102 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d0dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d016      	beq.n	800d112 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d0e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0e6:	3324      	adds	r3, #36	; 0x24
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	f001 f8f9 	bl	800e2e0 <xTaskRemoveFromEventList>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d00e      	beq.n	800d112 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d00b      	beq.n	800d112 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2201      	movs	r2, #1
 800d0fe:	601a      	str	r2, [r3, #0]
 800d100:	e007      	b.n	800d112 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d102:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d106:	3301      	adds	r3, #1
 800d108:	b2db      	uxtb	r3, r3
 800d10a:	b25a      	sxtb	r2, r3
 800d10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d10e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d112:	2301      	movs	r3, #1
 800d114:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d116:	e001      	b.n	800d11c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d118:	2300      	movs	r3, #0
 800d11a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d11c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d11e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d126:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d12a:	4618      	mov	r0, r3
 800d12c:	3740      	adds	r7, #64	; 0x40
 800d12e:	46bd      	mov	sp, r7
 800d130:	bd80      	pop	{r7, pc}
	...

0800d134 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b08c      	sub	sp, #48	; 0x30
 800d138:	af00      	add	r7, sp, #0
 800d13a:	60f8      	str	r0, [r7, #12]
 800d13c:	60b9      	str	r1, [r7, #8]
 800d13e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d140:	2300      	movs	r3, #0
 800d142:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d10a      	bne.n	800d164 <xQueueReceive+0x30>
	__asm volatile
 800d14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d152:	f383 8811 	msr	BASEPRI, r3
 800d156:	f3bf 8f6f 	isb	sy
 800d15a:	f3bf 8f4f 	dsb	sy
 800d15e:	623b      	str	r3, [r7, #32]
}
 800d160:	bf00      	nop
 800d162:	e7fe      	b.n	800d162 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d164:	68bb      	ldr	r3, [r7, #8]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d103      	bne.n	800d172 <xQueueReceive+0x3e>
 800d16a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d16c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d101      	bne.n	800d176 <xQueueReceive+0x42>
 800d172:	2301      	movs	r3, #1
 800d174:	e000      	b.n	800d178 <xQueueReceive+0x44>
 800d176:	2300      	movs	r3, #0
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d10a      	bne.n	800d192 <xQueueReceive+0x5e>
	__asm volatile
 800d17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d180:	f383 8811 	msr	BASEPRI, r3
 800d184:	f3bf 8f6f 	isb	sy
 800d188:	f3bf 8f4f 	dsb	sy
 800d18c:	61fb      	str	r3, [r7, #28]
}
 800d18e:	bf00      	nop
 800d190:	e7fe      	b.n	800d190 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d192:	f001 fa77 	bl	800e684 <xTaskGetSchedulerState>
 800d196:	4603      	mov	r3, r0
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d102      	bne.n	800d1a2 <xQueueReceive+0x6e>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d101      	bne.n	800d1a6 <xQueueReceive+0x72>
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	e000      	b.n	800d1a8 <xQueueReceive+0x74>
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d10a      	bne.n	800d1c2 <xQueueReceive+0x8e>
	__asm volatile
 800d1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b0:	f383 8811 	msr	BASEPRI, r3
 800d1b4:	f3bf 8f6f 	isb	sy
 800d1b8:	f3bf 8f4f 	dsb	sy
 800d1bc:	61bb      	str	r3, [r7, #24]
}
 800d1be:	bf00      	nop
 800d1c0:	e7fe      	b.n	800d1c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d1c2:	f002 fb77 	bl	800f8b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d1c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d1cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d01f      	beq.n	800d212 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d1d2:	68b9      	ldr	r1, [r7, #8]
 800d1d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1d6:	f000 fa3e 	bl	800d656 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1dc:	1e5a      	subs	r2, r3, #1
 800d1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1e4:	691b      	ldr	r3, [r3, #16]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d00f      	beq.n	800d20a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1ec:	3310      	adds	r3, #16
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f001 f876 	bl	800e2e0 <xTaskRemoveFromEventList>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d007      	beq.n	800d20a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d1fa:	4b3d      	ldr	r3, [pc, #244]	; (800d2f0 <xQueueReceive+0x1bc>)
 800d1fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d200:	601a      	str	r2, [r3, #0]
 800d202:	f3bf 8f4f 	dsb	sy
 800d206:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d20a:	f002 fb83 	bl	800f914 <vPortExitCritical>
				return pdPASS;
 800d20e:	2301      	movs	r3, #1
 800d210:	e069      	b.n	800d2e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d103      	bne.n	800d220 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d218:	f002 fb7c 	bl	800f914 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d21c:	2300      	movs	r3, #0
 800d21e:	e062      	b.n	800d2e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d222:	2b00      	cmp	r3, #0
 800d224:	d106      	bne.n	800d234 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d226:	f107 0310 	add.w	r3, r7, #16
 800d22a:	4618      	mov	r0, r3
 800d22c:	f001 f8bc 	bl	800e3a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d230:	2301      	movs	r3, #1
 800d232:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d234:	f002 fb6e 	bl	800f914 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d238:	f000 fe16 	bl	800de68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d23c:	f002 fb3a 	bl	800f8b4 <vPortEnterCritical>
 800d240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d242:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d246:	b25b      	sxtb	r3, r3
 800d248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d24c:	d103      	bne.n	800d256 <xQueueReceive+0x122>
 800d24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d250:	2200      	movs	r2, #0
 800d252:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d258:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d25c:	b25b      	sxtb	r3, r3
 800d25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d262:	d103      	bne.n	800d26c <xQueueReceive+0x138>
 800d264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d266:	2200      	movs	r2, #0
 800d268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d26c:	f002 fb52 	bl	800f914 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d270:	1d3a      	adds	r2, r7, #4
 800d272:	f107 0310 	add.w	r3, r7, #16
 800d276:	4611      	mov	r1, r2
 800d278:	4618      	mov	r0, r3
 800d27a:	f001 f8ab 	bl	800e3d4 <xTaskCheckForTimeOut>
 800d27e:	4603      	mov	r3, r0
 800d280:	2b00      	cmp	r3, #0
 800d282:	d123      	bne.n	800d2cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d286:	f000 fa5e 	bl	800d746 <prvIsQueueEmpty>
 800d28a:	4603      	mov	r3, r0
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d017      	beq.n	800d2c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d292:	3324      	adds	r3, #36	; 0x24
 800d294:	687a      	ldr	r2, [r7, #4]
 800d296:	4611      	mov	r1, r2
 800d298:	4618      	mov	r0, r3
 800d29a:	f000 ffd1 	bl	800e240 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d29e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d2a0:	f000 f9ff 	bl	800d6a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d2a4:	f000 fdee 	bl	800de84 <xTaskResumeAll>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d189      	bne.n	800d1c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d2ae:	4b10      	ldr	r3, [pc, #64]	; (800d2f0 <xQueueReceive+0x1bc>)
 800d2b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2b4:	601a      	str	r2, [r3, #0]
 800d2b6:	f3bf 8f4f 	dsb	sy
 800d2ba:	f3bf 8f6f 	isb	sy
 800d2be:	e780      	b.n	800d1c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d2c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d2c2:	f000 f9ee 	bl	800d6a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d2c6:	f000 fddd 	bl	800de84 <xTaskResumeAll>
 800d2ca:	e77a      	b.n	800d1c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d2cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d2ce:	f000 f9e8 	bl	800d6a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d2d2:	f000 fdd7 	bl	800de84 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d2d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d2d8:	f000 fa35 	bl	800d746 <prvIsQueueEmpty>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	f43f af6f 	beq.w	800d1c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d2e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3730      	adds	r7, #48	; 0x30
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
 800d2ee:	bf00      	nop
 800d2f0:	e000ed04 	.word	0xe000ed04

0800d2f4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b08e      	sub	sp, #56	; 0x38
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
 800d2fc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d2fe:	2300      	movs	r3, #0
 800d300:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d306:	2300      	movs	r3, #0
 800d308:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d30a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d10a      	bne.n	800d326 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800d310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d314:	f383 8811 	msr	BASEPRI, r3
 800d318:	f3bf 8f6f 	isb	sy
 800d31c:	f3bf 8f4f 	dsb	sy
 800d320:	623b      	str	r3, [r7, #32]
}
 800d322:	bf00      	nop
 800d324:	e7fe      	b.n	800d324 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00a      	beq.n	800d344 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800d32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d332:	f383 8811 	msr	BASEPRI, r3
 800d336:	f3bf 8f6f 	isb	sy
 800d33a:	f3bf 8f4f 	dsb	sy
 800d33e:	61fb      	str	r3, [r7, #28]
}
 800d340:	bf00      	nop
 800d342:	e7fe      	b.n	800d342 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d344:	f001 f99e 	bl	800e684 <xTaskGetSchedulerState>
 800d348:	4603      	mov	r3, r0
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d102      	bne.n	800d354 <xQueueSemaphoreTake+0x60>
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d101      	bne.n	800d358 <xQueueSemaphoreTake+0x64>
 800d354:	2301      	movs	r3, #1
 800d356:	e000      	b.n	800d35a <xQueueSemaphoreTake+0x66>
 800d358:	2300      	movs	r3, #0
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d10a      	bne.n	800d374 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800d35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d362:	f383 8811 	msr	BASEPRI, r3
 800d366:	f3bf 8f6f 	isb	sy
 800d36a:	f3bf 8f4f 	dsb	sy
 800d36e:	61bb      	str	r3, [r7, #24]
}
 800d370:	bf00      	nop
 800d372:	e7fe      	b.n	800d372 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d374:	f002 fa9e 	bl	800f8b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d37a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d37c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d380:	2b00      	cmp	r3, #0
 800d382:	d024      	beq.n	800d3ce <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d386:	1e5a      	subs	r2, r3, #1
 800d388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d38a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d104      	bne.n	800d39e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d394:	f001 faec 	bl	800e970 <pvTaskIncrementMutexHeldCount>
 800d398:	4602      	mov	r2, r0
 800d39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d39c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d39e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3a0:	691b      	ldr	r3, [r3, #16]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d00f      	beq.n	800d3c6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d3a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3a8:	3310      	adds	r3, #16
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f000 ff98 	bl	800e2e0 <xTaskRemoveFromEventList>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d007      	beq.n	800d3c6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d3b6:	4b54      	ldr	r3, [pc, #336]	; (800d508 <xQueueSemaphoreTake+0x214>)
 800d3b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3bc:	601a      	str	r2, [r3, #0]
 800d3be:	f3bf 8f4f 	dsb	sy
 800d3c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d3c6:	f002 faa5 	bl	800f914 <vPortExitCritical>
				return pdPASS;
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	e097      	b.n	800d4fe <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d111      	bne.n	800d3f8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d3d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d00a      	beq.n	800d3f0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800d3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3de:	f383 8811 	msr	BASEPRI, r3
 800d3e2:	f3bf 8f6f 	isb	sy
 800d3e6:	f3bf 8f4f 	dsb	sy
 800d3ea:	617b      	str	r3, [r7, #20]
}
 800d3ec:	bf00      	nop
 800d3ee:	e7fe      	b.n	800d3ee <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d3f0:	f002 fa90 	bl	800f914 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	e082      	b.n	800d4fe <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d3f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d106      	bne.n	800d40c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d3fe:	f107 030c 	add.w	r3, r7, #12
 800d402:	4618      	mov	r0, r3
 800d404:	f000 ffd0 	bl	800e3a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d408:	2301      	movs	r3, #1
 800d40a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d40c:	f002 fa82 	bl	800f914 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d410:	f000 fd2a 	bl	800de68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d414:	f002 fa4e 	bl	800f8b4 <vPortEnterCritical>
 800d418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d41a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d41e:	b25b      	sxtb	r3, r3
 800d420:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d424:	d103      	bne.n	800d42e <xQueueSemaphoreTake+0x13a>
 800d426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d428:	2200      	movs	r2, #0
 800d42a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d430:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d434:	b25b      	sxtb	r3, r3
 800d436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d43a:	d103      	bne.n	800d444 <xQueueSemaphoreTake+0x150>
 800d43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d43e:	2200      	movs	r2, #0
 800d440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d444:	f002 fa66 	bl	800f914 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d448:	463a      	mov	r2, r7
 800d44a:	f107 030c 	add.w	r3, r7, #12
 800d44e:	4611      	mov	r1, r2
 800d450:	4618      	mov	r0, r3
 800d452:	f000 ffbf 	bl	800e3d4 <xTaskCheckForTimeOut>
 800d456:	4603      	mov	r3, r0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d132      	bne.n	800d4c2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d45c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d45e:	f000 f972 	bl	800d746 <prvIsQueueEmpty>
 800d462:	4603      	mov	r3, r0
 800d464:	2b00      	cmp	r3, #0
 800d466:	d026      	beq.n	800d4b6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d109      	bne.n	800d484 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800d470:	f002 fa20 	bl	800f8b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d476:	689b      	ldr	r3, [r3, #8]
 800d478:	4618      	mov	r0, r3
 800d47a:	f001 f921 	bl	800e6c0 <xTaskPriorityInherit>
 800d47e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800d480:	f002 fa48 	bl	800f914 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d486:	3324      	adds	r3, #36	; 0x24
 800d488:	683a      	ldr	r2, [r7, #0]
 800d48a:	4611      	mov	r1, r2
 800d48c:	4618      	mov	r0, r3
 800d48e:	f000 fed7 	bl	800e240 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d492:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d494:	f000 f905 	bl	800d6a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d498:	f000 fcf4 	bl	800de84 <xTaskResumeAll>
 800d49c:	4603      	mov	r3, r0
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	f47f af68 	bne.w	800d374 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800d4a4:	4b18      	ldr	r3, [pc, #96]	; (800d508 <xQueueSemaphoreTake+0x214>)
 800d4a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4aa:	601a      	str	r2, [r3, #0]
 800d4ac:	f3bf 8f4f 	dsb	sy
 800d4b0:	f3bf 8f6f 	isb	sy
 800d4b4:	e75e      	b.n	800d374 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d4b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d4b8:	f000 f8f3 	bl	800d6a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d4bc:	f000 fce2 	bl	800de84 <xTaskResumeAll>
 800d4c0:	e758      	b.n	800d374 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d4c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d4c4:	f000 f8ed 	bl	800d6a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d4c8:	f000 fcdc 	bl	800de84 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d4cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d4ce:	f000 f93a 	bl	800d746 <prvIsQueueEmpty>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	f43f af4d 	beq.w	800d374 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d00d      	beq.n	800d4fc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800d4e0:	f002 f9e8 	bl	800f8b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d4e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d4e6:	f000 f834 	bl	800d552 <prvGetDisinheritPriorityAfterTimeout>
 800d4ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d4ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4ee:	689b      	ldr	r3, [r3, #8]
 800d4f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f001 f9ba 	bl	800e86c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d4f8:	f002 fa0c 	bl	800f914 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d4fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d4fe:	4618      	mov	r0, r3
 800d500:	3738      	adds	r7, #56	; 0x38
 800d502:	46bd      	mov	sp, r7
 800d504:	bd80      	pop	{r7, pc}
 800d506:	bf00      	nop
 800d508:	e000ed04 	.word	0xe000ed04

0800d50c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b084      	sub	sp, #16
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d10a      	bne.n	800d534 <vQueueDelete+0x28>
	__asm volatile
 800d51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d522:	f383 8811 	msr	BASEPRI, r3
 800d526:	f3bf 8f6f 	isb	sy
 800d52a:	f3bf 8f4f 	dsb	sy
 800d52e:	60bb      	str	r3, [r7, #8]
}
 800d530:	bf00      	nop
 800d532:	e7fe      	b.n	800d532 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d534:	68f8      	ldr	r0, [r7, #12]
 800d536:	f000 f95f 	bl	800d7f8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d540:	2b00      	cmp	r3, #0
 800d542:	d102      	bne.n	800d54a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800d544:	68f8      	ldr	r0, [r7, #12]
 800d546:	f002 fba3 	bl	800fc90 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d54a:	bf00      	nop
 800d54c:	3710      	adds	r7, #16
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}

0800d552 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d552:	b480      	push	{r7}
 800d554:	b085      	sub	sp, #20
 800d556:	af00      	add	r7, sp, #0
 800d558:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d006      	beq.n	800d570 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800d56c:	60fb      	str	r3, [r7, #12]
 800d56e:	e001      	b.n	800d574 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d570:	2300      	movs	r3, #0
 800d572:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d574:	68fb      	ldr	r3, [r7, #12]
	}
 800d576:	4618      	mov	r0, r3
 800d578:	3714      	adds	r7, #20
 800d57a:	46bd      	mov	sp, r7
 800d57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d580:	4770      	bx	lr

0800d582 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d582:	b580      	push	{r7, lr}
 800d584:	b086      	sub	sp, #24
 800d586:	af00      	add	r7, sp, #0
 800d588:	60f8      	str	r0, [r7, #12]
 800d58a:	60b9      	str	r1, [r7, #8]
 800d58c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d58e:	2300      	movs	r3, #0
 800d590:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d596:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d10d      	bne.n	800d5bc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d14d      	bne.n	800d644 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	689b      	ldr	r3, [r3, #8]
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	f001 f8ef 	bl	800e790 <xTaskPriorityDisinherit>
 800d5b2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	609a      	str	r2, [r3, #8]
 800d5ba:	e043      	b.n	800d644 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d119      	bne.n	800d5f6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	6858      	ldr	r0, [r3, #4]
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ca:	461a      	mov	r2, r3
 800d5cc:	68b9      	ldr	r1, [r7, #8]
 800d5ce:	f002 fda0 	bl	8010112 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	685a      	ldr	r2, [r3, #4]
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5da:	441a      	add	r2, r3
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	685a      	ldr	r2, [r3, #4]
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	689b      	ldr	r3, [r3, #8]
 800d5e8:	429a      	cmp	r2, r3
 800d5ea:	d32b      	bcc.n	800d644 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	681a      	ldr	r2, [r3, #0]
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	605a      	str	r2, [r3, #4]
 800d5f4:	e026      	b.n	800d644 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	68d8      	ldr	r0, [r3, #12]
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5fe:	461a      	mov	r2, r3
 800d600:	68b9      	ldr	r1, [r7, #8]
 800d602:	f002 fd86 	bl	8010112 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	68da      	ldr	r2, [r3, #12]
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d60e:	425b      	negs	r3, r3
 800d610:	441a      	add	r2, r3
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	68da      	ldr	r2, [r3, #12]
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d207      	bcs.n	800d632 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	689a      	ldr	r2, [r3, #8]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d62a:	425b      	negs	r3, r3
 800d62c:	441a      	add	r2, r3
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	2b02      	cmp	r3, #2
 800d636:	d105      	bne.n	800d644 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d638:	693b      	ldr	r3, [r7, #16]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d002      	beq.n	800d644 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	3b01      	subs	r3, #1
 800d642:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d644:	693b      	ldr	r3, [r7, #16]
 800d646:	1c5a      	adds	r2, r3, #1
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d64c:	697b      	ldr	r3, [r7, #20]
}
 800d64e:	4618      	mov	r0, r3
 800d650:	3718      	adds	r7, #24
 800d652:	46bd      	mov	sp, r7
 800d654:	bd80      	pop	{r7, pc}

0800d656 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d656:	b580      	push	{r7, lr}
 800d658:	b082      	sub	sp, #8
 800d65a:	af00      	add	r7, sp, #0
 800d65c:	6078      	str	r0, [r7, #4]
 800d65e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d664:	2b00      	cmp	r3, #0
 800d666:	d018      	beq.n	800d69a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	68da      	ldr	r2, [r3, #12]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d670:	441a      	add	r2, r3
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	68da      	ldr	r2, [r3, #12]
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	689b      	ldr	r3, [r3, #8]
 800d67e:	429a      	cmp	r2, r3
 800d680:	d303      	bcc.n	800d68a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	681a      	ldr	r2, [r3, #0]
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	68d9      	ldr	r1, [r3, #12]
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d692:	461a      	mov	r2, r3
 800d694:	6838      	ldr	r0, [r7, #0]
 800d696:	f002 fd3c 	bl	8010112 <memcpy>
	}
}
 800d69a:	bf00      	nop
 800d69c:	3708      	adds	r7, #8
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}

0800d6a2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d6a2:	b580      	push	{r7, lr}
 800d6a4:	b084      	sub	sp, #16
 800d6a6:	af00      	add	r7, sp, #0
 800d6a8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d6aa:	f002 f903 	bl	800f8b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d6b4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d6b6:	e011      	b.n	800d6dc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d012      	beq.n	800d6e6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	3324      	adds	r3, #36	; 0x24
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	f000 fe0b 	bl	800e2e0 <xTaskRemoveFromEventList>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d001      	beq.n	800d6d4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d6d0:	f000 fee2 	bl	800e498 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d6d4:	7bfb      	ldrb	r3, [r7, #15]
 800d6d6:	3b01      	subs	r3, #1
 800d6d8:	b2db      	uxtb	r3, r3
 800d6da:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d6dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	dce9      	bgt.n	800d6b8 <prvUnlockQueue+0x16>
 800d6e4:	e000      	b.n	800d6e8 <prvUnlockQueue+0x46>
					break;
 800d6e6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	22ff      	movs	r2, #255	; 0xff
 800d6ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d6f0:	f002 f910 	bl	800f914 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d6f4:	f002 f8de 	bl	800f8b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d6fe:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d700:	e011      	b.n	800d726 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	691b      	ldr	r3, [r3, #16]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d012      	beq.n	800d730 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	3310      	adds	r3, #16
 800d70e:	4618      	mov	r0, r3
 800d710:	f000 fde6 	bl	800e2e0 <xTaskRemoveFromEventList>
 800d714:	4603      	mov	r3, r0
 800d716:	2b00      	cmp	r3, #0
 800d718:	d001      	beq.n	800d71e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d71a:	f000 febd 	bl	800e498 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d71e:	7bbb      	ldrb	r3, [r7, #14]
 800d720:	3b01      	subs	r3, #1
 800d722:	b2db      	uxtb	r3, r3
 800d724:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d726:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	dce9      	bgt.n	800d702 <prvUnlockQueue+0x60>
 800d72e:	e000      	b.n	800d732 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d730:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	22ff      	movs	r2, #255	; 0xff
 800d736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d73a:	f002 f8eb 	bl	800f914 <vPortExitCritical>
}
 800d73e:	bf00      	nop
 800d740:	3710      	adds	r7, #16
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}

0800d746 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d746:	b580      	push	{r7, lr}
 800d748:	b084      	sub	sp, #16
 800d74a:	af00      	add	r7, sp, #0
 800d74c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d74e:	f002 f8b1 	bl	800f8b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d756:	2b00      	cmp	r3, #0
 800d758:	d102      	bne.n	800d760 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d75a:	2301      	movs	r3, #1
 800d75c:	60fb      	str	r3, [r7, #12]
 800d75e:	e001      	b.n	800d764 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d760:	2300      	movs	r3, #0
 800d762:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d764:	f002 f8d6 	bl	800f914 <vPortExitCritical>

	return xReturn;
 800d768:	68fb      	ldr	r3, [r7, #12]
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	3710      	adds	r7, #16
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}

0800d772 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d772:	b580      	push	{r7, lr}
 800d774:	b084      	sub	sp, #16
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d77a:	f002 f89b 	bl	800f8b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d786:	429a      	cmp	r2, r3
 800d788:	d102      	bne.n	800d790 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d78a:	2301      	movs	r3, #1
 800d78c:	60fb      	str	r3, [r7, #12]
 800d78e:	e001      	b.n	800d794 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d790:	2300      	movs	r3, #0
 800d792:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d794:	f002 f8be 	bl	800f914 <vPortExitCritical>

	return xReturn;
 800d798:	68fb      	ldr	r3, [r7, #12]
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	3710      	adds	r7, #16
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}
	...

0800d7a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b085      	sub	sp, #20
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
 800d7ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	60fb      	str	r3, [r7, #12]
 800d7b2:	e014      	b.n	800d7de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d7b4:	4a0f      	ldr	r2, [pc, #60]	; (800d7f4 <vQueueAddToRegistry+0x50>)
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d10b      	bne.n	800d7d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d7c0:	490c      	ldr	r1, [pc, #48]	; (800d7f4 <vQueueAddToRegistry+0x50>)
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	683a      	ldr	r2, [r7, #0]
 800d7c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d7ca:	4a0a      	ldr	r2, [pc, #40]	; (800d7f4 <vQueueAddToRegistry+0x50>)
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	00db      	lsls	r3, r3, #3
 800d7d0:	4413      	add	r3, r2
 800d7d2:	687a      	ldr	r2, [r7, #4]
 800d7d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d7d6:	e006      	b.n	800d7e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	3301      	adds	r3, #1
 800d7dc:	60fb      	str	r3, [r7, #12]
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	2b07      	cmp	r3, #7
 800d7e2:	d9e7      	bls.n	800d7b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d7e4:	bf00      	nop
 800d7e6:	bf00      	nop
 800d7e8:	3714      	adds	r7, #20
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f0:	4770      	bx	lr
 800d7f2:	bf00      	nop
 800d7f4:	200018c8 	.word	0x200018c8

0800d7f8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b085      	sub	sp, #20
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d800:	2300      	movs	r3, #0
 800d802:	60fb      	str	r3, [r7, #12]
 800d804:	e016      	b.n	800d834 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d806:	4a10      	ldr	r2, [pc, #64]	; (800d848 <vQueueUnregisterQueue+0x50>)
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	00db      	lsls	r3, r3, #3
 800d80c:	4413      	add	r3, r2
 800d80e:	685b      	ldr	r3, [r3, #4]
 800d810:	687a      	ldr	r2, [r7, #4]
 800d812:	429a      	cmp	r2, r3
 800d814:	d10b      	bne.n	800d82e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d816:	4a0c      	ldr	r2, [pc, #48]	; (800d848 <vQueueUnregisterQueue+0x50>)
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	2100      	movs	r1, #0
 800d81c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d820:	4a09      	ldr	r2, [pc, #36]	; (800d848 <vQueueUnregisterQueue+0x50>)
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	00db      	lsls	r3, r3, #3
 800d826:	4413      	add	r3, r2
 800d828:	2200      	movs	r2, #0
 800d82a:	605a      	str	r2, [r3, #4]
				break;
 800d82c:	e006      	b.n	800d83c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	3301      	adds	r3, #1
 800d832:	60fb      	str	r3, [r7, #12]
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2b07      	cmp	r3, #7
 800d838:	d9e5      	bls.n	800d806 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d83a:	bf00      	nop
 800d83c:	bf00      	nop
 800d83e:	3714      	adds	r7, #20
 800d840:	46bd      	mov	sp, r7
 800d842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d846:	4770      	bx	lr
 800d848:	200018c8 	.word	0x200018c8

0800d84c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b086      	sub	sp, #24
 800d850:	af00      	add	r7, sp, #0
 800d852:	60f8      	str	r0, [r7, #12]
 800d854:	60b9      	str	r1, [r7, #8]
 800d856:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d85c:	f002 f82a 	bl	800f8b4 <vPortEnterCritical>
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d866:	b25b      	sxtb	r3, r3
 800d868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d86c:	d103      	bne.n	800d876 <vQueueWaitForMessageRestricted+0x2a>
 800d86e:	697b      	ldr	r3, [r7, #20]
 800d870:	2200      	movs	r2, #0
 800d872:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d876:	697b      	ldr	r3, [r7, #20]
 800d878:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d87c:	b25b      	sxtb	r3, r3
 800d87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d882:	d103      	bne.n	800d88c <vQueueWaitForMessageRestricted+0x40>
 800d884:	697b      	ldr	r3, [r7, #20]
 800d886:	2200      	movs	r2, #0
 800d888:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d88c:	f002 f842 	bl	800f914 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d894:	2b00      	cmp	r3, #0
 800d896:	d106      	bne.n	800d8a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d898:	697b      	ldr	r3, [r7, #20]
 800d89a:	3324      	adds	r3, #36	; 0x24
 800d89c:	687a      	ldr	r2, [r7, #4]
 800d89e:	68b9      	ldr	r1, [r7, #8]
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	f000 fcf1 	bl	800e288 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d8a6:	6978      	ldr	r0, [r7, #20]
 800d8a8:	f7ff fefb 	bl	800d6a2 <prvUnlockQueue>
	}
 800d8ac:	bf00      	nop
 800d8ae:	3718      	adds	r7, #24
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd80      	pop	{r7, pc}

0800d8b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b08e      	sub	sp, #56	; 0x38
 800d8b8:	af04      	add	r7, sp, #16
 800d8ba:	60f8      	str	r0, [r7, #12]
 800d8bc:	60b9      	str	r1, [r7, #8]
 800d8be:	607a      	str	r2, [r7, #4]
 800d8c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d8c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d10a      	bne.n	800d8de <xTaskCreateStatic+0x2a>
	__asm volatile
 800d8c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8cc:	f383 8811 	msr	BASEPRI, r3
 800d8d0:	f3bf 8f6f 	isb	sy
 800d8d4:	f3bf 8f4f 	dsb	sy
 800d8d8:	623b      	str	r3, [r7, #32]
}
 800d8da:	bf00      	nop
 800d8dc:	e7fe      	b.n	800d8dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d10a      	bne.n	800d8fa <xTaskCreateStatic+0x46>
	__asm volatile
 800d8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8e8:	f383 8811 	msr	BASEPRI, r3
 800d8ec:	f3bf 8f6f 	isb	sy
 800d8f0:	f3bf 8f4f 	dsb	sy
 800d8f4:	61fb      	str	r3, [r7, #28]
}
 800d8f6:	bf00      	nop
 800d8f8:	e7fe      	b.n	800d8f8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d8fa:	23bc      	movs	r3, #188	; 0xbc
 800d8fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d8fe:	693b      	ldr	r3, [r7, #16]
 800d900:	2bbc      	cmp	r3, #188	; 0xbc
 800d902:	d00a      	beq.n	800d91a <xTaskCreateStatic+0x66>
	__asm volatile
 800d904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d908:	f383 8811 	msr	BASEPRI, r3
 800d90c:	f3bf 8f6f 	isb	sy
 800d910:	f3bf 8f4f 	dsb	sy
 800d914:	61bb      	str	r3, [r7, #24]
}
 800d916:	bf00      	nop
 800d918:	e7fe      	b.n	800d918 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d91a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d01e      	beq.n	800d960 <xTaskCreateStatic+0xac>
 800d922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d924:	2b00      	cmp	r3, #0
 800d926:	d01b      	beq.n	800d960 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d92a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d92e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d930:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d934:	2202      	movs	r2, #2
 800d936:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d93a:	2300      	movs	r3, #0
 800d93c:	9303      	str	r3, [sp, #12]
 800d93e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d940:	9302      	str	r3, [sp, #8]
 800d942:	f107 0314 	add.w	r3, r7, #20
 800d946:	9301      	str	r3, [sp, #4]
 800d948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d94a:	9300      	str	r3, [sp, #0]
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	687a      	ldr	r2, [r7, #4]
 800d950:	68b9      	ldr	r1, [r7, #8]
 800d952:	68f8      	ldr	r0, [r7, #12]
 800d954:	f000 f850 	bl	800d9f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d958:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d95a:	f000 f8f3 	bl	800db44 <prvAddNewTaskToReadyList>
 800d95e:	e001      	b.n	800d964 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d960:	2300      	movs	r3, #0
 800d962:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d964:	697b      	ldr	r3, [r7, #20]
	}
 800d966:	4618      	mov	r0, r3
 800d968:	3728      	adds	r7, #40	; 0x28
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}

0800d96e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d96e:	b580      	push	{r7, lr}
 800d970:	b08c      	sub	sp, #48	; 0x30
 800d972:	af04      	add	r7, sp, #16
 800d974:	60f8      	str	r0, [r7, #12]
 800d976:	60b9      	str	r1, [r7, #8]
 800d978:	603b      	str	r3, [r7, #0]
 800d97a:	4613      	mov	r3, r2
 800d97c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d97e:	88fb      	ldrh	r3, [r7, #6]
 800d980:	009b      	lsls	r3, r3, #2
 800d982:	4618      	mov	r0, r3
 800d984:	f002 f8b8 	bl	800faf8 <pvPortMalloc>
 800d988:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d98a:	697b      	ldr	r3, [r7, #20]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d00e      	beq.n	800d9ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d990:	20bc      	movs	r0, #188	; 0xbc
 800d992:	f002 f8b1 	bl	800faf8 <pvPortMalloc>
 800d996:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d998:	69fb      	ldr	r3, [r7, #28]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d003      	beq.n	800d9a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d99e:	69fb      	ldr	r3, [r7, #28]
 800d9a0:	697a      	ldr	r2, [r7, #20]
 800d9a2:	631a      	str	r2, [r3, #48]	; 0x30
 800d9a4:	e005      	b.n	800d9b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d9a6:	6978      	ldr	r0, [r7, #20]
 800d9a8:	f002 f972 	bl	800fc90 <vPortFree>
 800d9ac:	e001      	b.n	800d9b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d9b2:	69fb      	ldr	r3, [r7, #28]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d017      	beq.n	800d9e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d9b8:	69fb      	ldr	r3, [r7, #28]
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d9c0:	88fa      	ldrh	r2, [r7, #6]
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	9303      	str	r3, [sp, #12]
 800d9c6:	69fb      	ldr	r3, [r7, #28]
 800d9c8:	9302      	str	r3, [sp, #8]
 800d9ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9cc:	9301      	str	r3, [sp, #4]
 800d9ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	68b9      	ldr	r1, [r7, #8]
 800d9d6:	68f8      	ldr	r0, [r7, #12]
 800d9d8:	f000 f80e 	bl	800d9f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d9dc:	69f8      	ldr	r0, [r7, #28]
 800d9de:	f000 f8b1 	bl	800db44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	61bb      	str	r3, [r7, #24]
 800d9e6:	e002      	b.n	800d9ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d9e8:	f04f 33ff 	mov.w	r3, #4294967295
 800d9ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d9ee:	69bb      	ldr	r3, [r7, #24]
	}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	3720      	adds	r7, #32
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}

0800d9f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b088      	sub	sp, #32
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	60f8      	str	r0, [r7, #12]
 800da00:	60b9      	str	r1, [r7, #8]
 800da02:	607a      	str	r2, [r7, #4]
 800da04:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800da06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da08:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	009b      	lsls	r3, r3, #2
 800da0e:	461a      	mov	r2, r3
 800da10:	21a5      	movs	r1, #165	; 0xa5
 800da12:	f002 fb8c 	bl	801012e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800da16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800da20:	3b01      	subs	r3, #1
 800da22:	009b      	lsls	r3, r3, #2
 800da24:	4413      	add	r3, r2
 800da26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800da28:	69bb      	ldr	r3, [r7, #24]
 800da2a:	f023 0307 	bic.w	r3, r3, #7
 800da2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	f003 0307 	and.w	r3, r3, #7
 800da36:	2b00      	cmp	r3, #0
 800da38:	d00a      	beq.n	800da50 <prvInitialiseNewTask+0x58>
	__asm volatile
 800da3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da3e:	f383 8811 	msr	BASEPRI, r3
 800da42:	f3bf 8f6f 	isb	sy
 800da46:	f3bf 8f4f 	dsb	sy
 800da4a:	617b      	str	r3, [r7, #20]
}
 800da4c:	bf00      	nop
 800da4e:	e7fe      	b.n	800da4e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d01f      	beq.n	800da96 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800da56:	2300      	movs	r3, #0
 800da58:	61fb      	str	r3, [r7, #28]
 800da5a:	e012      	b.n	800da82 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800da5c:	68ba      	ldr	r2, [r7, #8]
 800da5e:	69fb      	ldr	r3, [r7, #28]
 800da60:	4413      	add	r3, r2
 800da62:	7819      	ldrb	r1, [r3, #0]
 800da64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800da66:	69fb      	ldr	r3, [r7, #28]
 800da68:	4413      	add	r3, r2
 800da6a:	3334      	adds	r3, #52	; 0x34
 800da6c:	460a      	mov	r2, r1
 800da6e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800da70:	68ba      	ldr	r2, [r7, #8]
 800da72:	69fb      	ldr	r3, [r7, #28]
 800da74:	4413      	add	r3, r2
 800da76:	781b      	ldrb	r3, [r3, #0]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d006      	beq.n	800da8a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800da7c:	69fb      	ldr	r3, [r7, #28]
 800da7e:	3301      	adds	r3, #1
 800da80:	61fb      	str	r3, [r7, #28]
 800da82:	69fb      	ldr	r3, [r7, #28]
 800da84:	2b0f      	cmp	r3, #15
 800da86:	d9e9      	bls.n	800da5c <prvInitialiseNewTask+0x64>
 800da88:	e000      	b.n	800da8c <prvInitialiseNewTask+0x94>
			{
				break;
 800da8a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800da8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da8e:	2200      	movs	r2, #0
 800da90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800da94:	e003      	b.n	800da9e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800da96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da98:	2200      	movs	r2, #0
 800da9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800da9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daa0:	2b37      	cmp	r3, #55	; 0x37
 800daa2:	d901      	bls.n	800daa8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800daa4:	2337      	movs	r3, #55	; 0x37
 800daa6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800daa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800daac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800daae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dab0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dab2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800dab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dab6:	2200      	movs	r2, #0
 800dab8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800daba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dabc:	3304      	adds	r3, #4
 800dabe:	4618      	mov	r0, r3
 800dac0:	f7fe feac 	bl	800c81c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dac6:	3318      	adds	r3, #24
 800dac8:	4618      	mov	r0, r3
 800daca:	f7fe fea7 	bl	800c81c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dad2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dad6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dadc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dae2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dae6:	2200      	movs	r2, #0
 800dae8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800daec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daee:	2200      	movs	r2, #0
 800daf0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800daf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daf6:	3354      	adds	r3, #84	; 0x54
 800daf8:	2260      	movs	r2, #96	; 0x60
 800dafa:	2100      	movs	r1, #0
 800dafc:	4618      	mov	r0, r3
 800dafe:	f002 fb16 	bl	801012e <memset>
 800db02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db04:	4a0c      	ldr	r2, [pc, #48]	; (800db38 <prvInitialiseNewTask+0x140>)
 800db06:	659a      	str	r2, [r3, #88]	; 0x58
 800db08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db0a:	4a0c      	ldr	r2, [pc, #48]	; (800db3c <prvInitialiseNewTask+0x144>)
 800db0c:	65da      	str	r2, [r3, #92]	; 0x5c
 800db0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db10:	4a0b      	ldr	r2, [pc, #44]	; (800db40 <prvInitialiseNewTask+0x148>)
 800db12:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800db14:	683a      	ldr	r2, [r7, #0]
 800db16:	68f9      	ldr	r1, [r7, #12]
 800db18:	69b8      	ldr	r0, [r7, #24]
 800db1a:	f001 fd9b 	bl	800f654 <pxPortInitialiseStack>
 800db1e:	4602      	mov	r2, r0
 800db20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db22:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800db24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db26:	2b00      	cmp	r3, #0
 800db28:	d002      	beq.n	800db30 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800db2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db2e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db30:	bf00      	nop
 800db32:	3720      	adds	r7, #32
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}
 800db38:	08015454 	.word	0x08015454
 800db3c:	08015474 	.word	0x08015474
 800db40:	08015434 	.word	0x08015434

0800db44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b082      	sub	sp, #8
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800db4c:	f001 feb2 	bl	800f8b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800db50:	4b2d      	ldr	r3, [pc, #180]	; (800dc08 <prvAddNewTaskToReadyList+0xc4>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	3301      	adds	r3, #1
 800db56:	4a2c      	ldr	r2, [pc, #176]	; (800dc08 <prvAddNewTaskToReadyList+0xc4>)
 800db58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800db5a:	4b2c      	ldr	r3, [pc, #176]	; (800dc0c <prvAddNewTaskToReadyList+0xc8>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d109      	bne.n	800db76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800db62:	4a2a      	ldr	r2, [pc, #168]	; (800dc0c <prvAddNewTaskToReadyList+0xc8>)
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800db68:	4b27      	ldr	r3, [pc, #156]	; (800dc08 <prvAddNewTaskToReadyList+0xc4>)
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	2b01      	cmp	r3, #1
 800db6e:	d110      	bne.n	800db92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800db70:	f000 fcb6 	bl	800e4e0 <prvInitialiseTaskLists>
 800db74:	e00d      	b.n	800db92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800db76:	4b26      	ldr	r3, [pc, #152]	; (800dc10 <prvAddNewTaskToReadyList+0xcc>)
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d109      	bne.n	800db92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800db7e:	4b23      	ldr	r3, [pc, #140]	; (800dc0c <prvAddNewTaskToReadyList+0xc8>)
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db88:	429a      	cmp	r2, r3
 800db8a:	d802      	bhi.n	800db92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800db8c:	4a1f      	ldr	r2, [pc, #124]	; (800dc0c <prvAddNewTaskToReadyList+0xc8>)
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800db92:	4b20      	ldr	r3, [pc, #128]	; (800dc14 <prvAddNewTaskToReadyList+0xd0>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	3301      	adds	r3, #1
 800db98:	4a1e      	ldr	r2, [pc, #120]	; (800dc14 <prvAddNewTaskToReadyList+0xd0>)
 800db9a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800db9c:	4b1d      	ldr	r3, [pc, #116]	; (800dc14 <prvAddNewTaskToReadyList+0xd0>)
 800db9e:	681a      	ldr	r2, [r3, #0]
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dba8:	4b1b      	ldr	r3, [pc, #108]	; (800dc18 <prvAddNewTaskToReadyList+0xd4>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	429a      	cmp	r2, r3
 800dbae:	d903      	bls.n	800dbb8 <prvAddNewTaskToReadyList+0x74>
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbb4:	4a18      	ldr	r2, [pc, #96]	; (800dc18 <prvAddNewTaskToReadyList+0xd4>)
 800dbb6:	6013      	str	r3, [r2, #0]
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbbc:	4613      	mov	r3, r2
 800dbbe:	009b      	lsls	r3, r3, #2
 800dbc0:	4413      	add	r3, r2
 800dbc2:	009b      	lsls	r3, r3, #2
 800dbc4:	4a15      	ldr	r2, [pc, #84]	; (800dc1c <prvAddNewTaskToReadyList+0xd8>)
 800dbc6:	441a      	add	r2, r3
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	3304      	adds	r3, #4
 800dbcc:	4619      	mov	r1, r3
 800dbce:	4610      	mov	r0, r2
 800dbd0:	f7fe fe31 	bl	800c836 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dbd4:	f001 fe9e 	bl	800f914 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dbd8:	4b0d      	ldr	r3, [pc, #52]	; (800dc10 <prvAddNewTaskToReadyList+0xcc>)
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d00e      	beq.n	800dbfe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800dbe0:	4b0a      	ldr	r3, [pc, #40]	; (800dc0c <prvAddNewTaskToReadyList+0xc8>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d207      	bcs.n	800dbfe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dbee:	4b0c      	ldr	r3, [pc, #48]	; (800dc20 <prvAddNewTaskToReadyList+0xdc>)
 800dbf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dbf4:	601a      	str	r2, [r3, #0]
 800dbf6:	f3bf 8f4f 	dsb	sy
 800dbfa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dbfe:	bf00      	nop
 800dc00:	3708      	adds	r7, #8
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}
 800dc06:	bf00      	nop
 800dc08:	20001ddc 	.word	0x20001ddc
 800dc0c:	20001908 	.word	0x20001908
 800dc10:	20001de8 	.word	0x20001de8
 800dc14:	20001df8 	.word	0x20001df8
 800dc18:	20001de4 	.word	0x20001de4
 800dc1c:	2000190c 	.word	0x2000190c
 800dc20:	e000ed04 	.word	0xe000ed04

0800dc24 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b08a      	sub	sp, #40	; 0x28
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
 800dc2c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d10a      	bne.n	800dc4e <vTaskDelayUntil+0x2a>
	__asm volatile
 800dc38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc3c:	f383 8811 	msr	BASEPRI, r3
 800dc40:	f3bf 8f6f 	isb	sy
 800dc44:	f3bf 8f4f 	dsb	sy
 800dc48:	617b      	str	r3, [r7, #20]
}
 800dc4a:	bf00      	nop
 800dc4c:	e7fe      	b.n	800dc4c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d10a      	bne.n	800dc6a <vTaskDelayUntil+0x46>
	__asm volatile
 800dc54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc58:	f383 8811 	msr	BASEPRI, r3
 800dc5c:	f3bf 8f6f 	isb	sy
 800dc60:	f3bf 8f4f 	dsb	sy
 800dc64:	613b      	str	r3, [r7, #16]
}
 800dc66:	bf00      	nop
 800dc68:	e7fe      	b.n	800dc68 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800dc6a:	4b2a      	ldr	r3, [pc, #168]	; (800dd14 <vTaskDelayUntil+0xf0>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d00a      	beq.n	800dc88 <vTaskDelayUntil+0x64>
	__asm volatile
 800dc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc76:	f383 8811 	msr	BASEPRI, r3
 800dc7a:	f3bf 8f6f 	isb	sy
 800dc7e:	f3bf 8f4f 	dsb	sy
 800dc82:	60fb      	str	r3, [r7, #12]
}
 800dc84:	bf00      	nop
 800dc86:	e7fe      	b.n	800dc86 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800dc88:	f000 f8ee 	bl	800de68 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800dc8c:	4b22      	ldr	r3, [pc, #136]	; (800dd18 <vTaskDelayUntil+0xf4>)
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	683a      	ldr	r2, [r7, #0]
 800dc98:	4413      	add	r3, r2
 800dc9a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	6a3a      	ldr	r2, [r7, #32]
 800dca2:	429a      	cmp	r2, r3
 800dca4:	d20b      	bcs.n	800dcbe <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	69fa      	ldr	r2, [r7, #28]
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d211      	bcs.n	800dcd4 <vTaskDelayUntil+0xb0>
 800dcb0:	69fa      	ldr	r2, [r7, #28]
 800dcb2:	6a3b      	ldr	r3, [r7, #32]
 800dcb4:	429a      	cmp	r2, r3
 800dcb6:	d90d      	bls.n	800dcd4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800dcb8:	2301      	movs	r3, #1
 800dcba:	627b      	str	r3, [r7, #36]	; 0x24
 800dcbc:	e00a      	b.n	800dcd4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	69fa      	ldr	r2, [r7, #28]
 800dcc4:	429a      	cmp	r2, r3
 800dcc6:	d303      	bcc.n	800dcd0 <vTaskDelayUntil+0xac>
 800dcc8:	69fa      	ldr	r2, [r7, #28]
 800dcca:	6a3b      	ldr	r3, [r7, #32]
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d901      	bls.n	800dcd4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	69fa      	ldr	r2, [r7, #28]
 800dcd8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800dcda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d006      	beq.n	800dcee <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800dce0:	69fa      	ldr	r2, [r7, #28]
 800dce2:	6a3b      	ldr	r3, [r7, #32]
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	2100      	movs	r1, #0
 800dce8:	4618      	mov	r0, r3
 800dcea:	f001 f857 	bl	800ed9c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800dcee:	f000 f8c9 	bl	800de84 <xTaskResumeAll>
 800dcf2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dcf4:	69bb      	ldr	r3, [r7, #24]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d107      	bne.n	800dd0a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800dcfa:	4b08      	ldr	r3, [pc, #32]	; (800dd1c <vTaskDelayUntil+0xf8>)
 800dcfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd00:	601a      	str	r2, [r3, #0]
 800dd02:	f3bf 8f4f 	dsb	sy
 800dd06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dd0a:	bf00      	nop
 800dd0c:	3728      	adds	r7, #40	; 0x28
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	bf00      	nop
 800dd14:	20001e04 	.word	0x20001e04
 800dd18:	20001de0 	.word	0x20001de0
 800dd1c:	e000ed04 	.word	0xe000ed04

0800dd20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b084      	sub	sp, #16
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d017      	beq.n	800dd62 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dd32:	4b13      	ldr	r3, [pc, #76]	; (800dd80 <vTaskDelay+0x60>)
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d00a      	beq.n	800dd50 <vTaskDelay+0x30>
	__asm volatile
 800dd3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd3e:	f383 8811 	msr	BASEPRI, r3
 800dd42:	f3bf 8f6f 	isb	sy
 800dd46:	f3bf 8f4f 	dsb	sy
 800dd4a:	60bb      	str	r3, [r7, #8]
}
 800dd4c:	bf00      	nop
 800dd4e:	e7fe      	b.n	800dd4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dd50:	f000 f88a 	bl	800de68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dd54:	2100      	movs	r1, #0
 800dd56:	6878      	ldr	r0, [r7, #4]
 800dd58:	f001 f820 	bl	800ed9c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dd5c:	f000 f892 	bl	800de84 <xTaskResumeAll>
 800dd60:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d107      	bne.n	800dd78 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800dd68:	4b06      	ldr	r3, [pc, #24]	; (800dd84 <vTaskDelay+0x64>)
 800dd6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd6e:	601a      	str	r2, [r3, #0]
 800dd70:	f3bf 8f4f 	dsb	sy
 800dd74:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dd78:	bf00      	nop
 800dd7a:	3710      	adds	r7, #16
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}
 800dd80:	20001e04 	.word	0x20001e04
 800dd84:	e000ed04 	.word	0xe000ed04

0800dd88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b08a      	sub	sp, #40	; 0x28
 800dd8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800dd92:	2300      	movs	r3, #0
 800dd94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dd96:	463a      	mov	r2, r7
 800dd98:	1d39      	adds	r1, r7, #4
 800dd9a:	f107 0308 	add.w	r3, r7, #8
 800dd9e:	4618      	mov	r0, r3
 800dda0:	f7fe fce8 	bl	800c774 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dda4:	6839      	ldr	r1, [r7, #0]
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	68ba      	ldr	r2, [r7, #8]
 800ddaa:	9202      	str	r2, [sp, #8]
 800ddac:	9301      	str	r3, [sp, #4]
 800ddae:	2300      	movs	r3, #0
 800ddb0:	9300      	str	r3, [sp, #0]
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	460a      	mov	r2, r1
 800ddb6:	4924      	ldr	r1, [pc, #144]	; (800de48 <vTaskStartScheduler+0xc0>)
 800ddb8:	4824      	ldr	r0, [pc, #144]	; (800de4c <vTaskStartScheduler+0xc4>)
 800ddba:	f7ff fd7b 	bl	800d8b4 <xTaskCreateStatic>
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	4a23      	ldr	r2, [pc, #140]	; (800de50 <vTaskStartScheduler+0xc8>)
 800ddc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ddc4:	4b22      	ldr	r3, [pc, #136]	; (800de50 <vTaskStartScheduler+0xc8>)
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d002      	beq.n	800ddd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ddcc:	2301      	movs	r3, #1
 800ddce:	617b      	str	r3, [r7, #20]
 800ddd0:	e001      	b.n	800ddd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	2b01      	cmp	r3, #1
 800ddda:	d102      	bne.n	800dde2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800dddc:	f001 f832 	bl	800ee44 <xTimerCreateTimerTask>
 800dde0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dde2:	697b      	ldr	r3, [r7, #20]
 800dde4:	2b01      	cmp	r3, #1
 800dde6:	d11b      	bne.n	800de20 <vTaskStartScheduler+0x98>
	__asm volatile
 800dde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddec:	f383 8811 	msr	BASEPRI, r3
 800ddf0:	f3bf 8f6f 	isb	sy
 800ddf4:	f3bf 8f4f 	dsb	sy
 800ddf8:	613b      	str	r3, [r7, #16]
}
 800ddfa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ddfc:	4b15      	ldr	r3, [pc, #84]	; (800de54 <vTaskStartScheduler+0xcc>)
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	3354      	adds	r3, #84	; 0x54
 800de02:	4a15      	ldr	r2, [pc, #84]	; (800de58 <vTaskStartScheduler+0xd0>)
 800de04:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800de06:	4b15      	ldr	r3, [pc, #84]	; (800de5c <vTaskStartScheduler+0xd4>)
 800de08:	f04f 32ff 	mov.w	r2, #4294967295
 800de0c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800de0e:	4b14      	ldr	r3, [pc, #80]	; (800de60 <vTaskStartScheduler+0xd8>)
 800de10:	2201      	movs	r2, #1
 800de12:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800de14:	4b13      	ldr	r3, [pc, #76]	; (800de64 <vTaskStartScheduler+0xdc>)
 800de16:	2200      	movs	r2, #0
 800de18:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800de1a:	f001 fca9 	bl	800f770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800de1e:	e00e      	b.n	800de3e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de26:	d10a      	bne.n	800de3e <vTaskStartScheduler+0xb6>
	__asm volatile
 800de28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de2c:	f383 8811 	msr	BASEPRI, r3
 800de30:	f3bf 8f6f 	isb	sy
 800de34:	f3bf 8f4f 	dsb	sy
 800de38:	60fb      	str	r3, [r7, #12]
}
 800de3a:	bf00      	nop
 800de3c:	e7fe      	b.n	800de3c <vTaskStartScheduler+0xb4>
}
 800de3e:	bf00      	nop
 800de40:	3718      	adds	r7, #24
 800de42:	46bd      	mov	sp, r7
 800de44:	bd80      	pop	{r7, pc}
 800de46:	bf00      	nop
 800de48:	08015290 	.word	0x08015290
 800de4c:	0800e4b1 	.word	0x0800e4b1
 800de50:	20001e00 	.word	0x20001e00
 800de54:	20001908 	.word	0x20001908
 800de58:	200000a0 	.word	0x200000a0
 800de5c:	20001dfc 	.word	0x20001dfc
 800de60:	20001de8 	.word	0x20001de8
 800de64:	20001de0 	.word	0x20001de0

0800de68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800de68:	b480      	push	{r7}
 800de6a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800de6c:	4b04      	ldr	r3, [pc, #16]	; (800de80 <vTaskSuspendAll+0x18>)
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	3301      	adds	r3, #1
 800de72:	4a03      	ldr	r2, [pc, #12]	; (800de80 <vTaskSuspendAll+0x18>)
 800de74:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800de76:	bf00      	nop
 800de78:	46bd      	mov	sp, r7
 800de7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7e:	4770      	bx	lr
 800de80:	20001e04 	.word	0x20001e04

0800de84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800de8a:	2300      	movs	r3, #0
 800de8c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800de8e:	2300      	movs	r3, #0
 800de90:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800de92:	4b42      	ldr	r3, [pc, #264]	; (800df9c <xTaskResumeAll+0x118>)
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d10a      	bne.n	800deb0 <xTaskResumeAll+0x2c>
	__asm volatile
 800de9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de9e:	f383 8811 	msr	BASEPRI, r3
 800dea2:	f3bf 8f6f 	isb	sy
 800dea6:	f3bf 8f4f 	dsb	sy
 800deaa:	603b      	str	r3, [r7, #0]
}
 800deac:	bf00      	nop
 800deae:	e7fe      	b.n	800deae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800deb0:	f001 fd00 	bl	800f8b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800deb4:	4b39      	ldr	r3, [pc, #228]	; (800df9c <xTaskResumeAll+0x118>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	3b01      	subs	r3, #1
 800deba:	4a38      	ldr	r2, [pc, #224]	; (800df9c <xTaskResumeAll+0x118>)
 800debc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800debe:	4b37      	ldr	r3, [pc, #220]	; (800df9c <xTaskResumeAll+0x118>)
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d162      	bne.n	800df8c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dec6:	4b36      	ldr	r3, [pc, #216]	; (800dfa0 <xTaskResumeAll+0x11c>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d05e      	beq.n	800df8c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dece:	e02f      	b.n	800df30 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ded0:	4b34      	ldr	r3, [pc, #208]	; (800dfa4 <xTaskResumeAll+0x120>)
 800ded2:	68db      	ldr	r3, [r3, #12]
 800ded4:	68db      	ldr	r3, [r3, #12]
 800ded6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	3318      	adds	r3, #24
 800dedc:	4618      	mov	r0, r3
 800dede:	f7fe fd07 	bl	800c8f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	3304      	adds	r3, #4
 800dee6:	4618      	mov	r0, r3
 800dee8:	f7fe fd02 	bl	800c8f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800def0:	4b2d      	ldr	r3, [pc, #180]	; (800dfa8 <xTaskResumeAll+0x124>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	429a      	cmp	r2, r3
 800def6:	d903      	bls.n	800df00 <xTaskResumeAll+0x7c>
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800defc:	4a2a      	ldr	r2, [pc, #168]	; (800dfa8 <xTaskResumeAll+0x124>)
 800defe:	6013      	str	r3, [r2, #0]
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df04:	4613      	mov	r3, r2
 800df06:	009b      	lsls	r3, r3, #2
 800df08:	4413      	add	r3, r2
 800df0a:	009b      	lsls	r3, r3, #2
 800df0c:	4a27      	ldr	r2, [pc, #156]	; (800dfac <xTaskResumeAll+0x128>)
 800df0e:	441a      	add	r2, r3
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	3304      	adds	r3, #4
 800df14:	4619      	mov	r1, r3
 800df16:	4610      	mov	r0, r2
 800df18:	f7fe fc8d 	bl	800c836 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df20:	4b23      	ldr	r3, [pc, #140]	; (800dfb0 <xTaskResumeAll+0x12c>)
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df26:	429a      	cmp	r2, r3
 800df28:	d302      	bcc.n	800df30 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800df2a:	4b22      	ldr	r3, [pc, #136]	; (800dfb4 <xTaskResumeAll+0x130>)
 800df2c:	2201      	movs	r2, #1
 800df2e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800df30:	4b1c      	ldr	r3, [pc, #112]	; (800dfa4 <xTaskResumeAll+0x120>)
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	2b00      	cmp	r3, #0
 800df36:	d1cb      	bne.n	800ded0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d001      	beq.n	800df42 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800df3e:	f000 fb71 	bl	800e624 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800df42:	4b1d      	ldr	r3, [pc, #116]	; (800dfb8 <xTaskResumeAll+0x134>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d010      	beq.n	800df70 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800df4e:	f000 f859 	bl	800e004 <xTaskIncrementTick>
 800df52:	4603      	mov	r3, r0
 800df54:	2b00      	cmp	r3, #0
 800df56:	d002      	beq.n	800df5e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800df58:	4b16      	ldr	r3, [pc, #88]	; (800dfb4 <xTaskResumeAll+0x130>)
 800df5a:	2201      	movs	r2, #1
 800df5c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	3b01      	subs	r3, #1
 800df62:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d1f1      	bne.n	800df4e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800df6a:	4b13      	ldr	r3, [pc, #76]	; (800dfb8 <xTaskResumeAll+0x134>)
 800df6c:	2200      	movs	r2, #0
 800df6e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800df70:	4b10      	ldr	r3, [pc, #64]	; (800dfb4 <xTaskResumeAll+0x130>)
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d009      	beq.n	800df8c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800df78:	2301      	movs	r3, #1
 800df7a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800df7c:	4b0f      	ldr	r3, [pc, #60]	; (800dfbc <xTaskResumeAll+0x138>)
 800df7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df82:	601a      	str	r2, [r3, #0]
 800df84:	f3bf 8f4f 	dsb	sy
 800df88:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800df8c:	f001 fcc2 	bl	800f914 <vPortExitCritical>

	return xAlreadyYielded;
 800df90:	68bb      	ldr	r3, [r7, #8]
}
 800df92:	4618      	mov	r0, r3
 800df94:	3710      	adds	r7, #16
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
 800df9a:	bf00      	nop
 800df9c:	20001e04 	.word	0x20001e04
 800dfa0:	20001ddc 	.word	0x20001ddc
 800dfa4:	20001d9c 	.word	0x20001d9c
 800dfa8:	20001de4 	.word	0x20001de4
 800dfac:	2000190c 	.word	0x2000190c
 800dfb0:	20001908 	.word	0x20001908
 800dfb4:	20001df0 	.word	0x20001df0
 800dfb8:	20001dec 	.word	0x20001dec
 800dfbc:	e000ed04 	.word	0xe000ed04

0800dfc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	b083      	sub	sp, #12
 800dfc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dfc6:	4b05      	ldr	r3, [pc, #20]	; (800dfdc <xTaskGetTickCount+0x1c>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dfcc:	687b      	ldr	r3, [r7, #4]
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	370c      	adds	r7, #12
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd8:	4770      	bx	lr
 800dfda:	bf00      	nop
 800dfdc:	20001de0 	.word	0x20001de0

0800dfe0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b082      	sub	sp, #8
 800dfe4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dfe6:	f001 fd47 	bl	800fa78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800dfea:	2300      	movs	r3, #0
 800dfec:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800dfee:	4b04      	ldr	r3, [pc, #16]	; (800e000 <xTaskGetTickCountFromISR+0x20>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dff4:	683b      	ldr	r3, [r7, #0]
}
 800dff6:	4618      	mov	r0, r3
 800dff8:	3708      	adds	r7, #8
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bd80      	pop	{r7, pc}
 800dffe:	bf00      	nop
 800e000:	20001de0 	.word	0x20001de0

0800e004 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b086      	sub	sp, #24
 800e008:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e00a:	2300      	movs	r3, #0
 800e00c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e00e:	4b4f      	ldr	r3, [pc, #316]	; (800e14c <xTaskIncrementTick+0x148>)
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	2b00      	cmp	r3, #0
 800e014:	f040 808f 	bne.w	800e136 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e018:	4b4d      	ldr	r3, [pc, #308]	; (800e150 <xTaskIncrementTick+0x14c>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	3301      	adds	r3, #1
 800e01e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e020:	4a4b      	ldr	r2, [pc, #300]	; (800e150 <xTaskIncrementTick+0x14c>)
 800e022:	693b      	ldr	r3, [r7, #16]
 800e024:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e026:	693b      	ldr	r3, [r7, #16]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d120      	bne.n	800e06e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e02c:	4b49      	ldr	r3, [pc, #292]	; (800e154 <xTaskIncrementTick+0x150>)
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d00a      	beq.n	800e04c <xTaskIncrementTick+0x48>
	__asm volatile
 800e036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e03a:	f383 8811 	msr	BASEPRI, r3
 800e03e:	f3bf 8f6f 	isb	sy
 800e042:	f3bf 8f4f 	dsb	sy
 800e046:	603b      	str	r3, [r7, #0]
}
 800e048:	bf00      	nop
 800e04a:	e7fe      	b.n	800e04a <xTaskIncrementTick+0x46>
 800e04c:	4b41      	ldr	r3, [pc, #260]	; (800e154 <xTaskIncrementTick+0x150>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	60fb      	str	r3, [r7, #12]
 800e052:	4b41      	ldr	r3, [pc, #260]	; (800e158 <xTaskIncrementTick+0x154>)
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	4a3f      	ldr	r2, [pc, #252]	; (800e154 <xTaskIncrementTick+0x150>)
 800e058:	6013      	str	r3, [r2, #0]
 800e05a:	4a3f      	ldr	r2, [pc, #252]	; (800e158 <xTaskIncrementTick+0x154>)
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	6013      	str	r3, [r2, #0]
 800e060:	4b3e      	ldr	r3, [pc, #248]	; (800e15c <xTaskIncrementTick+0x158>)
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	3301      	adds	r3, #1
 800e066:	4a3d      	ldr	r2, [pc, #244]	; (800e15c <xTaskIncrementTick+0x158>)
 800e068:	6013      	str	r3, [r2, #0]
 800e06a:	f000 fadb 	bl	800e624 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e06e:	4b3c      	ldr	r3, [pc, #240]	; (800e160 <xTaskIncrementTick+0x15c>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	693a      	ldr	r2, [r7, #16]
 800e074:	429a      	cmp	r2, r3
 800e076:	d349      	bcc.n	800e10c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e078:	4b36      	ldr	r3, [pc, #216]	; (800e154 <xTaskIncrementTick+0x150>)
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d104      	bne.n	800e08c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e082:	4b37      	ldr	r3, [pc, #220]	; (800e160 <xTaskIncrementTick+0x15c>)
 800e084:	f04f 32ff 	mov.w	r2, #4294967295
 800e088:	601a      	str	r2, [r3, #0]
					break;
 800e08a:	e03f      	b.n	800e10c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e08c:	4b31      	ldr	r3, [pc, #196]	; (800e154 <xTaskIncrementTick+0x150>)
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	68db      	ldr	r3, [r3, #12]
 800e094:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e096:	68bb      	ldr	r3, [r7, #8]
 800e098:	685b      	ldr	r3, [r3, #4]
 800e09a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e09c:	693a      	ldr	r2, [r7, #16]
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	d203      	bcs.n	800e0ac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e0a4:	4a2e      	ldr	r2, [pc, #184]	; (800e160 <xTaskIncrementTick+0x15c>)
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e0aa:	e02f      	b.n	800e10c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e0ac:	68bb      	ldr	r3, [r7, #8]
 800e0ae:	3304      	adds	r3, #4
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f7fe fc1d 	bl	800c8f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d004      	beq.n	800e0c8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	3318      	adds	r3, #24
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f7fe fc14 	bl	800c8f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e0c8:	68bb      	ldr	r3, [r7, #8]
 800e0ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0cc:	4b25      	ldr	r3, [pc, #148]	; (800e164 <xTaskIncrementTick+0x160>)
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	429a      	cmp	r2, r3
 800e0d2:	d903      	bls.n	800e0dc <xTaskIncrementTick+0xd8>
 800e0d4:	68bb      	ldr	r3, [r7, #8]
 800e0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0d8:	4a22      	ldr	r2, [pc, #136]	; (800e164 <xTaskIncrementTick+0x160>)
 800e0da:	6013      	str	r3, [r2, #0]
 800e0dc:	68bb      	ldr	r3, [r7, #8]
 800e0de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0e0:	4613      	mov	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	4413      	add	r3, r2
 800e0e6:	009b      	lsls	r3, r3, #2
 800e0e8:	4a1f      	ldr	r2, [pc, #124]	; (800e168 <xTaskIncrementTick+0x164>)
 800e0ea:	441a      	add	r2, r3
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	3304      	adds	r3, #4
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	4610      	mov	r0, r2
 800e0f4:	f7fe fb9f 	bl	800c836 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e0f8:	68bb      	ldr	r3, [r7, #8]
 800e0fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0fc:	4b1b      	ldr	r3, [pc, #108]	; (800e16c <xTaskIncrementTick+0x168>)
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e102:	429a      	cmp	r2, r3
 800e104:	d3b8      	bcc.n	800e078 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e106:	2301      	movs	r3, #1
 800e108:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e10a:	e7b5      	b.n	800e078 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e10c:	4b17      	ldr	r3, [pc, #92]	; (800e16c <xTaskIncrementTick+0x168>)
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e112:	4915      	ldr	r1, [pc, #84]	; (800e168 <xTaskIncrementTick+0x164>)
 800e114:	4613      	mov	r3, r2
 800e116:	009b      	lsls	r3, r3, #2
 800e118:	4413      	add	r3, r2
 800e11a:	009b      	lsls	r3, r3, #2
 800e11c:	440b      	add	r3, r1
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	2b01      	cmp	r3, #1
 800e122:	d901      	bls.n	800e128 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e124:	2301      	movs	r3, #1
 800e126:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e128:	4b11      	ldr	r3, [pc, #68]	; (800e170 <xTaskIncrementTick+0x16c>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d007      	beq.n	800e140 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e130:	2301      	movs	r3, #1
 800e132:	617b      	str	r3, [r7, #20]
 800e134:	e004      	b.n	800e140 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e136:	4b0f      	ldr	r3, [pc, #60]	; (800e174 <xTaskIncrementTick+0x170>)
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	3301      	adds	r3, #1
 800e13c:	4a0d      	ldr	r2, [pc, #52]	; (800e174 <xTaskIncrementTick+0x170>)
 800e13e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e140:	697b      	ldr	r3, [r7, #20]
}
 800e142:	4618      	mov	r0, r3
 800e144:	3718      	adds	r7, #24
 800e146:	46bd      	mov	sp, r7
 800e148:	bd80      	pop	{r7, pc}
 800e14a:	bf00      	nop
 800e14c:	20001e04 	.word	0x20001e04
 800e150:	20001de0 	.word	0x20001de0
 800e154:	20001d94 	.word	0x20001d94
 800e158:	20001d98 	.word	0x20001d98
 800e15c:	20001df4 	.word	0x20001df4
 800e160:	20001dfc 	.word	0x20001dfc
 800e164:	20001de4 	.word	0x20001de4
 800e168:	2000190c 	.word	0x2000190c
 800e16c:	20001908 	.word	0x20001908
 800e170:	20001df0 	.word	0x20001df0
 800e174:	20001dec 	.word	0x20001dec

0800e178 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e178:	b480      	push	{r7}
 800e17a:	b085      	sub	sp, #20
 800e17c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e17e:	4b2a      	ldr	r3, [pc, #168]	; (800e228 <vTaskSwitchContext+0xb0>)
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d003      	beq.n	800e18e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e186:	4b29      	ldr	r3, [pc, #164]	; (800e22c <vTaskSwitchContext+0xb4>)
 800e188:	2201      	movs	r2, #1
 800e18a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e18c:	e046      	b.n	800e21c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800e18e:	4b27      	ldr	r3, [pc, #156]	; (800e22c <vTaskSwitchContext+0xb4>)
 800e190:	2200      	movs	r2, #0
 800e192:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e194:	4b26      	ldr	r3, [pc, #152]	; (800e230 <vTaskSwitchContext+0xb8>)
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	60fb      	str	r3, [r7, #12]
 800e19a:	e010      	b.n	800e1be <vTaskSwitchContext+0x46>
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d10a      	bne.n	800e1b8 <vTaskSwitchContext+0x40>
	__asm volatile
 800e1a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a6:	f383 8811 	msr	BASEPRI, r3
 800e1aa:	f3bf 8f6f 	isb	sy
 800e1ae:	f3bf 8f4f 	dsb	sy
 800e1b2:	607b      	str	r3, [r7, #4]
}
 800e1b4:	bf00      	nop
 800e1b6:	e7fe      	b.n	800e1b6 <vTaskSwitchContext+0x3e>
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	3b01      	subs	r3, #1
 800e1bc:	60fb      	str	r3, [r7, #12]
 800e1be:	491d      	ldr	r1, [pc, #116]	; (800e234 <vTaskSwitchContext+0xbc>)
 800e1c0:	68fa      	ldr	r2, [r7, #12]
 800e1c2:	4613      	mov	r3, r2
 800e1c4:	009b      	lsls	r3, r3, #2
 800e1c6:	4413      	add	r3, r2
 800e1c8:	009b      	lsls	r3, r3, #2
 800e1ca:	440b      	add	r3, r1
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d0e4      	beq.n	800e19c <vTaskSwitchContext+0x24>
 800e1d2:	68fa      	ldr	r2, [r7, #12]
 800e1d4:	4613      	mov	r3, r2
 800e1d6:	009b      	lsls	r3, r3, #2
 800e1d8:	4413      	add	r3, r2
 800e1da:	009b      	lsls	r3, r3, #2
 800e1dc:	4a15      	ldr	r2, [pc, #84]	; (800e234 <vTaskSwitchContext+0xbc>)
 800e1de:	4413      	add	r3, r2
 800e1e0:	60bb      	str	r3, [r7, #8]
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	685b      	ldr	r3, [r3, #4]
 800e1e6:	685a      	ldr	r2, [r3, #4]
 800e1e8:	68bb      	ldr	r3, [r7, #8]
 800e1ea:	605a      	str	r2, [r3, #4]
 800e1ec:	68bb      	ldr	r3, [r7, #8]
 800e1ee:	685a      	ldr	r2, [r3, #4]
 800e1f0:	68bb      	ldr	r3, [r7, #8]
 800e1f2:	3308      	adds	r3, #8
 800e1f4:	429a      	cmp	r2, r3
 800e1f6:	d104      	bne.n	800e202 <vTaskSwitchContext+0x8a>
 800e1f8:	68bb      	ldr	r3, [r7, #8]
 800e1fa:	685b      	ldr	r3, [r3, #4]
 800e1fc:	685a      	ldr	r2, [r3, #4]
 800e1fe:	68bb      	ldr	r3, [r7, #8]
 800e200:	605a      	str	r2, [r3, #4]
 800e202:	68bb      	ldr	r3, [r7, #8]
 800e204:	685b      	ldr	r3, [r3, #4]
 800e206:	68db      	ldr	r3, [r3, #12]
 800e208:	4a0b      	ldr	r2, [pc, #44]	; (800e238 <vTaskSwitchContext+0xc0>)
 800e20a:	6013      	str	r3, [r2, #0]
 800e20c:	4a08      	ldr	r2, [pc, #32]	; (800e230 <vTaskSwitchContext+0xb8>)
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e212:	4b09      	ldr	r3, [pc, #36]	; (800e238 <vTaskSwitchContext+0xc0>)
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	3354      	adds	r3, #84	; 0x54
 800e218:	4a08      	ldr	r2, [pc, #32]	; (800e23c <vTaskSwitchContext+0xc4>)
 800e21a:	6013      	str	r3, [r2, #0]
}
 800e21c:	bf00      	nop
 800e21e:	3714      	adds	r7, #20
 800e220:	46bd      	mov	sp, r7
 800e222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e226:	4770      	bx	lr
 800e228:	20001e04 	.word	0x20001e04
 800e22c:	20001df0 	.word	0x20001df0
 800e230:	20001de4 	.word	0x20001de4
 800e234:	2000190c 	.word	0x2000190c
 800e238:	20001908 	.word	0x20001908
 800e23c:	200000a0 	.word	0x200000a0

0800e240 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b084      	sub	sp, #16
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
 800e248:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d10a      	bne.n	800e266 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e254:	f383 8811 	msr	BASEPRI, r3
 800e258:	f3bf 8f6f 	isb	sy
 800e25c:	f3bf 8f4f 	dsb	sy
 800e260:	60fb      	str	r3, [r7, #12]
}
 800e262:	bf00      	nop
 800e264:	e7fe      	b.n	800e264 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e266:	4b07      	ldr	r3, [pc, #28]	; (800e284 <vTaskPlaceOnEventList+0x44>)
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	3318      	adds	r3, #24
 800e26c:	4619      	mov	r1, r3
 800e26e:	6878      	ldr	r0, [r7, #4]
 800e270:	f7fe fb05 	bl	800c87e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e274:	2101      	movs	r1, #1
 800e276:	6838      	ldr	r0, [r7, #0]
 800e278:	f000 fd90 	bl	800ed9c <prvAddCurrentTaskToDelayedList>
}
 800e27c:	bf00      	nop
 800e27e:	3710      	adds	r7, #16
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}
 800e284:	20001908 	.word	0x20001908

0800e288 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e288:	b580      	push	{r7, lr}
 800e28a:	b086      	sub	sp, #24
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	60f8      	str	r0, [r7, #12]
 800e290:	60b9      	str	r1, [r7, #8]
 800e292:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d10a      	bne.n	800e2b0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e29a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e29e:	f383 8811 	msr	BASEPRI, r3
 800e2a2:	f3bf 8f6f 	isb	sy
 800e2a6:	f3bf 8f4f 	dsb	sy
 800e2aa:	617b      	str	r3, [r7, #20]
}
 800e2ac:	bf00      	nop
 800e2ae:	e7fe      	b.n	800e2ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e2b0:	4b0a      	ldr	r3, [pc, #40]	; (800e2dc <vTaskPlaceOnEventListRestricted+0x54>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	3318      	adds	r3, #24
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	68f8      	ldr	r0, [r7, #12]
 800e2ba:	f7fe fabc 	bl	800c836 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d002      	beq.n	800e2ca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e2c4:	f04f 33ff 	mov.w	r3, #4294967295
 800e2c8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e2ca:	6879      	ldr	r1, [r7, #4]
 800e2cc:	68b8      	ldr	r0, [r7, #8]
 800e2ce:	f000 fd65 	bl	800ed9c <prvAddCurrentTaskToDelayedList>
	}
 800e2d2:	bf00      	nop
 800e2d4:	3718      	adds	r7, #24
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	bd80      	pop	{r7, pc}
 800e2da:	bf00      	nop
 800e2dc:	20001908 	.word	0x20001908

0800e2e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b086      	sub	sp, #24
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	68db      	ldr	r3, [r3, #12]
 800e2ec:	68db      	ldr	r3, [r3, #12]
 800e2ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d10a      	bne.n	800e30c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2fa:	f383 8811 	msr	BASEPRI, r3
 800e2fe:	f3bf 8f6f 	isb	sy
 800e302:	f3bf 8f4f 	dsb	sy
 800e306:	60fb      	str	r3, [r7, #12]
}
 800e308:	bf00      	nop
 800e30a:	e7fe      	b.n	800e30a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e30c:	693b      	ldr	r3, [r7, #16]
 800e30e:	3318      	adds	r3, #24
 800e310:	4618      	mov	r0, r3
 800e312:	f7fe faed 	bl	800c8f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e316:	4b1e      	ldr	r3, [pc, #120]	; (800e390 <xTaskRemoveFromEventList+0xb0>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d11d      	bne.n	800e35a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	3304      	adds	r3, #4
 800e322:	4618      	mov	r0, r3
 800e324:	f7fe fae4 	bl	800c8f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e328:	693b      	ldr	r3, [r7, #16]
 800e32a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e32c:	4b19      	ldr	r3, [pc, #100]	; (800e394 <xTaskRemoveFromEventList+0xb4>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	429a      	cmp	r2, r3
 800e332:	d903      	bls.n	800e33c <xTaskRemoveFromEventList+0x5c>
 800e334:	693b      	ldr	r3, [r7, #16]
 800e336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e338:	4a16      	ldr	r2, [pc, #88]	; (800e394 <xTaskRemoveFromEventList+0xb4>)
 800e33a:	6013      	str	r3, [r2, #0]
 800e33c:	693b      	ldr	r3, [r7, #16]
 800e33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e340:	4613      	mov	r3, r2
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4413      	add	r3, r2
 800e346:	009b      	lsls	r3, r3, #2
 800e348:	4a13      	ldr	r2, [pc, #76]	; (800e398 <xTaskRemoveFromEventList+0xb8>)
 800e34a:	441a      	add	r2, r3
 800e34c:	693b      	ldr	r3, [r7, #16]
 800e34e:	3304      	adds	r3, #4
 800e350:	4619      	mov	r1, r3
 800e352:	4610      	mov	r0, r2
 800e354:	f7fe fa6f 	bl	800c836 <vListInsertEnd>
 800e358:	e005      	b.n	800e366 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e35a:	693b      	ldr	r3, [r7, #16]
 800e35c:	3318      	adds	r3, #24
 800e35e:	4619      	mov	r1, r3
 800e360:	480e      	ldr	r0, [pc, #56]	; (800e39c <xTaskRemoveFromEventList+0xbc>)
 800e362:	f7fe fa68 	bl	800c836 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e366:	693b      	ldr	r3, [r7, #16]
 800e368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e36a:	4b0d      	ldr	r3, [pc, #52]	; (800e3a0 <xTaskRemoveFromEventList+0xc0>)
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e370:	429a      	cmp	r2, r3
 800e372:	d905      	bls.n	800e380 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e374:	2301      	movs	r3, #1
 800e376:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e378:	4b0a      	ldr	r3, [pc, #40]	; (800e3a4 <xTaskRemoveFromEventList+0xc4>)
 800e37a:	2201      	movs	r2, #1
 800e37c:	601a      	str	r2, [r3, #0]
 800e37e:	e001      	b.n	800e384 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e380:	2300      	movs	r3, #0
 800e382:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e384:	697b      	ldr	r3, [r7, #20]
}
 800e386:	4618      	mov	r0, r3
 800e388:	3718      	adds	r7, #24
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}
 800e38e:	bf00      	nop
 800e390:	20001e04 	.word	0x20001e04
 800e394:	20001de4 	.word	0x20001de4
 800e398:	2000190c 	.word	0x2000190c
 800e39c:	20001d9c 	.word	0x20001d9c
 800e3a0:	20001908 	.word	0x20001908
 800e3a4:	20001df0 	.word	0x20001df0

0800e3a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e3a8:	b480      	push	{r7}
 800e3aa:	b083      	sub	sp, #12
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e3b0:	4b06      	ldr	r3, [pc, #24]	; (800e3cc <vTaskInternalSetTimeOutState+0x24>)
 800e3b2:	681a      	ldr	r2, [r3, #0]
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e3b8:	4b05      	ldr	r3, [pc, #20]	; (800e3d0 <vTaskInternalSetTimeOutState+0x28>)
 800e3ba:	681a      	ldr	r2, [r3, #0]
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	605a      	str	r2, [r3, #4]
}
 800e3c0:	bf00      	nop
 800e3c2:	370c      	adds	r7, #12
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ca:	4770      	bx	lr
 800e3cc:	20001df4 	.word	0x20001df4
 800e3d0:	20001de0 	.word	0x20001de0

0800e3d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e3d4:	b580      	push	{r7, lr}
 800e3d6:	b088      	sub	sp, #32
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	6078      	str	r0, [r7, #4]
 800e3dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d10a      	bne.n	800e3fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e3e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3e8:	f383 8811 	msr	BASEPRI, r3
 800e3ec:	f3bf 8f6f 	isb	sy
 800e3f0:	f3bf 8f4f 	dsb	sy
 800e3f4:	613b      	str	r3, [r7, #16]
}
 800e3f6:	bf00      	nop
 800e3f8:	e7fe      	b.n	800e3f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e3fa:	683b      	ldr	r3, [r7, #0]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d10a      	bne.n	800e416 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e404:	f383 8811 	msr	BASEPRI, r3
 800e408:	f3bf 8f6f 	isb	sy
 800e40c:	f3bf 8f4f 	dsb	sy
 800e410:	60fb      	str	r3, [r7, #12]
}
 800e412:	bf00      	nop
 800e414:	e7fe      	b.n	800e414 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e416:	f001 fa4d 	bl	800f8b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e41a:	4b1d      	ldr	r3, [pc, #116]	; (800e490 <xTaskCheckForTimeOut+0xbc>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	685b      	ldr	r3, [r3, #4]
 800e424:	69ba      	ldr	r2, [r7, #24]
 800e426:	1ad3      	subs	r3, r2, r3
 800e428:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e432:	d102      	bne.n	800e43a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e434:	2300      	movs	r3, #0
 800e436:	61fb      	str	r3, [r7, #28]
 800e438:	e023      	b.n	800e482 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	681a      	ldr	r2, [r3, #0]
 800e43e:	4b15      	ldr	r3, [pc, #84]	; (800e494 <xTaskCheckForTimeOut+0xc0>)
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	429a      	cmp	r2, r3
 800e444:	d007      	beq.n	800e456 <xTaskCheckForTimeOut+0x82>
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	685b      	ldr	r3, [r3, #4]
 800e44a:	69ba      	ldr	r2, [r7, #24]
 800e44c:	429a      	cmp	r2, r3
 800e44e:	d302      	bcc.n	800e456 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e450:	2301      	movs	r3, #1
 800e452:	61fb      	str	r3, [r7, #28]
 800e454:	e015      	b.n	800e482 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	697a      	ldr	r2, [r7, #20]
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d20b      	bcs.n	800e478 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e460:	683b      	ldr	r3, [r7, #0]
 800e462:	681a      	ldr	r2, [r3, #0]
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	1ad2      	subs	r2, r2, r3
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f7ff ff9b 	bl	800e3a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e472:	2300      	movs	r3, #0
 800e474:	61fb      	str	r3, [r7, #28]
 800e476:	e004      	b.n	800e482 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	2200      	movs	r2, #0
 800e47c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e47e:	2301      	movs	r3, #1
 800e480:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e482:	f001 fa47 	bl	800f914 <vPortExitCritical>

	return xReturn;
 800e486:	69fb      	ldr	r3, [r7, #28]
}
 800e488:	4618      	mov	r0, r3
 800e48a:	3720      	adds	r7, #32
 800e48c:	46bd      	mov	sp, r7
 800e48e:	bd80      	pop	{r7, pc}
 800e490:	20001de0 	.word	0x20001de0
 800e494:	20001df4 	.word	0x20001df4

0800e498 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e498:	b480      	push	{r7}
 800e49a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e49c:	4b03      	ldr	r3, [pc, #12]	; (800e4ac <vTaskMissedYield+0x14>)
 800e49e:	2201      	movs	r2, #1
 800e4a0:	601a      	str	r2, [r3, #0]
}
 800e4a2:	bf00      	nop
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4aa:	4770      	bx	lr
 800e4ac:	20001df0 	.word	0x20001df0

0800e4b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b082      	sub	sp, #8
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e4b8:	f000 f852 	bl	800e560 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e4bc:	4b06      	ldr	r3, [pc, #24]	; (800e4d8 <prvIdleTask+0x28>)
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	2b01      	cmp	r3, #1
 800e4c2:	d9f9      	bls.n	800e4b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e4c4:	4b05      	ldr	r3, [pc, #20]	; (800e4dc <prvIdleTask+0x2c>)
 800e4c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e4ca:	601a      	str	r2, [r3, #0]
 800e4cc:	f3bf 8f4f 	dsb	sy
 800e4d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e4d4:	e7f0      	b.n	800e4b8 <prvIdleTask+0x8>
 800e4d6:	bf00      	nop
 800e4d8:	2000190c 	.word	0x2000190c
 800e4dc:	e000ed04 	.word	0xe000ed04

0800e4e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b082      	sub	sp, #8
 800e4e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	607b      	str	r3, [r7, #4]
 800e4ea:	e00c      	b.n	800e506 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e4ec:	687a      	ldr	r2, [r7, #4]
 800e4ee:	4613      	mov	r3, r2
 800e4f0:	009b      	lsls	r3, r3, #2
 800e4f2:	4413      	add	r3, r2
 800e4f4:	009b      	lsls	r3, r3, #2
 800e4f6:	4a12      	ldr	r2, [pc, #72]	; (800e540 <prvInitialiseTaskLists+0x60>)
 800e4f8:	4413      	add	r3, r2
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	f7fe f96e 	bl	800c7dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	3301      	adds	r3, #1
 800e504:	607b      	str	r3, [r7, #4]
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2b37      	cmp	r3, #55	; 0x37
 800e50a:	d9ef      	bls.n	800e4ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e50c:	480d      	ldr	r0, [pc, #52]	; (800e544 <prvInitialiseTaskLists+0x64>)
 800e50e:	f7fe f965 	bl	800c7dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e512:	480d      	ldr	r0, [pc, #52]	; (800e548 <prvInitialiseTaskLists+0x68>)
 800e514:	f7fe f962 	bl	800c7dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e518:	480c      	ldr	r0, [pc, #48]	; (800e54c <prvInitialiseTaskLists+0x6c>)
 800e51a:	f7fe f95f 	bl	800c7dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e51e:	480c      	ldr	r0, [pc, #48]	; (800e550 <prvInitialiseTaskLists+0x70>)
 800e520:	f7fe f95c 	bl	800c7dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e524:	480b      	ldr	r0, [pc, #44]	; (800e554 <prvInitialiseTaskLists+0x74>)
 800e526:	f7fe f959 	bl	800c7dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e52a:	4b0b      	ldr	r3, [pc, #44]	; (800e558 <prvInitialiseTaskLists+0x78>)
 800e52c:	4a05      	ldr	r2, [pc, #20]	; (800e544 <prvInitialiseTaskLists+0x64>)
 800e52e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e530:	4b0a      	ldr	r3, [pc, #40]	; (800e55c <prvInitialiseTaskLists+0x7c>)
 800e532:	4a05      	ldr	r2, [pc, #20]	; (800e548 <prvInitialiseTaskLists+0x68>)
 800e534:	601a      	str	r2, [r3, #0]
}
 800e536:	bf00      	nop
 800e538:	3708      	adds	r7, #8
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	2000190c 	.word	0x2000190c
 800e544:	20001d6c 	.word	0x20001d6c
 800e548:	20001d80 	.word	0x20001d80
 800e54c:	20001d9c 	.word	0x20001d9c
 800e550:	20001db0 	.word	0x20001db0
 800e554:	20001dc8 	.word	0x20001dc8
 800e558:	20001d94 	.word	0x20001d94
 800e55c:	20001d98 	.word	0x20001d98

0800e560 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b082      	sub	sp, #8
 800e564:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e566:	e019      	b.n	800e59c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e568:	f001 f9a4 	bl	800f8b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e56c:	4b10      	ldr	r3, [pc, #64]	; (800e5b0 <prvCheckTasksWaitingTermination+0x50>)
 800e56e:	68db      	ldr	r3, [r3, #12]
 800e570:	68db      	ldr	r3, [r3, #12]
 800e572:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	3304      	adds	r3, #4
 800e578:	4618      	mov	r0, r3
 800e57a:	f7fe f9b9 	bl	800c8f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e57e:	4b0d      	ldr	r3, [pc, #52]	; (800e5b4 <prvCheckTasksWaitingTermination+0x54>)
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	3b01      	subs	r3, #1
 800e584:	4a0b      	ldr	r2, [pc, #44]	; (800e5b4 <prvCheckTasksWaitingTermination+0x54>)
 800e586:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e588:	4b0b      	ldr	r3, [pc, #44]	; (800e5b8 <prvCheckTasksWaitingTermination+0x58>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	3b01      	subs	r3, #1
 800e58e:	4a0a      	ldr	r2, [pc, #40]	; (800e5b8 <prvCheckTasksWaitingTermination+0x58>)
 800e590:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e592:	f001 f9bf 	bl	800f914 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f000 f810 	bl	800e5bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e59c:	4b06      	ldr	r3, [pc, #24]	; (800e5b8 <prvCheckTasksWaitingTermination+0x58>)
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d1e1      	bne.n	800e568 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e5a4:	bf00      	nop
 800e5a6:	bf00      	nop
 800e5a8:	3708      	adds	r7, #8
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}
 800e5ae:	bf00      	nop
 800e5b0:	20001db0 	.word	0x20001db0
 800e5b4:	20001ddc 	.word	0x20001ddc
 800e5b8:	20001dc4 	.word	0x20001dc4

0800e5bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b084      	sub	sp, #16
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	3354      	adds	r3, #84	; 0x54
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f002 fb69 	bl	8010ca0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d108      	bne.n	800e5ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5dc:	4618      	mov	r0, r3
 800e5de:	f001 fb57 	bl	800fc90 <vPortFree>
				vPortFree( pxTCB );
 800e5e2:	6878      	ldr	r0, [r7, #4]
 800e5e4:	f001 fb54 	bl	800fc90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e5e8:	e018      	b.n	800e61c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e5f0:	2b01      	cmp	r3, #1
 800e5f2:	d103      	bne.n	800e5fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e5f4:	6878      	ldr	r0, [r7, #4]
 800e5f6:	f001 fb4b 	bl	800fc90 <vPortFree>
	}
 800e5fa:	e00f      	b.n	800e61c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e602:	2b02      	cmp	r3, #2
 800e604:	d00a      	beq.n	800e61c <prvDeleteTCB+0x60>
	__asm volatile
 800e606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e60a:	f383 8811 	msr	BASEPRI, r3
 800e60e:	f3bf 8f6f 	isb	sy
 800e612:	f3bf 8f4f 	dsb	sy
 800e616:	60fb      	str	r3, [r7, #12]
}
 800e618:	bf00      	nop
 800e61a:	e7fe      	b.n	800e61a <prvDeleteTCB+0x5e>
	}
 800e61c:	bf00      	nop
 800e61e:	3710      	adds	r7, #16
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e624:	b480      	push	{r7}
 800e626:	b083      	sub	sp, #12
 800e628:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e62a:	4b0c      	ldr	r3, [pc, #48]	; (800e65c <prvResetNextTaskUnblockTime+0x38>)
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d104      	bne.n	800e63e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e634:	4b0a      	ldr	r3, [pc, #40]	; (800e660 <prvResetNextTaskUnblockTime+0x3c>)
 800e636:	f04f 32ff 	mov.w	r2, #4294967295
 800e63a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e63c:	e008      	b.n	800e650 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e63e:	4b07      	ldr	r3, [pc, #28]	; (800e65c <prvResetNextTaskUnblockTime+0x38>)
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	68db      	ldr	r3, [r3, #12]
 800e644:	68db      	ldr	r3, [r3, #12]
 800e646:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	685b      	ldr	r3, [r3, #4]
 800e64c:	4a04      	ldr	r2, [pc, #16]	; (800e660 <prvResetNextTaskUnblockTime+0x3c>)
 800e64e:	6013      	str	r3, [r2, #0]
}
 800e650:	bf00      	nop
 800e652:	370c      	adds	r7, #12
 800e654:	46bd      	mov	sp, r7
 800e656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65a:	4770      	bx	lr
 800e65c:	20001d94 	.word	0x20001d94
 800e660:	20001dfc 	.word	0x20001dfc

0800e664 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800e664:	b480      	push	{r7}
 800e666:	b083      	sub	sp, #12
 800e668:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800e66a:	4b05      	ldr	r3, [pc, #20]	; (800e680 <xTaskGetCurrentTaskHandle+0x1c>)
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800e670:	687b      	ldr	r3, [r7, #4]
	}
 800e672:	4618      	mov	r0, r3
 800e674:	370c      	adds	r7, #12
 800e676:	46bd      	mov	sp, r7
 800e678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67c:	4770      	bx	lr
 800e67e:	bf00      	nop
 800e680:	20001908 	.word	0x20001908

0800e684 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e684:	b480      	push	{r7}
 800e686:	b083      	sub	sp, #12
 800e688:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e68a:	4b0b      	ldr	r3, [pc, #44]	; (800e6b8 <xTaskGetSchedulerState+0x34>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d102      	bne.n	800e698 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e692:	2301      	movs	r3, #1
 800e694:	607b      	str	r3, [r7, #4]
 800e696:	e008      	b.n	800e6aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e698:	4b08      	ldr	r3, [pc, #32]	; (800e6bc <xTaskGetSchedulerState+0x38>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d102      	bne.n	800e6a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e6a0:	2302      	movs	r3, #2
 800e6a2:	607b      	str	r3, [r7, #4]
 800e6a4:	e001      	b.n	800e6aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e6aa:	687b      	ldr	r3, [r7, #4]
	}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	370c      	adds	r7, #12
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b6:	4770      	bx	lr
 800e6b8:	20001de8 	.word	0x20001de8
 800e6bc:	20001e04 	.word	0x20001e04

0800e6c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b084      	sub	sp, #16
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d051      	beq.n	800e77a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6da:	4b2a      	ldr	r3, [pc, #168]	; (800e784 <xTaskPriorityInherit+0xc4>)
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6e0:	429a      	cmp	r2, r3
 800e6e2:	d241      	bcs.n	800e768 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e6e4:	68bb      	ldr	r3, [r7, #8]
 800e6e6:	699b      	ldr	r3, [r3, #24]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	db06      	blt.n	800e6fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e6ec:	4b25      	ldr	r3, [pc, #148]	; (800e784 <xTaskPriorityInherit+0xc4>)
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e6f6:	68bb      	ldr	r3, [r7, #8]
 800e6f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	6959      	ldr	r1, [r3, #20]
 800e6fe:	68bb      	ldr	r3, [r7, #8]
 800e700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e702:	4613      	mov	r3, r2
 800e704:	009b      	lsls	r3, r3, #2
 800e706:	4413      	add	r3, r2
 800e708:	009b      	lsls	r3, r3, #2
 800e70a:	4a1f      	ldr	r2, [pc, #124]	; (800e788 <xTaskPriorityInherit+0xc8>)
 800e70c:	4413      	add	r3, r2
 800e70e:	4299      	cmp	r1, r3
 800e710:	d122      	bne.n	800e758 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	3304      	adds	r3, #4
 800e716:	4618      	mov	r0, r3
 800e718:	f7fe f8ea 	bl	800c8f0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e71c:	4b19      	ldr	r3, [pc, #100]	; (800e784 <xTaskPriorityInherit+0xc4>)
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e722:	68bb      	ldr	r3, [r7, #8]
 800e724:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e726:	68bb      	ldr	r3, [r7, #8]
 800e728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e72a:	4b18      	ldr	r3, [pc, #96]	; (800e78c <xTaskPriorityInherit+0xcc>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	429a      	cmp	r2, r3
 800e730:	d903      	bls.n	800e73a <xTaskPriorityInherit+0x7a>
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e736:	4a15      	ldr	r2, [pc, #84]	; (800e78c <xTaskPriorityInherit+0xcc>)
 800e738:	6013      	str	r3, [r2, #0]
 800e73a:	68bb      	ldr	r3, [r7, #8]
 800e73c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e73e:	4613      	mov	r3, r2
 800e740:	009b      	lsls	r3, r3, #2
 800e742:	4413      	add	r3, r2
 800e744:	009b      	lsls	r3, r3, #2
 800e746:	4a10      	ldr	r2, [pc, #64]	; (800e788 <xTaskPriorityInherit+0xc8>)
 800e748:	441a      	add	r2, r3
 800e74a:	68bb      	ldr	r3, [r7, #8]
 800e74c:	3304      	adds	r3, #4
 800e74e:	4619      	mov	r1, r3
 800e750:	4610      	mov	r0, r2
 800e752:	f7fe f870 	bl	800c836 <vListInsertEnd>
 800e756:	e004      	b.n	800e762 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e758:	4b0a      	ldr	r3, [pc, #40]	; (800e784 <xTaskPriorityInherit+0xc4>)
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e762:	2301      	movs	r3, #1
 800e764:	60fb      	str	r3, [r7, #12]
 800e766:	e008      	b.n	800e77a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e76c:	4b05      	ldr	r3, [pc, #20]	; (800e784 <xTaskPriorityInherit+0xc4>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e772:	429a      	cmp	r2, r3
 800e774:	d201      	bcs.n	800e77a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e776:	2301      	movs	r3, #1
 800e778:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e77a:	68fb      	ldr	r3, [r7, #12]
	}
 800e77c:	4618      	mov	r0, r3
 800e77e:	3710      	adds	r7, #16
 800e780:	46bd      	mov	sp, r7
 800e782:	bd80      	pop	{r7, pc}
 800e784:	20001908 	.word	0x20001908
 800e788:	2000190c 	.word	0x2000190c
 800e78c:	20001de4 	.word	0x20001de4

0800e790 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e790:	b580      	push	{r7, lr}
 800e792:	b086      	sub	sp, #24
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e79c:	2300      	movs	r3, #0
 800e79e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d056      	beq.n	800e854 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e7a6:	4b2e      	ldr	r3, [pc, #184]	; (800e860 <xTaskPriorityDisinherit+0xd0>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	693a      	ldr	r2, [r7, #16]
 800e7ac:	429a      	cmp	r2, r3
 800e7ae:	d00a      	beq.n	800e7c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e7b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7b4:	f383 8811 	msr	BASEPRI, r3
 800e7b8:	f3bf 8f6f 	isb	sy
 800e7bc:	f3bf 8f4f 	dsb	sy
 800e7c0:	60fb      	str	r3, [r7, #12]
}
 800e7c2:	bf00      	nop
 800e7c4:	e7fe      	b.n	800e7c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e7c6:	693b      	ldr	r3, [r7, #16]
 800e7c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d10a      	bne.n	800e7e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e7ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7d2:	f383 8811 	msr	BASEPRI, r3
 800e7d6:	f3bf 8f6f 	isb	sy
 800e7da:	f3bf 8f4f 	dsb	sy
 800e7de:	60bb      	str	r3, [r7, #8]
}
 800e7e0:	bf00      	nop
 800e7e2:	e7fe      	b.n	800e7e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e7e8:	1e5a      	subs	r2, r3, #1
 800e7ea:	693b      	ldr	r3, [r7, #16]
 800e7ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7f2:	693b      	ldr	r3, [r7, #16]
 800e7f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d02c      	beq.n	800e854 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e7fa:	693b      	ldr	r3, [r7, #16]
 800e7fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d128      	bne.n	800e854 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e802:	693b      	ldr	r3, [r7, #16]
 800e804:	3304      	adds	r3, #4
 800e806:	4618      	mov	r0, r3
 800e808:	f7fe f872 	bl	800c8f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e80c:	693b      	ldr	r3, [r7, #16]
 800e80e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e814:	693b      	ldr	r3, [r7, #16]
 800e816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e818:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e81c:	693b      	ldr	r3, [r7, #16]
 800e81e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e820:	693b      	ldr	r3, [r7, #16]
 800e822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e824:	4b0f      	ldr	r3, [pc, #60]	; (800e864 <xTaskPriorityDisinherit+0xd4>)
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	429a      	cmp	r2, r3
 800e82a:	d903      	bls.n	800e834 <xTaskPriorityDisinherit+0xa4>
 800e82c:	693b      	ldr	r3, [r7, #16]
 800e82e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e830:	4a0c      	ldr	r2, [pc, #48]	; (800e864 <xTaskPriorityDisinherit+0xd4>)
 800e832:	6013      	str	r3, [r2, #0]
 800e834:	693b      	ldr	r3, [r7, #16]
 800e836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e838:	4613      	mov	r3, r2
 800e83a:	009b      	lsls	r3, r3, #2
 800e83c:	4413      	add	r3, r2
 800e83e:	009b      	lsls	r3, r3, #2
 800e840:	4a09      	ldr	r2, [pc, #36]	; (800e868 <xTaskPriorityDisinherit+0xd8>)
 800e842:	441a      	add	r2, r3
 800e844:	693b      	ldr	r3, [r7, #16]
 800e846:	3304      	adds	r3, #4
 800e848:	4619      	mov	r1, r3
 800e84a:	4610      	mov	r0, r2
 800e84c:	f7fd fff3 	bl	800c836 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e850:	2301      	movs	r3, #1
 800e852:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e854:	697b      	ldr	r3, [r7, #20]
	}
 800e856:	4618      	mov	r0, r3
 800e858:	3718      	adds	r7, #24
 800e85a:	46bd      	mov	sp, r7
 800e85c:	bd80      	pop	{r7, pc}
 800e85e:	bf00      	nop
 800e860:	20001908 	.word	0x20001908
 800e864:	20001de4 	.word	0x20001de4
 800e868:	2000190c 	.word	0x2000190c

0800e86c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b088      	sub	sp, #32
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
 800e874:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e87a:	2301      	movs	r3, #1
 800e87c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d06a      	beq.n	800e95a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e884:	69bb      	ldr	r3, [r7, #24]
 800e886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d10a      	bne.n	800e8a2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800e88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e890:	f383 8811 	msr	BASEPRI, r3
 800e894:	f3bf 8f6f 	isb	sy
 800e898:	f3bf 8f4f 	dsb	sy
 800e89c:	60fb      	str	r3, [r7, #12]
}
 800e89e:	bf00      	nop
 800e8a0:	e7fe      	b.n	800e8a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e8a2:	69bb      	ldr	r3, [r7, #24]
 800e8a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8a6:	683a      	ldr	r2, [r7, #0]
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	d902      	bls.n	800e8b2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	61fb      	str	r3, [r7, #28]
 800e8b0:	e002      	b.n	800e8b8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e8b2:	69bb      	ldr	r3, [r7, #24]
 800e8b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8b6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8bc:	69fa      	ldr	r2, [r7, #28]
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d04b      	beq.n	800e95a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e8c2:	69bb      	ldr	r3, [r7, #24]
 800e8c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e8c6:	697a      	ldr	r2, [r7, #20]
 800e8c8:	429a      	cmp	r2, r3
 800e8ca:	d146      	bne.n	800e95a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e8cc:	4b25      	ldr	r3, [pc, #148]	; (800e964 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	69ba      	ldr	r2, [r7, #24]
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d10a      	bne.n	800e8ec <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800e8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8da:	f383 8811 	msr	BASEPRI, r3
 800e8de:	f3bf 8f6f 	isb	sy
 800e8e2:	f3bf 8f4f 	dsb	sy
 800e8e6:	60bb      	str	r3, [r7, #8]
}
 800e8e8:	bf00      	nop
 800e8ea:	e7fe      	b.n	800e8ea <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e8ec:	69bb      	ldr	r3, [r7, #24]
 800e8ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e8f2:	69bb      	ldr	r3, [r7, #24]
 800e8f4:	69fa      	ldr	r2, [r7, #28]
 800e8f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e8f8:	69bb      	ldr	r3, [r7, #24]
 800e8fa:	699b      	ldr	r3, [r3, #24]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	db04      	blt.n	800e90a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e900:	69fb      	ldr	r3, [r7, #28]
 800e902:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e906:	69bb      	ldr	r3, [r7, #24]
 800e908:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e90a:	69bb      	ldr	r3, [r7, #24]
 800e90c:	6959      	ldr	r1, [r3, #20]
 800e90e:	693a      	ldr	r2, [r7, #16]
 800e910:	4613      	mov	r3, r2
 800e912:	009b      	lsls	r3, r3, #2
 800e914:	4413      	add	r3, r2
 800e916:	009b      	lsls	r3, r3, #2
 800e918:	4a13      	ldr	r2, [pc, #76]	; (800e968 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e91a:	4413      	add	r3, r2
 800e91c:	4299      	cmp	r1, r3
 800e91e:	d11c      	bne.n	800e95a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e920:	69bb      	ldr	r3, [r7, #24]
 800e922:	3304      	adds	r3, #4
 800e924:	4618      	mov	r0, r3
 800e926:	f7fd ffe3 	bl	800c8f0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e92a:	69bb      	ldr	r3, [r7, #24]
 800e92c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e92e:	4b0f      	ldr	r3, [pc, #60]	; (800e96c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	429a      	cmp	r2, r3
 800e934:	d903      	bls.n	800e93e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800e936:	69bb      	ldr	r3, [r7, #24]
 800e938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e93a:	4a0c      	ldr	r2, [pc, #48]	; (800e96c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e93c:	6013      	str	r3, [r2, #0]
 800e93e:	69bb      	ldr	r3, [r7, #24]
 800e940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e942:	4613      	mov	r3, r2
 800e944:	009b      	lsls	r3, r3, #2
 800e946:	4413      	add	r3, r2
 800e948:	009b      	lsls	r3, r3, #2
 800e94a:	4a07      	ldr	r2, [pc, #28]	; (800e968 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e94c:	441a      	add	r2, r3
 800e94e:	69bb      	ldr	r3, [r7, #24]
 800e950:	3304      	adds	r3, #4
 800e952:	4619      	mov	r1, r3
 800e954:	4610      	mov	r0, r2
 800e956:	f7fd ff6e 	bl	800c836 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e95a:	bf00      	nop
 800e95c:	3720      	adds	r7, #32
 800e95e:	46bd      	mov	sp, r7
 800e960:	bd80      	pop	{r7, pc}
 800e962:	bf00      	nop
 800e964:	20001908 	.word	0x20001908
 800e968:	2000190c 	.word	0x2000190c
 800e96c:	20001de4 	.word	0x20001de4

0800e970 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e970:	b480      	push	{r7}
 800e972:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e974:	4b07      	ldr	r3, [pc, #28]	; (800e994 <pvTaskIncrementMutexHeldCount+0x24>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d004      	beq.n	800e986 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e97c:	4b05      	ldr	r3, [pc, #20]	; (800e994 <pvTaskIncrementMutexHeldCount+0x24>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e982:	3201      	adds	r2, #1
 800e984:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800e986:	4b03      	ldr	r3, [pc, #12]	; (800e994 <pvTaskIncrementMutexHeldCount+0x24>)
 800e988:	681b      	ldr	r3, [r3, #0]
	}
 800e98a:	4618      	mov	r0, r3
 800e98c:	46bd      	mov	sp, r7
 800e98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e992:	4770      	bx	lr
 800e994:	20001908 	.word	0x20001908

0800e998 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b086      	sub	sp, #24
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	60f8      	str	r0, [r7, #12]
 800e9a0:	60b9      	str	r1, [r7, #8]
 800e9a2:	607a      	str	r2, [r7, #4]
 800e9a4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800e9a6:	f000 ff85 	bl	800f8b4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800e9aa:	4b29      	ldr	r3, [pc, #164]	; (800ea50 <xTaskNotifyWait+0xb8>)
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800e9b2:	b2db      	uxtb	r3, r3
 800e9b4:	2b02      	cmp	r3, #2
 800e9b6:	d01c      	beq.n	800e9f2 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800e9b8:	4b25      	ldr	r3, [pc, #148]	; (800ea50 <xTaskNotifyWait+0xb8>)
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800e9c0:	68fa      	ldr	r2, [r7, #12]
 800e9c2:	43d2      	mvns	r2, r2
 800e9c4:	400a      	ands	r2, r1
 800e9c6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800e9ca:	4b21      	ldr	r3, [pc, #132]	; (800ea50 <xTaskNotifyWait+0xb8>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	2201      	movs	r2, #1
 800e9d0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d00b      	beq.n	800e9f2 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e9da:	2101      	movs	r1, #1
 800e9dc:	6838      	ldr	r0, [r7, #0]
 800e9de:	f000 f9dd 	bl	800ed9c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800e9e2:	4b1c      	ldr	r3, [pc, #112]	; (800ea54 <xTaskNotifyWait+0xbc>)
 800e9e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e9e8:	601a      	str	r2, [r3, #0]
 800e9ea:	f3bf 8f4f 	dsb	sy
 800e9ee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e9f2:	f000 ff8f 	bl	800f914 <vPortExitCritical>

		taskENTER_CRITICAL();
 800e9f6:	f000 ff5d 	bl	800f8b4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d005      	beq.n	800ea0c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800ea00:	4b13      	ldr	r3, [pc, #76]	; (800ea50 <xTaskNotifyWait+0xb8>)
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800ea0c:	4b10      	ldr	r3, [pc, #64]	; (800ea50 <xTaskNotifyWait+0xb8>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ea14:	b2db      	uxtb	r3, r3
 800ea16:	2b02      	cmp	r3, #2
 800ea18:	d002      	beq.n	800ea20 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	617b      	str	r3, [r7, #20]
 800ea1e:	e00a      	b.n	800ea36 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800ea20:	4b0b      	ldr	r3, [pc, #44]	; (800ea50 <xTaskNotifyWait+0xb8>)
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800ea28:	68ba      	ldr	r2, [r7, #8]
 800ea2a:	43d2      	mvns	r2, r2
 800ea2c:	400a      	ands	r2, r1
 800ea2e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800ea32:	2301      	movs	r3, #1
 800ea34:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ea36:	4b06      	ldr	r3, [pc, #24]	; (800ea50 <xTaskNotifyWait+0xb8>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800ea40:	f000 ff68 	bl	800f914 <vPortExitCritical>

		return xReturn;
 800ea44:	697b      	ldr	r3, [r7, #20]
	}
 800ea46:	4618      	mov	r0, r3
 800ea48:	3718      	adds	r7, #24
 800ea4a:	46bd      	mov	sp, r7
 800ea4c:	bd80      	pop	{r7, pc}
 800ea4e:	bf00      	nop
 800ea50:	20001908 	.word	0x20001908
 800ea54:	e000ed04 	.word	0xe000ed04

0800ea58 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b08a      	sub	sp, #40	; 0x28
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	60f8      	str	r0, [r7, #12]
 800ea60:	60b9      	str	r1, [r7, #8]
 800ea62:	603b      	str	r3, [r7, #0]
 800ea64:	4613      	mov	r3, r2
 800ea66:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800ea68:	2301      	movs	r3, #1
 800ea6a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d10a      	bne.n	800ea88 <xTaskGenericNotify+0x30>
	__asm volatile
 800ea72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea76:	f383 8811 	msr	BASEPRI, r3
 800ea7a:	f3bf 8f6f 	isb	sy
 800ea7e:	f3bf 8f4f 	dsb	sy
 800ea82:	61bb      	str	r3, [r7, #24]
}
 800ea84:	bf00      	nop
 800ea86:	e7fe      	b.n	800ea86 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800ea8c:	f000 ff12 	bl	800f8b4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d004      	beq.n	800eaa0 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800ea96:	6a3b      	ldr	r3, [r7, #32]
 800ea98:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ea9c:	683b      	ldr	r3, [r7, #0]
 800ea9e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800eaa0:	6a3b      	ldr	r3, [r7, #32]
 800eaa2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800eaa6:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800eaa8:	6a3b      	ldr	r3, [r7, #32]
 800eaaa:	2202      	movs	r2, #2
 800eaac:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800eab0:	79fb      	ldrb	r3, [r7, #7]
 800eab2:	2b04      	cmp	r3, #4
 800eab4:	d82d      	bhi.n	800eb12 <xTaskGenericNotify+0xba>
 800eab6:	a201      	add	r2, pc, #4	; (adr r2, 800eabc <xTaskGenericNotify+0x64>)
 800eab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eabc:	0800eb35 	.word	0x0800eb35
 800eac0:	0800ead1 	.word	0x0800ead1
 800eac4:	0800eae3 	.word	0x0800eae3
 800eac8:	0800eaf3 	.word	0x0800eaf3
 800eacc:	0800eafd 	.word	0x0800eafd
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800ead0:	6a3b      	ldr	r3, [r7, #32]
 800ead2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	431a      	orrs	r2, r3
 800eada:	6a3b      	ldr	r3, [r7, #32]
 800eadc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800eae0:	e02b      	b.n	800eb3a <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800eae2:	6a3b      	ldr	r3, [r7, #32]
 800eae4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800eae8:	1c5a      	adds	r2, r3, #1
 800eaea:	6a3b      	ldr	r3, [r7, #32]
 800eaec:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800eaf0:	e023      	b.n	800eb3a <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800eaf2:	6a3b      	ldr	r3, [r7, #32]
 800eaf4:	68ba      	ldr	r2, [r7, #8]
 800eaf6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800eafa:	e01e      	b.n	800eb3a <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800eafc:	7ffb      	ldrb	r3, [r7, #31]
 800eafe:	2b02      	cmp	r3, #2
 800eb00:	d004      	beq.n	800eb0c <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800eb02:	6a3b      	ldr	r3, [r7, #32]
 800eb04:	68ba      	ldr	r2, [r7, #8]
 800eb06:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800eb0a:	e016      	b.n	800eb3a <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800eb10:	e013      	b.n	800eb3a <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800eb12:	6a3b      	ldr	r3, [r7, #32]
 800eb14:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800eb18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb1c:	d00c      	beq.n	800eb38 <xTaskGenericNotify+0xe0>
	__asm volatile
 800eb1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb22:	f383 8811 	msr	BASEPRI, r3
 800eb26:	f3bf 8f6f 	isb	sy
 800eb2a:	f3bf 8f4f 	dsb	sy
 800eb2e:	617b      	str	r3, [r7, #20]
}
 800eb30:	bf00      	nop
 800eb32:	e7fe      	b.n	800eb32 <xTaskGenericNotify+0xda>
					break;
 800eb34:	bf00      	nop
 800eb36:	e000      	b.n	800eb3a <xTaskGenericNotify+0xe2>

					break;
 800eb38:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800eb3a:	7ffb      	ldrb	r3, [r7, #31]
 800eb3c:	2b01      	cmp	r3, #1
 800eb3e:	d13a      	bne.n	800ebb6 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eb40:	6a3b      	ldr	r3, [r7, #32]
 800eb42:	3304      	adds	r3, #4
 800eb44:	4618      	mov	r0, r3
 800eb46:	f7fd fed3 	bl	800c8f0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800eb4a:	6a3b      	ldr	r3, [r7, #32]
 800eb4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb4e:	4b1d      	ldr	r3, [pc, #116]	; (800ebc4 <xTaskGenericNotify+0x16c>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	429a      	cmp	r2, r3
 800eb54:	d903      	bls.n	800eb5e <xTaskGenericNotify+0x106>
 800eb56:	6a3b      	ldr	r3, [r7, #32]
 800eb58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb5a:	4a1a      	ldr	r2, [pc, #104]	; (800ebc4 <xTaskGenericNotify+0x16c>)
 800eb5c:	6013      	str	r3, [r2, #0]
 800eb5e:	6a3b      	ldr	r3, [r7, #32]
 800eb60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb62:	4613      	mov	r3, r2
 800eb64:	009b      	lsls	r3, r3, #2
 800eb66:	4413      	add	r3, r2
 800eb68:	009b      	lsls	r3, r3, #2
 800eb6a:	4a17      	ldr	r2, [pc, #92]	; (800ebc8 <xTaskGenericNotify+0x170>)
 800eb6c:	441a      	add	r2, r3
 800eb6e:	6a3b      	ldr	r3, [r7, #32]
 800eb70:	3304      	adds	r3, #4
 800eb72:	4619      	mov	r1, r3
 800eb74:	4610      	mov	r0, r2
 800eb76:	f7fd fe5e 	bl	800c836 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800eb7a:	6a3b      	ldr	r3, [r7, #32]
 800eb7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d00a      	beq.n	800eb98 <xTaskGenericNotify+0x140>
	__asm volatile
 800eb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb86:	f383 8811 	msr	BASEPRI, r3
 800eb8a:	f3bf 8f6f 	isb	sy
 800eb8e:	f3bf 8f4f 	dsb	sy
 800eb92:	613b      	str	r3, [r7, #16]
}
 800eb94:	bf00      	nop
 800eb96:	e7fe      	b.n	800eb96 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800eb98:	6a3b      	ldr	r3, [r7, #32]
 800eb9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb9c:	4b0b      	ldr	r3, [pc, #44]	; (800ebcc <xTaskGenericNotify+0x174>)
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eba2:	429a      	cmp	r2, r3
 800eba4:	d907      	bls.n	800ebb6 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800eba6:	4b0a      	ldr	r3, [pc, #40]	; (800ebd0 <xTaskGenericNotify+0x178>)
 800eba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ebac:	601a      	str	r2, [r3, #0]
 800ebae:	f3bf 8f4f 	dsb	sy
 800ebb2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800ebb6:	f000 fead 	bl	800f914 <vPortExitCritical>

		return xReturn;
 800ebba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	3728      	adds	r7, #40	; 0x28
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	bd80      	pop	{r7, pc}
 800ebc4:	20001de4 	.word	0x20001de4
 800ebc8:	2000190c 	.word	0x2000190c
 800ebcc:	20001908 	.word	0x20001908
 800ebd0:	e000ed04 	.word	0xe000ed04

0800ebd4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b08e      	sub	sp, #56	; 0x38
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	60f8      	str	r0, [r7, #12]
 800ebdc:	60b9      	str	r1, [r7, #8]
 800ebde:	603b      	str	r3, [r7, #0]
 800ebe0:	4613      	mov	r3, r2
 800ebe2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800ebe4:	2301      	movs	r3, #1
 800ebe6:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d10a      	bne.n	800ec04 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800ebee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebf2:	f383 8811 	msr	BASEPRI, r3
 800ebf6:	f3bf 8f6f 	isb	sy
 800ebfa:	f3bf 8f4f 	dsb	sy
 800ebfe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ec00:	bf00      	nop
 800ec02:	e7fe      	b.n	800ec02 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ec04:	f000 ff38 	bl	800fa78 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800ec0c:	f3ef 8211 	mrs	r2, BASEPRI
 800ec10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec14:	f383 8811 	msr	BASEPRI, r3
 800ec18:	f3bf 8f6f 	isb	sy
 800ec1c:	f3bf 8f4f 	dsb	sy
 800ec20:	623a      	str	r2, [r7, #32]
 800ec22:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800ec24:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ec26:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d004      	beq.n	800ec38 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800ec2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec30:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ec38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec3a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ec3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ec42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec44:	2202      	movs	r2, #2
 800ec46:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800ec4a:	79fb      	ldrb	r3, [r7, #7]
 800ec4c:	2b04      	cmp	r3, #4
 800ec4e:	d82f      	bhi.n	800ecb0 <xTaskGenericNotifyFromISR+0xdc>
 800ec50:	a201      	add	r2, pc, #4	; (adr r2, 800ec58 <xTaskGenericNotifyFromISR+0x84>)
 800ec52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec56:	bf00      	nop
 800ec58:	0800ecd3 	.word	0x0800ecd3
 800ec5c:	0800ec6d 	.word	0x0800ec6d
 800ec60:	0800ec7f 	.word	0x0800ec7f
 800ec64:	0800ec8f 	.word	0x0800ec8f
 800ec68:	0800ec99 	.word	0x0800ec99
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800ec6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec6e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ec72:	68bb      	ldr	r3, [r7, #8]
 800ec74:	431a      	orrs	r2, r3
 800ec76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec78:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800ec7c:	e02c      	b.n	800ecd8 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800ec7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec80:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ec84:	1c5a      	adds	r2, r3, #1
 800ec86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec88:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800ec8c:	e024      	b.n	800ecd8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800ec8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec90:	68ba      	ldr	r2, [r7, #8]
 800ec92:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800ec96:	e01f      	b.n	800ecd8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800ec98:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ec9c:	2b02      	cmp	r3, #2
 800ec9e:	d004      	beq.n	800ecaa <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800eca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eca2:	68ba      	ldr	r2, [r7, #8]
 800eca4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800eca8:	e016      	b.n	800ecd8 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800ecaa:	2300      	movs	r3, #0
 800ecac:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800ecae:	e013      	b.n	800ecd8 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800ecb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecb2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ecb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecba:	d00c      	beq.n	800ecd6 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800ecbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecc0:	f383 8811 	msr	BASEPRI, r3
 800ecc4:	f3bf 8f6f 	isb	sy
 800ecc8:	f3bf 8f4f 	dsb	sy
 800eccc:	61bb      	str	r3, [r7, #24]
}
 800ecce:	bf00      	nop
 800ecd0:	e7fe      	b.n	800ecd0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800ecd2:	bf00      	nop
 800ecd4:	e000      	b.n	800ecd8 <xTaskGenericNotifyFromISR+0x104>
					break;
 800ecd6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800ecd8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ecdc:	2b01      	cmp	r3, #1
 800ecde:	d146      	bne.n	800ed6e <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ece0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ece2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d00a      	beq.n	800ecfe <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800ece8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecec:	f383 8811 	msr	BASEPRI, r3
 800ecf0:	f3bf 8f6f 	isb	sy
 800ecf4:	f3bf 8f4f 	dsb	sy
 800ecf8:	617b      	str	r3, [r7, #20]
}
 800ecfa:	bf00      	nop
 800ecfc:	e7fe      	b.n	800ecfc <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ecfe:	4b21      	ldr	r3, [pc, #132]	; (800ed84 <xTaskGenericNotifyFromISR+0x1b0>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d11d      	bne.n	800ed42 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ed06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed08:	3304      	adds	r3, #4
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	f7fd fdf0 	bl	800c8f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ed10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed14:	4b1c      	ldr	r3, [pc, #112]	; (800ed88 <xTaskGenericNotifyFromISR+0x1b4>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	429a      	cmp	r2, r3
 800ed1a:	d903      	bls.n	800ed24 <xTaskGenericNotifyFromISR+0x150>
 800ed1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed20:	4a19      	ldr	r2, [pc, #100]	; (800ed88 <xTaskGenericNotifyFromISR+0x1b4>)
 800ed22:	6013      	str	r3, [r2, #0]
 800ed24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed28:	4613      	mov	r3, r2
 800ed2a:	009b      	lsls	r3, r3, #2
 800ed2c:	4413      	add	r3, r2
 800ed2e:	009b      	lsls	r3, r3, #2
 800ed30:	4a16      	ldr	r2, [pc, #88]	; (800ed8c <xTaskGenericNotifyFromISR+0x1b8>)
 800ed32:	441a      	add	r2, r3
 800ed34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed36:	3304      	adds	r3, #4
 800ed38:	4619      	mov	r1, r3
 800ed3a:	4610      	mov	r0, r2
 800ed3c:	f7fd fd7b 	bl	800c836 <vListInsertEnd>
 800ed40:	e005      	b.n	800ed4e <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800ed42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed44:	3318      	adds	r3, #24
 800ed46:	4619      	mov	r1, r3
 800ed48:	4811      	ldr	r0, [pc, #68]	; (800ed90 <xTaskGenericNotifyFromISR+0x1bc>)
 800ed4a:	f7fd fd74 	bl	800c836 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ed4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed52:	4b10      	ldr	r3, [pc, #64]	; (800ed94 <xTaskGenericNotifyFromISR+0x1c0>)
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d908      	bls.n	800ed6e <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800ed5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d002      	beq.n	800ed68 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800ed62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed64:	2201      	movs	r2, #1
 800ed66:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800ed68:	4b0b      	ldr	r3, [pc, #44]	; (800ed98 <xTaskGenericNotifyFromISR+0x1c4>)
 800ed6a:	2201      	movs	r2, #1
 800ed6c:	601a      	str	r2, [r3, #0]
 800ed6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed70:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	f383 8811 	msr	BASEPRI, r3
}
 800ed78:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800ed7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	3738      	adds	r7, #56	; 0x38
 800ed80:	46bd      	mov	sp, r7
 800ed82:	bd80      	pop	{r7, pc}
 800ed84:	20001e04 	.word	0x20001e04
 800ed88:	20001de4 	.word	0x20001de4
 800ed8c:	2000190c 	.word	0x2000190c
 800ed90:	20001d9c 	.word	0x20001d9c
 800ed94:	20001908 	.word	0x20001908
 800ed98:	20001df0 	.word	0x20001df0

0800ed9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b084      	sub	sp, #16
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
 800eda4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800eda6:	4b21      	ldr	r3, [pc, #132]	; (800ee2c <prvAddCurrentTaskToDelayedList+0x90>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800edac:	4b20      	ldr	r3, [pc, #128]	; (800ee30 <prvAddCurrentTaskToDelayedList+0x94>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	3304      	adds	r3, #4
 800edb2:	4618      	mov	r0, r3
 800edb4:	f7fd fd9c 	bl	800c8f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edbe:	d10a      	bne.n	800edd6 <prvAddCurrentTaskToDelayedList+0x3a>
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d007      	beq.n	800edd6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800edc6:	4b1a      	ldr	r3, [pc, #104]	; (800ee30 <prvAddCurrentTaskToDelayedList+0x94>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	3304      	adds	r3, #4
 800edcc:	4619      	mov	r1, r3
 800edce:	4819      	ldr	r0, [pc, #100]	; (800ee34 <prvAddCurrentTaskToDelayedList+0x98>)
 800edd0:	f7fd fd31 	bl	800c836 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800edd4:	e026      	b.n	800ee24 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800edd6:	68fa      	ldr	r2, [r7, #12]
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	4413      	add	r3, r2
 800eddc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800edde:	4b14      	ldr	r3, [pc, #80]	; (800ee30 <prvAddCurrentTaskToDelayedList+0x94>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	68ba      	ldr	r2, [r7, #8]
 800ede4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ede6:	68ba      	ldr	r2, [r7, #8]
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	429a      	cmp	r2, r3
 800edec:	d209      	bcs.n	800ee02 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800edee:	4b12      	ldr	r3, [pc, #72]	; (800ee38 <prvAddCurrentTaskToDelayedList+0x9c>)
 800edf0:	681a      	ldr	r2, [r3, #0]
 800edf2:	4b0f      	ldr	r3, [pc, #60]	; (800ee30 <prvAddCurrentTaskToDelayedList+0x94>)
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	3304      	adds	r3, #4
 800edf8:	4619      	mov	r1, r3
 800edfa:	4610      	mov	r0, r2
 800edfc:	f7fd fd3f 	bl	800c87e <vListInsert>
}
 800ee00:	e010      	b.n	800ee24 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ee02:	4b0e      	ldr	r3, [pc, #56]	; (800ee3c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ee04:	681a      	ldr	r2, [r3, #0]
 800ee06:	4b0a      	ldr	r3, [pc, #40]	; (800ee30 <prvAddCurrentTaskToDelayedList+0x94>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	3304      	adds	r3, #4
 800ee0c:	4619      	mov	r1, r3
 800ee0e:	4610      	mov	r0, r2
 800ee10:	f7fd fd35 	bl	800c87e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ee14:	4b0a      	ldr	r3, [pc, #40]	; (800ee40 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	68ba      	ldr	r2, [r7, #8]
 800ee1a:	429a      	cmp	r2, r3
 800ee1c:	d202      	bcs.n	800ee24 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ee1e:	4a08      	ldr	r2, [pc, #32]	; (800ee40 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	6013      	str	r3, [r2, #0]
}
 800ee24:	bf00      	nop
 800ee26:	3710      	adds	r7, #16
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	bd80      	pop	{r7, pc}
 800ee2c:	20001de0 	.word	0x20001de0
 800ee30:	20001908 	.word	0x20001908
 800ee34:	20001dc8 	.word	0x20001dc8
 800ee38:	20001d98 	.word	0x20001d98
 800ee3c:	20001d94 	.word	0x20001d94
 800ee40:	20001dfc 	.word	0x20001dfc

0800ee44 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b08a      	sub	sp, #40	; 0x28
 800ee48:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ee4e:	f000 fba1 	bl	800f594 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ee52:	4b1c      	ldr	r3, [pc, #112]	; (800eec4 <xTimerCreateTimerTask+0x80>)
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d021      	beq.n	800ee9e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ee62:	1d3a      	adds	r2, r7, #4
 800ee64:	f107 0108 	add.w	r1, r7, #8
 800ee68:	f107 030c 	add.w	r3, r7, #12
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	f7fd fc9b 	bl	800c7a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ee72:	6879      	ldr	r1, [r7, #4]
 800ee74:	68bb      	ldr	r3, [r7, #8]
 800ee76:	68fa      	ldr	r2, [r7, #12]
 800ee78:	9202      	str	r2, [sp, #8]
 800ee7a:	9301      	str	r3, [sp, #4]
 800ee7c:	2302      	movs	r3, #2
 800ee7e:	9300      	str	r3, [sp, #0]
 800ee80:	2300      	movs	r3, #0
 800ee82:	460a      	mov	r2, r1
 800ee84:	4910      	ldr	r1, [pc, #64]	; (800eec8 <xTimerCreateTimerTask+0x84>)
 800ee86:	4811      	ldr	r0, [pc, #68]	; (800eecc <xTimerCreateTimerTask+0x88>)
 800ee88:	f7fe fd14 	bl	800d8b4 <xTaskCreateStatic>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	4a10      	ldr	r2, [pc, #64]	; (800eed0 <xTimerCreateTimerTask+0x8c>)
 800ee90:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ee92:	4b0f      	ldr	r3, [pc, #60]	; (800eed0 <xTimerCreateTimerTask+0x8c>)
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d001      	beq.n	800ee9e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ee9a:	2301      	movs	r3, #1
 800ee9c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ee9e:	697b      	ldr	r3, [r7, #20]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d10a      	bne.n	800eeba <xTimerCreateTimerTask+0x76>
	__asm volatile
 800eea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eea8:	f383 8811 	msr	BASEPRI, r3
 800eeac:	f3bf 8f6f 	isb	sy
 800eeb0:	f3bf 8f4f 	dsb	sy
 800eeb4:	613b      	str	r3, [r7, #16]
}
 800eeb6:	bf00      	nop
 800eeb8:	e7fe      	b.n	800eeb8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800eeba:	697b      	ldr	r3, [r7, #20]
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3718      	adds	r7, #24
 800eec0:	46bd      	mov	sp, r7
 800eec2:	bd80      	pop	{r7, pc}
 800eec4:	20001e38 	.word	0x20001e38
 800eec8:	08015298 	.word	0x08015298
 800eecc:	0800f13d 	.word	0x0800f13d
 800eed0:	20001e3c 	.word	0x20001e3c

0800eed4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b088      	sub	sp, #32
 800eed8:	af02      	add	r7, sp, #8
 800eeda:	60f8      	str	r0, [r7, #12]
 800eedc:	60b9      	str	r1, [r7, #8]
 800eede:	607a      	str	r2, [r7, #4]
 800eee0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800eee2:	202c      	movs	r0, #44	; 0x2c
 800eee4:	f000 fe08 	bl	800faf8 <pvPortMalloc>
 800eee8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800eeea:	697b      	ldr	r3, [r7, #20]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d00d      	beq.n	800ef0c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800eef0:	697b      	ldr	r3, [r7, #20]
 800eef2:	2200      	movs	r2, #0
 800eef4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800eef8:	697b      	ldr	r3, [r7, #20]
 800eefa:	9301      	str	r3, [sp, #4]
 800eefc:	6a3b      	ldr	r3, [r7, #32]
 800eefe:	9300      	str	r3, [sp, #0]
 800ef00:	683b      	ldr	r3, [r7, #0]
 800ef02:	687a      	ldr	r2, [r7, #4]
 800ef04:	68b9      	ldr	r1, [r7, #8]
 800ef06:	68f8      	ldr	r0, [r7, #12]
 800ef08:	f000 f843 	bl	800ef92 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ef0c:	697b      	ldr	r3, [r7, #20]
	}
 800ef0e:	4618      	mov	r0, r3
 800ef10:	3718      	adds	r7, #24
 800ef12:	46bd      	mov	sp, r7
 800ef14:	bd80      	pop	{r7, pc}

0800ef16 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800ef16:	b580      	push	{r7, lr}
 800ef18:	b08a      	sub	sp, #40	; 0x28
 800ef1a:	af02      	add	r7, sp, #8
 800ef1c:	60f8      	str	r0, [r7, #12]
 800ef1e:	60b9      	str	r1, [r7, #8]
 800ef20:	607a      	str	r2, [r7, #4]
 800ef22:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800ef24:	232c      	movs	r3, #44	; 0x2c
 800ef26:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800ef28:	693b      	ldr	r3, [r7, #16]
 800ef2a:	2b2c      	cmp	r3, #44	; 0x2c
 800ef2c:	d00a      	beq.n	800ef44 <xTimerCreateStatic+0x2e>
	__asm volatile
 800ef2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef32:	f383 8811 	msr	BASEPRI, r3
 800ef36:	f3bf 8f6f 	isb	sy
 800ef3a:	f3bf 8f4f 	dsb	sy
 800ef3e:	61bb      	str	r3, [r7, #24]
}
 800ef40:	bf00      	nop
 800ef42:	e7fe      	b.n	800ef42 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ef44:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ef46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d10a      	bne.n	800ef62 <xTimerCreateStatic+0x4c>
	__asm volatile
 800ef4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef50:	f383 8811 	msr	BASEPRI, r3
 800ef54:	f3bf 8f6f 	isb	sy
 800ef58:	f3bf 8f4f 	dsb	sy
 800ef5c:	617b      	str	r3, [r7, #20]
}
 800ef5e:	bf00      	nop
 800ef60:	e7fe      	b.n	800ef60 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ef62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef64:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ef66:	69fb      	ldr	r3, [r7, #28]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d00d      	beq.n	800ef88 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800ef6c:	69fb      	ldr	r3, [r7, #28]
 800ef6e:	2202      	movs	r2, #2
 800ef70:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ef74:	69fb      	ldr	r3, [r7, #28]
 800ef76:	9301      	str	r3, [sp, #4]
 800ef78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef7a:	9300      	str	r3, [sp, #0]
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	687a      	ldr	r2, [r7, #4]
 800ef80:	68b9      	ldr	r1, [r7, #8]
 800ef82:	68f8      	ldr	r0, [r7, #12]
 800ef84:	f000 f805 	bl	800ef92 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ef88:	69fb      	ldr	r3, [r7, #28]
	}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	3720      	adds	r7, #32
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	bd80      	pop	{r7, pc}

0800ef92 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ef92:	b580      	push	{r7, lr}
 800ef94:	b086      	sub	sp, #24
 800ef96:	af00      	add	r7, sp, #0
 800ef98:	60f8      	str	r0, [r7, #12]
 800ef9a:	60b9      	str	r1, [r7, #8]
 800ef9c:	607a      	str	r2, [r7, #4]
 800ef9e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d10a      	bne.n	800efbc <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800efa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efaa:	f383 8811 	msr	BASEPRI, r3
 800efae:	f3bf 8f6f 	isb	sy
 800efb2:	f3bf 8f4f 	dsb	sy
 800efb6:	617b      	str	r3, [r7, #20]
}
 800efb8:	bf00      	nop
 800efba:	e7fe      	b.n	800efba <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800efbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d01e      	beq.n	800f000 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800efc2:	f000 fae7 	bl	800f594 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800efc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efc8:	68fa      	ldr	r2, [r7, #12]
 800efca:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800efcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efce:	68ba      	ldr	r2, [r7, #8]
 800efd0:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800efd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efd4:	683a      	ldr	r2, [r7, #0]
 800efd6:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800efd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efda:	6a3a      	ldr	r2, [r7, #32]
 800efdc:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800efde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efe0:	3304      	adds	r3, #4
 800efe2:	4618      	mov	r0, r3
 800efe4:	f7fd fc1a 	bl	800c81c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d008      	beq.n	800f000 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800efee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eff0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eff4:	f043 0304 	orr.w	r3, r3, #4
 800eff8:	b2da      	uxtb	r2, r3
 800effa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800effc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800f000:	bf00      	nop
 800f002:	3718      	adds	r7, #24
 800f004:	46bd      	mov	sp, r7
 800f006:	bd80      	pop	{r7, pc}

0800f008 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b08a      	sub	sp, #40	; 0x28
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	60f8      	str	r0, [r7, #12]
 800f010:	60b9      	str	r1, [r7, #8]
 800f012:	607a      	str	r2, [r7, #4]
 800f014:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f016:	2300      	movs	r3, #0
 800f018:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d10a      	bne.n	800f036 <xTimerGenericCommand+0x2e>
	__asm volatile
 800f020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f024:	f383 8811 	msr	BASEPRI, r3
 800f028:	f3bf 8f6f 	isb	sy
 800f02c:	f3bf 8f4f 	dsb	sy
 800f030:	623b      	str	r3, [r7, #32]
}
 800f032:	bf00      	nop
 800f034:	e7fe      	b.n	800f034 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f036:	4b1a      	ldr	r3, [pc, #104]	; (800f0a0 <xTimerGenericCommand+0x98>)
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d02a      	beq.n	800f094 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f03e:	68bb      	ldr	r3, [r7, #8]
 800f040:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f04a:	68bb      	ldr	r3, [r7, #8]
 800f04c:	2b05      	cmp	r3, #5
 800f04e:	dc18      	bgt.n	800f082 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f050:	f7ff fb18 	bl	800e684 <xTaskGetSchedulerState>
 800f054:	4603      	mov	r3, r0
 800f056:	2b02      	cmp	r3, #2
 800f058:	d109      	bne.n	800f06e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f05a:	4b11      	ldr	r3, [pc, #68]	; (800f0a0 <xTimerGenericCommand+0x98>)
 800f05c:	6818      	ldr	r0, [r3, #0]
 800f05e:	f107 0110 	add.w	r1, r7, #16
 800f062:	2300      	movs	r3, #0
 800f064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f066:	f7fd fecb 	bl	800ce00 <xQueueGenericSend>
 800f06a:	6278      	str	r0, [r7, #36]	; 0x24
 800f06c:	e012      	b.n	800f094 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f06e:	4b0c      	ldr	r3, [pc, #48]	; (800f0a0 <xTimerGenericCommand+0x98>)
 800f070:	6818      	ldr	r0, [r3, #0]
 800f072:	f107 0110 	add.w	r1, r7, #16
 800f076:	2300      	movs	r3, #0
 800f078:	2200      	movs	r2, #0
 800f07a:	f7fd fec1 	bl	800ce00 <xQueueGenericSend>
 800f07e:	6278      	str	r0, [r7, #36]	; 0x24
 800f080:	e008      	b.n	800f094 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f082:	4b07      	ldr	r3, [pc, #28]	; (800f0a0 <xTimerGenericCommand+0x98>)
 800f084:	6818      	ldr	r0, [r3, #0]
 800f086:	f107 0110 	add.w	r1, r7, #16
 800f08a:	2300      	movs	r3, #0
 800f08c:	683a      	ldr	r2, [r7, #0]
 800f08e:	f7fd ffb5 	bl	800cffc <xQueueGenericSendFromISR>
 800f092:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f096:	4618      	mov	r0, r3
 800f098:	3728      	adds	r7, #40	; 0x28
 800f09a:	46bd      	mov	sp, r7
 800f09c:	bd80      	pop	{r7, pc}
 800f09e:	bf00      	nop
 800f0a0:	20001e38 	.word	0x20001e38

0800f0a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b088      	sub	sp, #32
 800f0a8:	af02      	add	r7, sp, #8
 800f0aa:	6078      	str	r0, [r7, #4]
 800f0ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f0ae:	4b22      	ldr	r3, [pc, #136]	; (800f138 <prvProcessExpiredTimer+0x94>)
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	68db      	ldr	r3, [r3, #12]
 800f0b4:	68db      	ldr	r3, [r3, #12]
 800f0b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f0b8:	697b      	ldr	r3, [r7, #20]
 800f0ba:	3304      	adds	r3, #4
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f7fd fc17 	bl	800c8f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f0c2:	697b      	ldr	r3, [r7, #20]
 800f0c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f0c8:	f003 0304 	and.w	r3, r3, #4
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d022      	beq.n	800f116 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f0d0:	697b      	ldr	r3, [r7, #20]
 800f0d2:	699a      	ldr	r2, [r3, #24]
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	18d1      	adds	r1, r2, r3
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	683a      	ldr	r2, [r7, #0]
 800f0dc:	6978      	ldr	r0, [r7, #20]
 800f0de:	f000 f8d1 	bl	800f284 <prvInsertTimerInActiveList>
 800f0e2:	4603      	mov	r3, r0
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d01f      	beq.n	800f128 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	9300      	str	r3, [sp, #0]
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	687a      	ldr	r2, [r7, #4]
 800f0f0:	2100      	movs	r1, #0
 800f0f2:	6978      	ldr	r0, [r7, #20]
 800f0f4:	f7ff ff88 	bl	800f008 <xTimerGenericCommand>
 800f0f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f0fa:	693b      	ldr	r3, [r7, #16]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d113      	bne.n	800f128 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800f100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f104:	f383 8811 	msr	BASEPRI, r3
 800f108:	f3bf 8f6f 	isb	sy
 800f10c:	f3bf 8f4f 	dsb	sy
 800f110:	60fb      	str	r3, [r7, #12]
}
 800f112:	bf00      	nop
 800f114:	e7fe      	b.n	800f114 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f116:	697b      	ldr	r3, [r7, #20]
 800f118:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f11c:	f023 0301 	bic.w	r3, r3, #1
 800f120:	b2da      	uxtb	r2, r3
 800f122:	697b      	ldr	r3, [r7, #20]
 800f124:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f128:	697b      	ldr	r3, [r7, #20]
 800f12a:	6a1b      	ldr	r3, [r3, #32]
 800f12c:	6978      	ldr	r0, [r7, #20]
 800f12e:	4798      	blx	r3
}
 800f130:	bf00      	nop
 800f132:	3718      	adds	r7, #24
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}
 800f138:	20001e30 	.word	0x20001e30

0800f13c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b084      	sub	sp, #16
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f144:	f107 0308 	add.w	r3, r7, #8
 800f148:	4618      	mov	r0, r3
 800f14a:	f000 f857 	bl	800f1fc <prvGetNextExpireTime>
 800f14e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f150:	68bb      	ldr	r3, [r7, #8]
 800f152:	4619      	mov	r1, r3
 800f154:	68f8      	ldr	r0, [r7, #12]
 800f156:	f000 f803 	bl	800f160 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f15a:	f000 f8d5 	bl	800f308 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f15e:	e7f1      	b.n	800f144 <prvTimerTask+0x8>

0800f160 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b084      	sub	sp, #16
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
 800f168:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f16a:	f7fe fe7d 	bl	800de68 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f16e:	f107 0308 	add.w	r3, r7, #8
 800f172:	4618      	mov	r0, r3
 800f174:	f000 f866 	bl	800f244 <prvSampleTimeNow>
 800f178:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f17a:	68bb      	ldr	r3, [r7, #8]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d130      	bne.n	800f1e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f180:	683b      	ldr	r3, [r7, #0]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d10a      	bne.n	800f19c <prvProcessTimerOrBlockTask+0x3c>
 800f186:	687a      	ldr	r2, [r7, #4]
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	429a      	cmp	r2, r3
 800f18c:	d806      	bhi.n	800f19c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f18e:	f7fe fe79 	bl	800de84 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f192:	68f9      	ldr	r1, [r7, #12]
 800f194:	6878      	ldr	r0, [r7, #4]
 800f196:	f7ff ff85 	bl	800f0a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f19a:	e024      	b.n	800f1e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f19c:	683b      	ldr	r3, [r7, #0]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d008      	beq.n	800f1b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f1a2:	4b13      	ldr	r3, [pc, #76]	; (800f1f0 <prvProcessTimerOrBlockTask+0x90>)
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d101      	bne.n	800f1b0 <prvProcessTimerOrBlockTask+0x50>
 800f1ac:	2301      	movs	r3, #1
 800f1ae:	e000      	b.n	800f1b2 <prvProcessTimerOrBlockTask+0x52>
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f1b4:	4b0f      	ldr	r3, [pc, #60]	; (800f1f4 <prvProcessTimerOrBlockTask+0x94>)
 800f1b6:	6818      	ldr	r0, [r3, #0]
 800f1b8:	687a      	ldr	r2, [r7, #4]
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	1ad3      	subs	r3, r2, r3
 800f1be:	683a      	ldr	r2, [r7, #0]
 800f1c0:	4619      	mov	r1, r3
 800f1c2:	f7fe fb43 	bl	800d84c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f1c6:	f7fe fe5d 	bl	800de84 <xTaskResumeAll>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d10a      	bne.n	800f1e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f1d0:	4b09      	ldr	r3, [pc, #36]	; (800f1f8 <prvProcessTimerOrBlockTask+0x98>)
 800f1d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f1d6:	601a      	str	r2, [r3, #0]
 800f1d8:	f3bf 8f4f 	dsb	sy
 800f1dc:	f3bf 8f6f 	isb	sy
}
 800f1e0:	e001      	b.n	800f1e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f1e2:	f7fe fe4f 	bl	800de84 <xTaskResumeAll>
}
 800f1e6:	bf00      	nop
 800f1e8:	3710      	adds	r7, #16
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	bd80      	pop	{r7, pc}
 800f1ee:	bf00      	nop
 800f1f0:	20001e34 	.word	0x20001e34
 800f1f4:	20001e38 	.word	0x20001e38
 800f1f8:	e000ed04 	.word	0xe000ed04

0800f1fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f1fc:	b480      	push	{r7}
 800f1fe:	b085      	sub	sp, #20
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f204:	4b0e      	ldr	r3, [pc, #56]	; (800f240 <prvGetNextExpireTime+0x44>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d101      	bne.n	800f212 <prvGetNextExpireTime+0x16>
 800f20e:	2201      	movs	r2, #1
 800f210:	e000      	b.n	800f214 <prvGetNextExpireTime+0x18>
 800f212:	2200      	movs	r2, #0
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d105      	bne.n	800f22c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f220:	4b07      	ldr	r3, [pc, #28]	; (800f240 <prvGetNextExpireTime+0x44>)
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	68db      	ldr	r3, [r3, #12]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	60fb      	str	r3, [r7, #12]
 800f22a:	e001      	b.n	800f230 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f22c:	2300      	movs	r3, #0
 800f22e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f230:	68fb      	ldr	r3, [r7, #12]
}
 800f232:	4618      	mov	r0, r3
 800f234:	3714      	adds	r7, #20
 800f236:	46bd      	mov	sp, r7
 800f238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f23c:	4770      	bx	lr
 800f23e:	bf00      	nop
 800f240:	20001e30 	.word	0x20001e30

0800f244 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f244:	b580      	push	{r7, lr}
 800f246:	b084      	sub	sp, #16
 800f248:	af00      	add	r7, sp, #0
 800f24a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f24c:	f7fe feb8 	bl	800dfc0 <xTaskGetTickCount>
 800f250:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f252:	4b0b      	ldr	r3, [pc, #44]	; (800f280 <prvSampleTimeNow+0x3c>)
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	68fa      	ldr	r2, [r7, #12]
 800f258:	429a      	cmp	r2, r3
 800f25a:	d205      	bcs.n	800f268 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f25c:	f000 f936 	bl	800f4cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	2201      	movs	r2, #1
 800f264:	601a      	str	r2, [r3, #0]
 800f266:	e002      	b.n	800f26e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	2200      	movs	r2, #0
 800f26c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f26e:	4a04      	ldr	r2, [pc, #16]	; (800f280 <prvSampleTimeNow+0x3c>)
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f274:	68fb      	ldr	r3, [r7, #12]
}
 800f276:	4618      	mov	r0, r3
 800f278:	3710      	adds	r7, #16
 800f27a:	46bd      	mov	sp, r7
 800f27c:	bd80      	pop	{r7, pc}
 800f27e:	bf00      	nop
 800f280:	20001e40 	.word	0x20001e40

0800f284 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b086      	sub	sp, #24
 800f288:	af00      	add	r7, sp, #0
 800f28a:	60f8      	str	r0, [r7, #12]
 800f28c:	60b9      	str	r1, [r7, #8]
 800f28e:	607a      	str	r2, [r7, #4]
 800f290:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f292:	2300      	movs	r3, #0
 800f294:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	68ba      	ldr	r2, [r7, #8]
 800f29a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	68fa      	ldr	r2, [r7, #12]
 800f2a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f2a2:	68ba      	ldr	r2, [r7, #8]
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d812      	bhi.n	800f2d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f2aa:	687a      	ldr	r2, [r7, #4]
 800f2ac:	683b      	ldr	r3, [r7, #0]
 800f2ae:	1ad2      	subs	r2, r2, r3
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	699b      	ldr	r3, [r3, #24]
 800f2b4:	429a      	cmp	r2, r3
 800f2b6:	d302      	bcc.n	800f2be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	617b      	str	r3, [r7, #20]
 800f2bc:	e01b      	b.n	800f2f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f2be:	4b10      	ldr	r3, [pc, #64]	; (800f300 <prvInsertTimerInActiveList+0x7c>)
 800f2c0:	681a      	ldr	r2, [r3, #0]
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	3304      	adds	r3, #4
 800f2c6:	4619      	mov	r1, r3
 800f2c8:	4610      	mov	r0, r2
 800f2ca:	f7fd fad8 	bl	800c87e <vListInsert>
 800f2ce:	e012      	b.n	800f2f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d206      	bcs.n	800f2e6 <prvInsertTimerInActiveList+0x62>
 800f2d8:	68ba      	ldr	r2, [r7, #8]
 800f2da:	683b      	ldr	r3, [r7, #0]
 800f2dc:	429a      	cmp	r2, r3
 800f2de:	d302      	bcc.n	800f2e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	617b      	str	r3, [r7, #20]
 800f2e4:	e007      	b.n	800f2f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f2e6:	4b07      	ldr	r3, [pc, #28]	; (800f304 <prvInsertTimerInActiveList+0x80>)
 800f2e8:	681a      	ldr	r2, [r3, #0]
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	3304      	adds	r3, #4
 800f2ee:	4619      	mov	r1, r3
 800f2f0:	4610      	mov	r0, r2
 800f2f2:	f7fd fac4 	bl	800c87e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f2f6:	697b      	ldr	r3, [r7, #20]
}
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	3718      	adds	r7, #24
 800f2fc:	46bd      	mov	sp, r7
 800f2fe:	bd80      	pop	{r7, pc}
 800f300:	20001e34 	.word	0x20001e34
 800f304:	20001e30 	.word	0x20001e30

0800f308 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b08e      	sub	sp, #56	; 0x38
 800f30c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f30e:	e0ca      	b.n	800f4a6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	2b00      	cmp	r3, #0
 800f314:	da18      	bge.n	800f348 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f316:	1d3b      	adds	r3, r7, #4
 800f318:	3304      	adds	r3, #4
 800f31a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f31c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d10a      	bne.n	800f338 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800f322:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f326:	f383 8811 	msr	BASEPRI, r3
 800f32a:	f3bf 8f6f 	isb	sy
 800f32e:	f3bf 8f4f 	dsb	sy
 800f332:	61fb      	str	r3, [r7, #28]
}
 800f334:	bf00      	nop
 800f336:	e7fe      	b.n	800f336 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f33e:	6850      	ldr	r0, [r2, #4]
 800f340:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f342:	6892      	ldr	r2, [r2, #8]
 800f344:	4611      	mov	r1, r2
 800f346:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	f2c0 80aa 	blt.w	800f4a4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f356:	695b      	ldr	r3, [r3, #20]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d004      	beq.n	800f366 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f35c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f35e:	3304      	adds	r3, #4
 800f360:	4618      	mov	r0, r3
 800f362:	f7fd fac5 	bl	800c8f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f366:	463b      	mov	r3, r7
 800f368:	4618      	mov	r0, r3
 800f36a:	f7ff ff6b 	bl	800f244 <prvSampleTimeNow>
 800f36e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	2b09      	cmp	r3, #9
 800f374:	f200 8097 	bhi.w	800f4a6 <prvProcessReceivedCommands+0x19e>
 800f378:	a201      	add	r2, pc, #4	; (adr r2, 800f380 <prvProcessReceivedCommands+0x78>)
 800f37a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f37e:	bf00      	nop
 800f380:	0800f3a9 	.word	0x0800f3a9
 800f384:	0800f3a9 	.word	0x0800f3a9
 800f388:	0800f3a9 	.word	0x0800f3a9
 800f38c:	0800f41d 	.word	0x0800f41d
 800f390:	0800f431 	.word	0x0800f431
 800f394:	0800f47b 	.word	0x0800f47b
 800f398:	0800f3a9 	.word	0x0800f3a9
 800f39c:	0800f3a9 	.word	0x0800f3a9
 800f3a0:	0800f41d 	.word	0x0800f41d
 800f3a4:	0800f431 	.word	0x0800f431
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f3a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f3ae:	f043 0301 	orr.w	r3, r3, #1
 800f3b2:	b2da      	uxtb	r2, r3
 800f3b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f3ba:	68ba      	ldr	r2, [r7, #8]
 800f3bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3be:	699b      	ldr	r3, [r3, #24]
 800f3c0:	18d1      	adds	r1, r2, r3
 800f3c2:	68bb      	ldr	r3, [r7, #8]
 800f3c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f3c8:	f7ff ff5c 	bl	800f284 <prvInsertTimerInActiveList>
 800f3cc:	4603      	mov	r3, r0
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d069      	beq.n	800f4a6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f3d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3d4:	6a1b      	ldr	r3, [r3, #32]
 800f3d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f3d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f3da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f3e0:	f003 0304 	and.w	r3, r3, #4
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d05e      	beq.n	800f4a6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f3e8:	68ba      	ldr	r2, [r7, #8]
 800f3ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3ec:	699b      	ldr	r3, [r3, #24]
 800f3ee:	441a      	add	r2, r3
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	9300      	str	r3, [sp, #0]
 800f3f4:	2300      	movs	r3, #0
 800f3f6:	2100      	movs	r1, #0
 800f3f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f3fa:	f7ff fe05 	bl	800f008 <xTimerGenericCommand>
 800f3fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f400:	6a3b      	ldr	r3, [r7, #32]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d14f      	bne.n	800f4a6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800f406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f40a:	f383 8811 	msr	BASEPRI, r3
 800f40e:	f3bf 8f6f 	isb	sy
 800f412:	f3bf 8f4f 	dsb	sy
 800f416:	61bb      	str	r3, [r7, #24]
}
 800f418:	bf00      	nop
 800f41a:	e7fe      	b.n	800f41a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f41e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f422:	f023 0301 	bic.w	r3, r3, #1
 800f426:	b2da      	uxtb	r2, r3
 800f428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f42a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f42e:	e03a      	b.n	800f4a6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f432:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f436:	f043 0301 	orr.w	r3, r3, #1
 800f43a:	b2da      	uxtb	r2, r3
 800f43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f43e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f442:	68ba      	ldr	r2, [r7, #8]
 800f444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f446:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f44a:	699b      	ldr	r3, [r3, #24]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d10a      	bne.n	800f466 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800f450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f454:	f383 8811 	msr	BASEPRI, r3
 800f458:	f3bf 8f6f 	isb	sy
 800f45c:	f3bf 8f4f 	dsb	sy
 800f460:	617b      	str	r3, [r7, #20]
}
 800f462:	bf00      	nop
 800f464:	e7fe      	b.n	800f464 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f468:	699a      	ldr	r2, [r3, #24]
 800f46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f46c:	18d1      	adds	r1, r2, r3
 800f46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f472:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f474:	f7ff ff06 	bl	800f284 <prvInsertTimerInActiveList>
					break;
 800f478:	e015      	b.n	800f4a6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f47c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f480:	f003 0302 	and.w	r3, r3, #2
 800f484:	2b00      	cmp	r3, #0
 800f486:	d103      	bne.n	800f490 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800f488:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f48a:	f000 fc01 	bl	800fc90 <vPortFree>
 800f48e:	e00a      	b.n	800f4a6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f492:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f496:	f023 0301 	bic.w	r3, r3, #1
 800f49a:	b2da      	uxtb	r2, r3
 800f49c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f49e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f4a2:	e000      	b.n	800f4a6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800f4a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f4a6:	4b08      	ldr	r3, [pc, #32]	; (800f4c8 <prvProcessReceivedCommands+0x1c0>)
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	1d39      	adds	r1, r7, #4
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	f7fd fe40 	bl	800d134 <xQueueReceive>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	f47f af2a 	bne.w	800f310 <prvProcessReceivedCommands+0x8>
	}
}
 800f4bc:	bf00      	nop
 800f4be:	bf00      	nop
 800f4c0:	3730      	adds	r7, #48	; 0x30
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	20001e38 	.word	0x20001e38

0800f4cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b088      	sub	sp, #32
 800f4d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f4d2:	e048      	b.n	800f566 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f4d4:	4b2d      	ldr	r3, [pc, #180]	; (800f58c <prvSwitchTimerLists+0xc0>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	68db      	ldr	r3, [r3, #12]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f4de:	4b2b      	ldr	r3, [pc, #172]	; (800f58c <prvSwitchTimerLists+0xc0>)
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	68db      	ldr	r3, [r3, #12]
 800f4e4:	68db      	ldr	r3, [r3, #12]
 800f4e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	3304      	adds	r3, #4
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	f7fd f9ff 	bl	800c8f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	6a1b      	ldr	r3, [r3, #32]
 800f4f6:	68f8      	ldr	r0, [r7, #12]
 800f4f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f500:	f003 0304 	and.w	r3, r3, #4
 800f504:	2b00      	cmp	r3, #0
 800f506:	d02e      	beq.n	800f566 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	699b      	ldr	r3, [r3, #24]
 800f50c:	693a      	ldr	r2, [r7, #16]
 800f50e:	4413      	add	r3, r2
 800f510:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f512:	68ba      	ldr	r2, [r7, #8]
 800f514:	693b      	ldr	r3, [r7, #16]
 800f516:	429a      	cmp	r2, r3
 800f518:	d90e      	bls.n	800f538 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	68ba      	ldr	r2, [r7, #8]
 800f51e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	68fa      	ldr	r2, [r7, #12]
 800f524:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f526:	4b19      	ldr	r3, [pc, #100]	; (800f58c <prvSwitchTimerLists+0xc0>)
 800f528:	681a      	ldr	r2, [r3, #0]
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	3304      	adds	r3, #4
 800f52e:	4619      	mov	r1, r3
 800f530:	4610      	mov	r0, r2
 800f532:	f7fd f9a4 	bl	800c87e <vListInsert>
 800f536:	e016      	b.n	800f566 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f538:	2300      	movs	r3, #0
 800f53a:	9300      	str	r3, [sp, #0]
 800f53c:	2300      	movs	r3, #0
 800f53e:	693a      	ldr	r2, [r7, #16]
 800f540:	2100      	movs	r1, #0
 800f542:	68f8      	ldr	r0, [r7, #12]
 800f544:	f7ff fd60 	bl	800f008 <xTimerGenericCommand>
 800f548:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d10a      	bne.n	800f566 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f554:	f383 8811 	msr	BASEPRI, r3
 800f558:	f3bf 8f6f 	isb	sy
 800f55c:	f3bf 8f4f 	dsb	sy
 800f560:	603b      	str	r3, [r7, #0]
}
 800f562:	bf00      	nop
 800f564:	e7fe      	b.n	800f564 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f566:	4b09      	ldr	r3, [pc, #36]	; (800f58c <prvSwitchTimerLists+0xc0>)
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d1b1      	bne.n	800f4d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f570:	4b06      	ldr	r3, [pc, #24]	; (800f58c <prvSwitchTimerLists+0xc0>)
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f576:	4b06      	ldr	r3, [pc, #24]	; (800f590 <prvSwitchTimerLists+0xc4>)
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	4a04      	ldr	r2, [pc, #16]	; (800f58c <prvSwitchTimerLists+0xc0>)
 800f57c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f57e:	4a04      	ldr	r2, [pc, #16]	; (800f590 <prvSwitchTimerLists+0xc4>)
 800f580:	697b      	ldr	r3, [r7, #20]
 800f582:	6013      	str	r3, [r2, #0]
}
 800f584:	bf00      	nop
 800f586:	3718      	adds	r7, #24
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd80      	pop	{r7, pc}
 800f58c:	20001e30 	.word	0x20001e30
 800f590:	20001e34 	.word	0x20001e34

0800f594 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b082      	sub	sp, #8
 800f598:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f59a:	f000 f98b 	bl	800f8b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f59e:	4b15      	ldr	r3, [pc, #84]	; (800f5f4 <prvCheckForValidListAndQueue+0x60>)
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d120      	bne.n	800f5e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f5a6:	4814      	ldr	r0, [pc, #80]	; (800f5f8 <prvCheckForValidListAndQueue+0x64>)
 800f5a8:	f7fd f918 	bl	800c7dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f5ac:	4813      	ldr	r0, [pc, #76]	; (800f5fc <prvCheckForValidListAndQueue+0x68>)
 800f5ae:	f7fd f915 	bl	800c7dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f5b2:	4b13      	ldr	r3, [pc, #76]	; (800f600 <prvCheckForValidListAndQueue+0x6c>)
 800f5b4:	4a10      	ldr	r2, [pc, #64]	; (800f5f8 <prvCheckForValidListAndQueue+0x64>)
 800f5b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f5b8:	4b12      	ldr	r3, [pc, #72]	; (800f604 <prvCheckForValidListAndQueue+0x70>)
 800f5ba:	4a10      	ldr	r2, [pc, #64]	; (800f5fc <prvCheckForValidListAndQueue+0x68>)
 800f5bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f5be:	2300      	movs	r3, #0
 800f5c0:	9300      	str	r3, [sp, #0]
 800f5c2:	4b11      	ldr	r3, [pc, #68]	; (800f608 <prvCheckForValidListAndQueue+0x74>)
 800f5c4:	4a11      	ldr	r2, [pc, #68]	; (800f60c <prvCheckForValidListAndQueue+0x78>)
 800f5c6:	2110      	movs	r1, #16
 800f5c8:	200a      	movs	r0, #10
 800f5ca:	f7fd fa23 	bl	800ca14 <xQueueGenericCreateStatic>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	4a08      	ldr	r2, [pc, #32]	; (800f5f4 <prvCheckForValidListAndQueue+0x60>)
 800f5d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f5d4:	4b07      	ldr	r3, [pc, #28]	; (800f5f4 <prvCheckForValidListAndQueue+0x60>)
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d005      	beq.n	800f5e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f5dc:	4b05      	ldr	r3, [pc, #20]	; (800f5f4 <prvCheckForValidListAndQueue+0x60>)
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	490b      	ldr	r1, [pc, #44]	; (800f610 <prvCheckForValidListAndQueue+0x7c>)
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	f7fe f8de 	bl	800d7a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f5e8:	f000 f994 	bl	800f914 <vPortExitCritical>
}
 800f5ec:	bf00      	nop
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	bd80      	pop	{r7, pc}
 800f5f2:	bf00      	nop
 800f5f4:	20001e38 	.word	0x20001e38
 800f5f8:	20001e08 	.word	0x20001e08
 800f5fc:	20001e1c 	.word	0x20001e1c
 800f600:	20001e30 	.word	0x20001e30
 800f604:	20001e34 	.word	0x20001e34
 800f608:	20001ee4 	.word	0x20001ee4
 800f60c:	20001e44 	.word	0x20001e44
 800f610:	080152a0 	.word	0x080152a0

0800f614 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b086      	sub	sp, #24
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d10a      	bne.n	800f63c <pvTimerGetTimerID+0x28>
	__asm volatile
 800f626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f62a:	f383 8811 	msr	BASEPRI, r3
 800f62e:	f3bf 8f6f 	isb	sy
 800f632:	f3bf 8f4f 	dsb	sy
 800f636:	60fb      	str	r3, [r7, #12]
}
 800f638:	bf00      	nop
 800f63a:	e7fe      	b.n	800f63a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800f63c:	f000 f93a 	bl	800f8b4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800f640:	697b      	ldr	r3, [r7, #20]
 800f642:	69db      	ldr	r3, [r3, #28]
 800f644:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800f646:	f000 f965 	bl	800f914 <vPortExitCritical>

	return pvReturn;
 800f64a:	693b      	ldr	r3, [r7, #16]
}
 800f64c:	4618      	mov	r0, r3
 800f64e:	3718      	adds	r7, #24
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}

0800f654 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f654:	b480      	push	{r7}
 800f656:	b085      	sub	sp, #20
 800f658:	af00      	add	r7, sp, #0
 800f65a:	60f8      	str	r0, [r7, #12]
 800f65c:	60b9      	str	r1, [r7, #8]
 800f65e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	3b04      	subs	r3, #4
 800f664:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f66c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	3b04      	subs	r3, #4
 800f672:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f674:	68bb      	ldr	r3, [r7, #8]
 800f676:	f023 0201 	bic.w	r2, r3, #1
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	3b04      	subs	r3, #4
 800f682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f684:	4a0c      	ldr	r2, [pc, #48]	; (800f6b8 <pxPortInitialiseStack+0x64>)
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	3b14      	subs	r3, #20
 800f68e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f690:	687a      	ldr	r2, [r7, #4]
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	3b04      	subs	r3, #4
 800f69a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	f06f 0202 	mvn.w	r2, #2
 800f6a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	3b20      	subs	r3, #32
 800f6a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
}
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	3714      	adds	r7, #20
 800f6b0:	46bd      	mov	sp, r7
 800f6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b6:	4770      	bx	lr
 800f6b8:	0800f6bd 	.word	0x0800f6bd

0800f6bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f6bc:	b480      	push	{r7}
 800f6be:	b085      	sub	sp, #20
 800f6c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f6c6:	4b12      	ldr	r3, [pc, #72]	; (800f710 <prvTaskExitError+0x54>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6ce:	d00a      	beq.n	800f6e6 <prvTaskExitError+0x2a>
	__asm volatile
 800f6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6d4:	f383 8811 	msr	BASEPRI, r3
 800f6d8:	f3bf 8f6f 	isb	sy
 800f6dc:	f3bf 8f4f 	dsb	sy
 800f6e0:	60fb      	str	r3, [r7, #12]
}
 800f6e2:	bf00      	nop
 800f6e4:	e7fe      	b.n	800f6e4 <prvTaskExitError+0x28>
	__asm volatile
 800f6e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6ea:	f383 8811 	msr	BASEPRI, r3
 800f6ee:	f3bf 8f6f 	isb	sy
 800f6f2:	f3bf 8f4f 	dsb	sy
 800f6f6:	60bb      	str	r3, [r7, #8]
}
 800f6f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f6fa:	bf00      	nop
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d0fc      	beq.n	800f6fc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f702:	bf00      	nop
 800f704:	bf00      	nop
 800f706:	3714      	adds	r7, #20
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr
 800f710:	2000009c 	.word	0x2000009c
	...

0800f720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f720:	4b07      	ldr	r3, [pc, #28]	; (800f740 <pxCurrentTCBConst2>)
 800f722:	6819      	ldr	r1, [r3, #0]
 800f724:	6808      	ldr	r0, [r1, #0]
 800f726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f72a:	f380 8809 	msr	PSP, r0
 800f72e:	f3bf 8f6f 	isb	sy
 800f732:	f04f 0000 	mov.w	r0, #0
 800f736:	f380 8811 	msr	BASEPRI, r0
 800f73a:	4770      	bx	lr
 800f73c:	f3af 8000 	nop.w

0800f740 <pxCurrentTCBConst2>:
 800f740:	20001908 	.word	0x20001908
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f744:	bf00      	nop
 800f746:	bf00      	nop

0800f748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f748:	4808      	ldr	r0, [pc, #32]	; (800f76c <prvPortStartFirstTask+0x24>)
 800f74a:	6800      	ldr	r0, [r0, #0]
 800f74c:	6800      	ldr	r0, [r0, #0]
 800f74e:	f380 8808 	msr	MSP, r0
 800f752:	f04f 0000 	mov.w	r0, #0
 800f756:	f380 8814 	msr	CONTROL, r0
 800f75a:	b662      	cpsie	i
 800f75c:	b661      	cpsie	f
 800f75e:	f3bf 8f4f 	dsb	sy
 800f762:	f3bf 8f6f 	isb	sy
 800f766:	df00      	svc	0
 800f768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f76a:	bf00      	nop
 800f76c:	e000ed08 	.word	0xe000ed08

0800f770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b086      	sub	sp, #24
 800f774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f776:	4b46      	ldr	r3, [pc, #280]	; (800f890 <xPortStartScheduler+0x120>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	4a46      	ldr	r2, [pc, #280]	; (800f894 <xPortStartScheduler+0x124>)
 800f77c:	4293      	cmp	r3, r2
 800f77e:	d10a      	bne.n	800f796 <xPortStartScheduler+0x26>
	__asm volatile
 800f780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f784:	f383 8811 	msr	BASEPRI, r3
 800f788:	f3bf 8f6f 	isb	sy
 800f78c:	f3bf 8f4f 	dsb	sy
 800f790:	613b      	str	r3, [r7, #16]
}
 800f792:	bf00      	nop
 800f794:	e7fe      	b.n	800f794 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f796:	4b3e      	ldr	r3, [pc, #248]	; (800f890 <xPortStartScheduler+0x120>)
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	4a3f      	ldr	r2, [pc, #252]	; (800f898 <xPortStartScheduler+0x128>)
 800f79c:	4293      	cmp	r3, r2
 800f79e:	d10a      	bne.n	800f7b6 <xPortStartScheduler+0x46>
	__asm volatile
 800f7a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7a4:	f383 8811 	msr	BASEPRI, r3
 800f7a8:	f3bf 8f6f 	isb	sy
 800f7ac:	f3bf 8f4f 	dsb	sy
 800f7b0:	60fb      	str	r3, [r7, #12]
}
 800f7b2:	bf00      	nop
 800f7b4:	e7fe      	b.n	800f7b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f7b6:	4b39      	ldr	r3, [pc, #228]	; (800f89c <xPortStartScheduler+0x12c>)
 800f7b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f7ba:	697b      	ldr	r3, [r7, #20]
 800f7bc:	781b      	ldrb	r3, [r3, #0]
 800f7be:	b2db      	uxtb	r3, r3
 800f7c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	22ff      	movs	r2, #255	; 0xff
 800f7c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f7c8:	697b      	ldr	r3, [r7, #20]
 800f7ca:	781b      	ldrb	r3, [r3, #0]
 800f7cc:	b2db      	uxtb	r3, r3
 800f7ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f7d0:	78fb      	ldrb	r3, [r7, #3]
 800f7d2:	b2db      	uxtb	r3, r3
 800f7d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f7d8:	b2da      	uxtb	r2, r3
 800f7da:	4b31      	ldr	r3, [pc, #196]	; (800f8a0 <xPortStartScheduler+0x130>)
 800f7dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f7de:	4b31      	ldr	r3, [pc, #196]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f7e0:	2207      	movs	r2, #7
 800f7e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f7e4:	e009      	b.n	800f7fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f7e6:	4b2f      	ldr	r3, [pc, #188]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	3b01      	subs	r3, #1
 800f7ec:	4a2d      	ldr	r2, [pc, #180]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f7ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f7f0:	78fb      	ldrb	r3, [r7, #3]
 800f7f2:	b2db      	uxtb	r3, r3
 800f7f4:	005b      	lsls	r3, r3, #1
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f7fa:	78fb      	ldrb	r3, [r7, #3]
 800f7fc:	b2db      	uxtb	r3, r3
 800f7fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f802:	2b80      	cmp	r3, #128	; 0x80
 800f804:	d0ef      	beq.n	800f7e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f806:	4b27      	ldr	r3, [pc, #156]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	f1c3 0307 	rsb	r3, r3, #7
 800f80e:	2b04      	cmp	r3, #4
 800f810:	d00a      	beq.n	800f828 <xPortStartScheduler+0xb8>
	__asm volatile
 800f812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f816:	f383 8811 	msr	BASEPRI, r3
 800f81a:	f3bf 8f6f 	isb	sy
 800f81e:	f3bf 8f4f 	dsb	sy
 800f822:	60bb      	str	r3, [r7, #8]
}
 800f824:	bf00      	nop
 800f826:	e7fe      	b.n	800f826 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f828:	4b1e      	ldr	r3, [pc, #120]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	021b      	lsls	r3, r3, #8
 800f82e:	4a1d      	ldr	r2, [pc, #116]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f830:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f832:	4b1c      	ldr	r3, [pc, #112]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f83a:	4a1a      	ldr	r2, [pc, #104]	; (800f8a4 <xPortStartScheduler+0x134>)
 800f83c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	b2da      	uxtb	r2, r3
 800f842:	697b      	ldr	r3, [r7, #20]
 800f844:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f846:	4b18      	ldr	r3, [pc, #96]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	4a17      	ldr	r2, [pc, #92]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f84c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f850:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f852:	4b15      	ldr	r3, [pc, #84]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	4a14      	ldr	r2, [pc, #80]	; (800f8a8 <xPortStartScheduler+0x138>)
 800f858:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f85c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f85e:	f000 f8dd 	bl	800fa1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f862:	4b12      	ldr	r3, [pc, #72]	; (800f8ac <xPortStartScheduler+0x13c>)
 800f864:	2200      	movs	r2, #0
 800f866:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f868:	f000 f8fc 	bl	800fa64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f86c:	4b10      	ldr	r3, [pc, #64]	; (800f8b0 <xPortStartScheduler+0x140>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	4a0f      	ldr	r2, [pc, #60]	; (800f8b0 <xPortStartScheduler+0x140>)
 800f872:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f876:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f878:	f7ff ff66 	bl	800f748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f87c:	f7fe fc7c 	bl	800e178 <vTaskSwitchContext>
	prvTaskExitError();
 800f880:	f7ff ff1c 	bl	800f6bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f884:	2300      	movs	r3, #0
}
 800f886:	4618      	mov	r0, r3
 800f888:	3718      	adds	r7, #24
 800f88a:	46bd      	mov	sp, r7
 800f88c:	bd80      	pop	{r7, pc}
 800f88e:	bf00      	nop
 800f890:	e000ed00 	.word	0xe000ed00
 800f894:	410fc271 	.word	0x410fc271
 800f898:	410fc270 	.word	0x410fc270
 800f89c:	e000e400 	.word	0xe000e400
 800f8a0:	20001f34 	.word	0x20001f34
 800f8a4:	20001f38 	.word	0x20001f38
 800f8a8:	e000ed20 	.word	0xe000ed20
 800f8ac:	2000009c 	.word	0x2000009c
 800f8b0:	e000ef34 	.word	0xe000ef34

0800f8b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b083      	sub	sp, #12
 800f8b8:	af00      	add	r7, sp, #0
	__asm volatile
 800f8ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8be:	f383 8811 	msr	BASEPRI, r3
 800f8c2:	f3bf 8f6f 	isb	sy
 800f8c6:	f3bf 8f4f 	dsb	sy
 800f8ca:	607b      	str	r3, [r7, #4]
}
 800f8cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f8ce:	4b0f      	ldr	r3, [pc, #60]	; (800f90c <vPortEnterCritical+0x58>)
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	3301      	adds	r3, #1
 800f8d4:	4a0d      	ldr	r2, [pc, #52]	; (800f90c <vPortEnterCritical+0x58>)
 800f8d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f8d8:	4b0c      	ldr	r3, [pc, #48]	; (800f90c <vPortEnterCritical+0x58>)
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	2b01      	cmp	r3, #1
 800f8de:	d10f      	bne.n	800f900 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f8e0:	4b0b      	ldr	r3, [pc, #44]	; (800f910 <vPortEnterCritical+0x5c>)
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	b2db      	uxtb	r3, r3
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d00a      	beq.n	800f900 <vPortEnterCritical+0x4c>
	__asm volatile
 800f8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8ee:	f383 8811 	msr	BASEPRI, r3
 800f8f2:	f3bf 8f6f 	isb	sy
 800f8f6:	f3bf 8f4f 	dsb	sy
 800f8fa:	603b      	str	r3, [r7, #0]
}
 800f8fc:	bf00      	nop
 800f8fe:	e7fe      	b.n	800f8fe <vPortEnterCritical+0x4a>
	}
}
 800f900:	bf00      	nop
 800f902:	370c      	adds	r7, #12
 800f904:	46bd      	mov	sp, r7
 800f906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90a:	4770      	bx	lr
 800f90c:	2000009c 	.word	0x2000009c
 800f910:	e000ed04 	.word	0xe000ed04

0800f914 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f914:	b480      	push	{r7}
 800f916:	b083      	sub	sp, #12
 800f918:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f91a:	4b12      	ldr	r3, [pc, #72]	; (800f964 <vPortExitCritical+0x50>)
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d10a      	bne.n	800f938 <vPortExitCritical+0x24>
	__asm volatile
 800f922:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f926:	f383 8811 	msr	BASEPRI, r3
 800f92a:	f3bf 8f6f 	isb	sy
 800f92e:	f3bf 8f4f 	dsb	sy
 800f932:	607b      	str	r3, [r7, #4]
}
 800f934:	bf00      	nop
 800f936:	e7fe      	b.n	800f936 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f938:	4b0a      	ldr	r3, [pc, #40]	; (800f964 <vPortExitCritical+0x50>)
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	3b01      	subs	r3, #1
 800f93e:	4a09      	ldr	r2, [pc, #36]	; (800f964 <vPortExitCritical+0x50>)
 800f940:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f942:	4b08      	ldr	r3, [pc, #32]	; (800f964 <vPortExitCritical+0x50>)
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d105      	bne.n	800f956 <vPortExitCritical+0x42>
 800f94a:	2300      	movs	r3, #0
 800f94c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	f383 8811 	msr	BASEPRI, r3
}
 800f954:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f956:	bf00      	nop
 800f958:	370c      	adds	r7, #12
 800f95a:	46bd      	mov	sp, r7
 800f95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f960:	4770      	bx	lr
 800f962:	bf00      	nop
 800f964:	2000009c 	.word	0x2000009c
	...

0800f970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f970:	f3ef 8009 	mrs	r0, PSP
 800f974:	f3bf 8f6f 	isb	sy
 800f978:	4b15      	ldr	r3, [pc, #84]	; (800f9d0 <pxCurrentTCBConst>)
 800f97a:	681a      	ldr	r2, [r3, #0]
 800f97c:	f01e 0f10 	tst.w	lr, #16
 800f980:	bf08      	it	eq
 800f982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f98a:	6010      	str	r0, [r2, #0]
 800f98c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f990:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f994:	f380 8811 	msr	BASEPRI, r0
 800f998:	f3bf 8f4f 	dsb	sy
 800f99c:	f3bf 8f6f 	isb	sy
 800f9a0:	f7fe fbea 	bl	800e178 <vTaskSwitchContext>
 800f9a4:	f04f 0000 	mov.w	r0, #0
 800f9a8:	f380 8811 	msr	BASEPRI, r0
 800f9ac:	bc09      	pop	{r0, r3}
 800f9ae:	6819      	ldr	r1, [r3, #0]
 800f9b0:	6808      	ldr	r0, [r1, #0]
 800f9b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9b6:	f01e 0f10 	tst.w	lr, #16
 800f9ba:	bf08      	it	eq
 800f9bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f9c0:	f380 8809 	msr	PSP, r0
 800f9c4:	f3bf 8f6f 	isb	sy
 800f9c8:	4770      	bx	lr
 800f9ca:	bf00      	nop
 800f9cc:	f3af 8000 	nop.w

0800f9d0 <pxCurrentTCBConst>:
 800f9d0:	20001908 	.word	0x20001908
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f9d4:	bf00      	nop
 800f9d6:	bf00      	nop

0800f9d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b082      	sub	sp, #8
 800f9dc:	af00      	add	r7, sp, #0
	__asm volatile
 800f9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9e2:	f383 8811 	msr	BASEPRI, r3
 800f9e6:	f3bf 8f6f 	isb	sy
 800f9ea:	f3bf 8f4f 	dsb	sy
 800f9ee:	607b      	str	r3, [r7, #4]
}
 800f9f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f9f2:	f7fe fb07 	bl	800e004 <xTaskIncrementTick>
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d003      	beq.n	800fa04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f9fc:	4b06      	ldr	r3, [pc, #24]	; (800fa18 <xPortSysTickHandler+0x40>)
 800f9fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa02:	601a      	str	r2, [r3, #0]
 800fa04:	2300      	movs	r3, #0
 800fa06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	f383 8811 	msr	BASEPRI, r3
}
 800fa0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fa10:	bf00      	nop
 800fa12:	3708      	adds	r7, #8
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}
 800fa18:	e000ed04 	.word	0xe000ed04

0800fa1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fa20:	4b0b      	ldr	r3, [pc, #44]	; (800fa50 <vPortSetupTimerInterrupt+0x34>)
 800fa22:	2200      	movs	r2, #0
 800fa24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fa26:	4b0b      	ldr	r3, [pc, #44]	; (800fa54 <vPortSetupTimerInterrupt+0x38>)
 800fa28:	2200      	movs	r2, #0
 800fa2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fa2c:	4b0a      	ldr	r3, [pc, #40]	; (800fa58 <vPortSetupTimerInterrupt+0x3c>)
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	4a0a      	ldr	r2, [pc, #40]	; (800fa5c <vPortSetupTimerInterrupt+0x40>)
 800fa32:	fba2 2303 	umull	r2, r3, r2, r3
 800fa36:	099b      	lsrs	r3, r3, #6
 800fa38:	4a09      	ldr	r2, [pc, #36]	; (800fa60 <vPortSetupTimerInterrupt+0x44>)
 800fa3a:	3b01      	subs	r3, #1
 800fa3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fa3e:	4b04      	ldr	r3, [pc, #16]	; (800fa50 <vPortSetupTimerInterrupt+0x34>)
 800fa40:	2207      	movs	r2, #7
 800fa42:	601a      	str	r2, [r3, #0]
}
 800fa44:	bf00      	nop
 800fa46:	46bd      	mov	sp, r7
 800fa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4c:	4770      	bx	lr
 800fa4e:	bf00      	nop
 800fa50:	e000e010 	.word	0xe000e010
 800fa54:	e000e018 	.word	0xe000e018
 800fa58:	20000090 	.word	0x20000090
 800fa5c:	10624dd3 	.word	0x10624dd3
 800fa60:	e000e014 	.word	0xe000e014

0800fa64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fa64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fa74 <vPortEnableVFP+0x10>
 800fa68:	6801      	ldr	r1, [r0, #0]
 800fa6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fa6e:	6001      	str	r1, [r0, #0]
 800fa70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fa72:	bf00      	nop
 800fa74:	e000ed88 	.word	0xe000ed88

0800fa78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fa78:	b480      	push	{r7}
 800fa7a:	b085      	sub	sp, #20
 800fa7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fa7e:	f3ef 8305 	mrs	r3, IPSR
 800fa82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	2b0f      	cmp	r3, #15
 800fa88:	d914      	bls.n	800fab4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fa8a:	4a17      	ldr	r2, [pc, #92]	; (800fae8 <vPortValidateInterruptPriority+0x70>)
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	4413      	add	r3, r2
 800fa90:	781b      	ldrb	r3, [r3, #0]
 800fa92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fa94:	4b15      	ldr	r3, [pc, #84]	; (800faec <vPortValidateInterruptPriority+0x74>)
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	7afa      	ldrb	r2, [r7, #11]
 800fa9a:	429a      	cmp	r2, r3
 800fa9c:	d20a      	bcs.n	800fab4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800fa9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faa2:	f383 8811 	msr	BASEPRI, r3
 800faa6:	f3bf 8f6f 	isb	sy
 800faaa:	f3bf 8f4f 	dsb	sy
 800faae:	607b      	str	r3, [r7, #4]
}
 800fab0:	bf00      	nop
 800fab2:	e7fe      	b.n	800fab2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fab4:	4b0e      	ldr	r3, [pc, #56]	; (800faf0 <vPortValidateInterruptPriority+0x78>)
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800fabc:	4b0d      	ldr	r3, [pc, #52]	; (800faf4 <vPortValidateInterruptPriority+0x7c>)
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	429a      	cmp	r2, r3
 800fac2:	d90a      	bls.n	800fada <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800fac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fac8:	f383 8811 	msr	BASEPRI, r3
 800facc:	f3bf 8f6f 	isb	sy
 800fad0:	f3bf 8f4f 	dsb	sy
 800fad4:	603b      	str	r3, [r7, #0]
}
 800fad6:	bf00      	nop
 800fad8:	e7fe      	b.n	800fad8 <vPortValidateInterruptPriority+0x60>
	}
 800fada:	bf00      	nop
 800fadc:	3714      	adds	r7, #20
 800fade:	46bd      	mov	sp, r7
 800fae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae4:	4770      	bx	lr
 800fae6:	bf00      	nop
 800fae8:	e000e3f0 	.word	0xe000e3f0
 800faec:	20001f34 	.word	0x20001f34
 800faf0:	e000ed0c 	.word	0xe000ed0c
 800faf4:	20001f38 	.word	0x20001f38

0800faf8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b08a      	sub	sp, #40	; 0x28
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fb00:	2300      	movs	r3, #0
 800fb02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fb04:	f7fe f9b0 	bl	800de68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fb08:	4b5b      	ldr	r3, [pc, #364]	; (800fc78 <pvPortMalloc+0x180>)
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d101      	bne.n	800fb14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fb10:	f000 f920 	bl	800fd54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fb14:	4b59      	ldr	r3, [pc, #356]	; (800fc7c <pvPortMalloc+0x184>)
 800fb16:	681a      	ldr	r2, [r3, #0]
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	4013      	ands	r3, r2
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	f040 8093 	bne.w	800fc48 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d01d      	beq.n	800fb64 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800fb28:	2208      	movs	r2, #8
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	4413      	add	r3, r2
 800fb2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f003 0307 	and.w	r3, r3, #7
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d014      	beq.n	800fb64 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f023 0307 	bic.w	r3, r3, #7
 800fb40:	3308      	adds	r3, #8
 800fb42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f003 0307 	and.w	r3, r3, #7
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d00a      	beq.n	800fb64 <pvPortMalloc+0x6c>
	__asm volatile
 800fb4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb52:	f383 8811 	msr	BASEPRI, r3
 800fb56:	f3bf 8f6f 	isb	sy
 800fb5a:	f3bf 8f4f 	dsb	sy
 800fb5e:	617b      	str	r3, [r7, #20]
}
 800fb60:	bf00      	nop
 800fb62:	e7fe      	b.n	800fb62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d06e      	beq.n	800fc48 <pvPortMalloc+0x150>
 800fb6a:	4b45      	ldr	r3, [pc, #276]	; (800fc80 <pvPortMalloc+0x188>)
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	687a      	ldr	r2, [r7, #4]
 800fb70:	429a      	cmp	r2, r3
 800fb72:	d869      	bhi.n	800fc48 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fb74:	4b43      	ldr	r3, [pc, #268]	; (800fc84 <pvPortMalloc+0x18c>)
 800fb76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fb78:	4b42      	ldr	r3, [pc, #264]	; (800fc84 <pvPortMalloc+0x18c>)
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fb7e:	e004      	b.n	800fb8a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800fb80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fb84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fb8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb8c:	685b      	ldr	r3, [r3, #4]
 800fb8e:	687a      	ldr	r2, [r7, #4]
 800fb90:	429a      	cmp	r2, r3
 800fb92:	d903      	bls.n	800fb9c <pvPortMalloc+0xa4>
 800fb94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d1f1      	bne.n	800fb80 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fb9c:	4b36      	ldr	r3, [pc, #216]	; (800fc78 <pvPortMalloc+0x180>)
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fba2:	429a      	cmp	r2, r3
 800fba4:	d050      	beq.n	800fc48 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fba6:	6a3b      	ldr	r3, [r7, #32]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	2208      	movs	r2, #8
 800fbac:	4413      	add	r3, r2
 800fbae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fbb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbb2:	681a      	ldr	r2, [r3, #0]
 800fbb4:	6a3b      	ldr	r3, [r7, #32]
 800fbb6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbba:	685a      	ldr	r2, [r3, #4]
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	1ad2      	subs	r2, r2, r3
 800fbc0:	2308      	movs	r3, #8
 800fbc2:	005b      	lsls	r3, r3, #1
 800fbc4:	429a      	cmp	r2, r3
 800fbc6:	d91f      	bls.n	800fc08 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fbc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	4413      	add	r3, r2
 800fbce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fbd0:	69bb      	ldr	r3, [r7, #24]
 800fbd2:	f003 0307 	and.w	r3, r3, #7
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d00a      	beq.n	800fbf0 <pvPortMalloc+0xf8>
	__asm volatile
 800fbda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbde:	f383 8811 	msr	BASEPRI, r3
 800fbe2:	f3bf 8f6f 	isb	sy
 800fbe6:	f3bf 8f4f 	dsb	sy
 800fbea:	613b      	str	r3, [r7, #16]
}
 800fbec:	bf00      	nop
 800fbee:	e7fe      	b.n	800fbee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fbf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbf2:	685a      	ldr	r2, [r3, #4]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	1ad2      	subs	r2, r2, r3
 800fbf8:	69bb      	ldr	r3, [r7, #24]
 800fbfa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbfe:	687a      	ldr	r2, [r7, #4]
 800fc00:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fc02:	69b8      	ldr	r0, [r7, #24]
 800fc04:	f000 f908 	bl	800fe18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fc08:	4b1d      	ldr	r3, [pc, #116]	; (800fc80 <pvPortMalloc+0x188>)
 800fc0a:	681a      	ldr	r2, [r3, #0]
 800fc0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc0e:	685b      	ldr	r3, [r3, #4]
 800fc10:	1ad3      	subs	r3, r2, r3
 800fc12:	4a1b      	ldr	r2, [pc, #108]	; (800fc80 <pvPortMalloc+0x188>)
 800fc14:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fc16:	4b1a      	ldr	r3, [pc, #104]	; (800fc80 <pvPortMalloc+0x188>)
 800fc18:	681a      	ldr	r2, [r3, #0]
 800fc1a:	4b1b      	ldr	r3, [pc, #108]	; (800fc88 <pvPortMalloc+0x190>)
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	429a      	cmp	r2, r3
 800fc20:	d203      	bcs.n	800fc2a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fc22:	4b17      	ldr	r3, [pc, #92]	; (800fc80 <pvPortMalloc+0x188>)
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	4a18      	ldr	r2, [pc, #96]	; (800fc88 <pvPortMalloc+0x190>)
 800fc28:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fc2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc2c:	685a      	ldr	r2, [r3, #4]
 800fc2e:	4b13      	ldr	r3, [pc, #76]	; (800fc7c <pvPortMalloc+0x184>)
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	431a      	orrs	r2, r3
 800fc34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc36:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fc38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fc3e:	4b13      	ldr	r3, [pc, #76]	; (800fc8c <pvPortMalloc+0x194>)
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	3301      	adds	r3, #1
 800fc44:	4a11      	ldr	r2, [pc, #68]	; (800fc8c <pvPortMalloc+0x194>)
 800fc46:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fc48:	f7fe f91c 	bl	800de84 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fc4c:	69fb      	ldr	r3, [r7, #28]
 800fc4e:	f003 0307 	and.w	r3, r3, #7
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d00a      	beq.n	800fc6c <pvPortMalloc+0x174>
	__asm volatile
 800fc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc5a:	f383 8811 	msr	BASEPRI, r3
 800fc5e:	f3bf 8f6f 	isb	sy
 800fc62:	f3bf 8f4f 	dsb	sy
 800fc66:	60fb      	str	r3, [r7, #12]
}
 800fc68:	bf00      	nop
 800fc6a:	e7fe      	b.n	800fc6a <pvPortMalloc+0x172>
	return pvReturn;
 800fc6c:	69fb      	ldr	r3, [r7, #28]
}
 800fc6e:	4618      	mov	r0, r3
 800fc70:	3728      	adds	r7, #40	; 0x28
 800fc72:	46bd      	mov	sp, r7
 800fc74:	bd80      	pop	{r7, pc}
 800fc76:	bf00      	nop
 800fc78:	20005b44 	.word	0x20005b44
 800fc7c:	20005b58 	.word	0x20005b58
 800fc80:	20005b48 	.word	0x20005b48
 800fc84:	20005b3c 	.word	0x20005b3c
 800fc88:	20005b4c 	.word	0x20005b4c
 800fc8c:	20005b50 	.word	0x20005b50

0800fc90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fc90:	b580      	push	{r7, lr}
 800fc92:	b086      	sub	sp, #24
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d04d      	beq.n	800fd3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fca2:	2308      	movs	r3, #8
 800fca4:	425b      	negs	r3, r3
 800fca6:	697a      	ldr	r2, [r7, #20]
 800fca8:	4413      	add	r3, r2
 800fcaa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fcac:	697b      	ldr	r3, [r7, #20]
 800fcae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fcb0:	693b      	ldr	r3, [r7, #16]
 800fcb2:	685a      	ldr	r2, [r3, #4]
 800fcb4:	4b24      	ldr	r3, [pc, #144]	; (800fd48 <vPortFree+0xb8>)
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	4013      	ands	r3, r2
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d10a      	bne.n	800fcd4 <vPortFree+0x44>
	__asm volatile
 800fcbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcc2:	f383 8811 	msr	BASEPRI, r3
 800fcc6:	f3bf 8f6f 	isb	sy
 800fcca:	f3bf 8f4f 	dsb	sy
 800fcce:	60fb      	str	r3, [r7, #12]
}
 800fcd0:	bf00      	nop
 800fcd2:	e7fe      	b.n	800fcd2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fcd4:	693b      	ldr	r3, [r7, #16]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d00a      	beq.n	800fcf2 <vPortFree+0x62>
	__asm volatile
 800fcdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fce0:	f383 8811 	msr	BASEPRI, r3
 800fce4:	f3bf 8f6f 	isb	sy
 800fce8:	f3bf 8f4f 	dsb	sy
 800fcec:	60bb      	str	r3, [r7, #8]
}
 800fcee:	bf00      	nop
 800fcf0:	e7fe      	b.n	800fcf0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fcf2:	693b      	ldr	r3, [r7, #16]
 800fcf4:	685a      	ldr	r2, [r3, #4]
 800fcf6:	4b14      	ldr	r3, [pc, #80]	; (800fd48 <vPortFree+0xb8>)
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	4013      	ands	r3, r2
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d01e      	beq.n	800fd3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fd00:	693b      	ldr	r3, [r7, #16]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d11a      	bne.n	800fd3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fd08:	693b      	ldr	r3, [r7, #16]
 800fd0a:	685a      	ldr	r2, [r3, #4]
 800fd0c:	4b0e      	ldr	r3, [pc, #56]	; (800fd48 <vPortFree+0xb8>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	43db      	mvns	r3, r3
 800fd12:	401a      	ands	r2, r3
 800fd14:	693b      	ldr	r3, [r7, #16]
 800fd16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fd18:	f7fe f8a6 	bl	800de68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fd1c:	693b      	ldr	r3, [r7, #16]
 800fd1e:	685a      	ldr	r2, [r3, #4]
 800fd20:	4b0a      	ldr	r3, [pc, #40]	; (800fd4c <vPortFree+0xbc>)
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	4413      	add	r3, r2
 800fd26:	4a09      	ldr	r2, [pc, #36]	; (800fd4c <vPortFree+0xbc>)
 800fd28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fd2a:	6938      	ldr	r0, [r7, #16]
 800fd2c:	f000 f874 	bl	800fe18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fd30:	4b07      	ldr	r3, [pc, #28]	; (800fd50 <vPortFree+0xc0>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	3301      	adds	r3, #1
 800fd36:	4a06      	ldr	r2, [pc, #24]	; (800fd50 <vPortFree+0xc0>)
 800fd38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fd3a:	f7fe f8a3 	bl	800de84 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fd3e:	bf00      	nop
 800fd40:	3718      	adds	r7, #24
 800fd42:	46bd      	mov	sp, r7
 800fd44:	bd80      	pop	{r7, pc}
 800fd46:	bf00      	nop
 800fd48:	20005b58 	.word	0x20005b58
 800fd4c:	20005b48 	.word	0x20005b48
 800fd50:	20005b54 	.word	0x20005b54

0800fd54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fd54:	b480      	push	{r7}
 800fd56:	b085      	sub	sp, #20
 800fd58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fd5a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800fd5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fd60:	4b27      	ldr	r3, [pc, #156]	; (800fe00 <prvHeapInit+0xac>)
 800fd62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	f003 0307 	and.w	r3, r3, #7
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d00c      	beq.n	800fd88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	3307      	adds	r3, #7
 800fd72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	f023 0307 	bic.w	r3, r3, #7
 800fd7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fd7c:	68ba      	ldr	r2, [r7, #8]
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	1ad3      	subs	r3, r2, r3
 800fd82:	4a1f      	ldr	r2, [pc, #124]	; (800fe00 <prvHeapInit+0xac>)
 800fd84:	4413      	add	r3, r2
 800fd86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fd8c:	4a1d      	ldr	r2, [pc, #116]	; (800fe04 <prvHeapInit+0xb0>)
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fd92:	4b1c      	ldr	r3, [pc, #112]	; (800fe04 <prvHeapInit+0xb0>)
 800fd94:	2200      	movs	r2, #0
 800fd96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	68ba      	ldr	r2, [r7, #8]
 800fd9c:	4413      	add	r3, r2
 800fd9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fda0:	2208      	movs	r2, #8
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	1a9b      	subs	r3, r3, r2
 800fda6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	f023 0307 	bic.w	r3, r3, #7
 800fdae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	4a15      	ldr	r2, [pc, #84]	; (800fe08 <prvHeapInit+0xb4>)
 800fdb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fdb6:	4b14      	ldr	r3, [pc, #80]	; (800fe08 <prvHeapInit+0xb4>)
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	2200      	movs	r2, #0
 800fdbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fdbe:	4b12      	ldr	r3, [pc, #72]	; (800fe08 <prvHeapInit+0xb4>)
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	2200      	movs	r2, #0
 800fdc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fdca:	683b      	ldr	r3, [r7, #0]
 800fdcc:	68fa      	ldr	r2, [r7, #12]
 800fdce:	1ad2      	subs	r2, r2, r3
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fdd4:	4b0c      	ldr	r3, [pc, #48]	; (800fe08 <prvHeapInit+0xb4>)
 800fdd6:	681a      	ldr	r2, [r3, #0]
 800fdd8:	683b      	ldr	r3, [r7, #0]
 800fdda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	685b      	ldr	r3, [r3, #4]
 800fde0:	4a0a      	ldr	r2, [pc, #40]	; (800fe0c <prvHeapInit+0xb8>)
 800fde2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fde4:	683b      	ldr	r3, [r7, #0]
 800fde6:	685b      	ldr	r3, [r3, #4]
 800fde8:	4a09      	ldr	r2, [pc, #36]	; (800fe10 <prvHeapInit+0xbc>)
 800fdea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fdec:	4b09      	ldr	r3, [pc, #36]	; (800fe14 <prvHeapInit+0xc0>)
 800fdee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fdf2:	601a      	str	r2, [r3, #0]
}
 800fdf4:	bf00      	nop
 800fdf6:	3714      	adds	r7, #20
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfe:	4770      	bx	lr
 800fe00:	20001f3c 	.word	0x20001f3c
 800fe04:	20005b3c 	.word	0x20005b3c
 800fe08:	20005b44 	.word	0x20005b44
 800fe0c:	20005b4c 	.word	0x20005b4c
 800fe10:	20005b48 	.word	0x20005b48
 800fe14:	20005b58 	.word	0x20005b58

0800fe18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fe18:	b480      	push	{r7}
 800fe1a:	b085      	sub	sp, #20
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fe20:	4b28      	ldr	r3, [pc, #160]	; (800fec4 <prvInsertBlockIntoFreeList+0xac>)
 800fe22:	60fb      	str	r3, [r7, #12]
 800fe24:	e002      	b.n	800fe2c <prvInsertBlockIntoFreeList+0x14>
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	60fb      	str	r3, [r7, #12]
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	687a      	ldr	r2, [r7, #4]
 800fe32:	429a      	cmp	r2, r3
 800fe34:	d8f7      	bhi.n	800fe26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	685b      	ldr	r3, [r3, #4]
 800fe3e:	68ba      	ldr	r2, [r7, #8]
 800fe40:	4413      	add	r3, r2
 800fe42:	687a      	ldr	r2, [r7, #4]
 800fe44:	429a      	cmp	r2, r3
 800fe46:	d108      	bne.n	800fe5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	685a      	ldr	r2, [r3, #4]
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	685b      	ldr	r3, [r3, #4]
 800fe50:	441a      	add	r2, r3
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	685b      	ldr	r3, [r3, #4]
 800fe62:	68ba      	ldr	r2, [r7, #8]
 800fe64:	441a      	add	r2, r3
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	429a      	cmp	r2, r3
 800fe6c:	d118      	bne.n	800fea0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	681a      	ldr	r2, [r3, #0]
 800fe72:	4b15      	ldr	r3, [pc, #84]	; (800fec8 <prvInsertBlockIntoFreeList+0xb0>)
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	429a      	cmp	r2, r3
 800fe78:	d00d      	beq.n	800fe96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	685a      	ldr	r2, [r3, #4]
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	685b      	ldr	r3, [r3, #4]
 800fe84:	441a      	add	r2, r3
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	681a      	ldr	r2, [r3, #0]
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	601a      	str	r2, [r3, #0]
 800fe94:	e008      	b.n	800fea8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fe96:	4b0c      	ldr	r3, [pc, #48]	; (800fec8 <prvInsertBlockIntoFreeList+0xb0>)
 800fe98:	681a      	ldr	r2, [r3, #0]
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	601a      	str	r2, [r3, #0]
 800fe9e:	e003      	b.n	800fea8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	681a      	ldr	r2, [r3, #0]
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fea8:	68fa      	ldr	r2, [r7, #12]
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	429a      	cmp	r2, r3
 800feae:	d002      	beq.n	800feb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	687a      	ldr	r2, [r7, #4]
 800feb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800feb6:	bf00      	nop
 800feb8:	3714      	adds	r7, #20
 800feba:	46bd      	mov	sp, r7
 800febc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec0:	4770      	bx	lr
 800fec2:	bf00      	nop
 800fec4:	20005b3c 	.word	0x20005b3c
 800fec8:	20005b44 	.word	0x20005b44

0800fecc <__errno>:
 800fecc:	4b01      	ldr	r3, [pc, #4]	; (800fed4 <__errno+0x8>)
 800fece:	6818      	ldr	r0, [r3, #0]
 800fed0:	4770      	bx	lr
 800fed2:	bf00      	nop
 800fed4:	200000a0 	.word	0x200000a0

0800fed8 <std>:
 800fed8:	2300      	movs	r3, #0
 800feda:	b510      	push	{r4, lr}
 800fedc:	4604      	mov	r4, r0
 800fede:	e9c0 3300 	strd	r3, r3, [r0]
 800fee2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fee6:	6083      	str	r3, [r0, #8]
 800fee8:	8181      	strh	r1, [r0, #12]
 800feea:	6643      	str	r3, [r0, #100]	; 0x64
 800feec:	81c2      	strh	r2, [r0, #14]
 800feee:	6183      	str	r3, [r0, #24]
 800fef0:	4619      	mov	r1, r3
 800fef2:	2208      	movs	r2, #8
 800fef4:	305c      	adds	r0, #92	; 0x5c
 800fef6:	f000 f91a 	bl	801012e <memset>
 800fefa:	4b05      	ldr	r3, [pc, #20]	; (800ff10 <std+0x38>)
 800fefc:	6263      	str	r3, [r4, #36]	; 0x24
 800fefe:	4b05      	ldr	r3, [pc, #20]	; (800ff14 <std+0x3c>)
 800ff00:	62a3      	str	r3, [r4, #40]	; 0x28
 800ff02:	4b05      	ldr	r3, [pc, #20]	; (800ff18 <std+0x40>)
 800ff04:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ff06:	4b05      	ldr	r3, [pc, #20]	; (800ff1c <std+0x44>)
 800ff08:	6224      	str	r4, [r4, #32]
 800ff0a:	6323      	str	r3, [r4, #48]	; 0x30
 800ff0c:	bd10      	pop	{r4, pc}
 800ff0e:	bf00      	nop
 800ff10:	08010d79 	.word	0x08010d79
 800ff14:	08010d9b 	.word	0x08010d9b
 800ff18:	08010dd3 	.word	0x08010dd3
 800ff1c:	08010df7 	.word	0x08010df7

0800ff20 <_cleanup_r>:
 800ff20:	4901      	ldr	r1, [pc, #4]	; (800ff28 <_cleanup_r+0x8>)
 800ff22:	f000 b8af 	b.w	8010084 <_fwalk_reent>
 800ff26:	bf00      	nop
 800ff28:	08011dc9 	.word	0x08011dc9

0800ff2c <__sfmoreglue>:
 800ff2c:	b570      	push	{r4, r5, r6, lr}
 800ff2e:	2268      	movs	r2, #104	; 0x68
 800ff30:	1e4d      	subs	r5, r1, #1
 800ff32:	4355      	muls	r5, r2
 800ff34:	460e      	mov	r6, r1
 800ff36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ff3a:	f000 f921 	bl	8010180 <_malloc_r>
 800ff3e:	4604      	mov	r4, r0
 800ff40:	b140      	cbz	r0, 800ff54 <__sfmoreglue+0x28>
 800ff42:	2100      	movs	r1, #0
 800ff44:	e9c0 1600 	strd	r1, r6, [r0]
 800ff48:	300c      	adds	r0, #12
 800ff4a:	60a0      	str	r0, [r4, #8]
 800ff4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ff50:	f000 f8ed 	bl	801012e <memset>
 800ff54:	4620      	mov	r0, r4
 800ff56:	bd70      	pop	{r4, r5, r6, pc}

0800ff58 <__sfp_lock_acquire>:
 800ff58:	4801      	ldr	r0, [pc, #4]	; (800ff60 <__sfp_lock_acquire+0x8>)
 800ff5a:	f000 b8d8 	b.w	801010e <__retarget_lock_acquire_recursive>
 800ff5e:	bf00      	nop
 800ff60:	20005b5d 	.word	0x20005b5d

0800ff64 <__sfp_lock_release>:
 800ff64:	4801      	ldr	r0, [pc, #4]	; (800ff6c <__sfp_lock_release+0x8>)
 800ff66:	f000 b8d3 	b.w	8010110 <__retarget_lock_release_recursive>
 800ff6a:	bf00      	nop
 800ff6c:	20005b5d 	.word	0x20005b5d

0800ff70 <__sinit_lock_acquire>:
 800ff70:	4801      	ldr	r0, [pc, #4]	; (800ff78 <__sinit_lock_acquire+0x8>)
 800ff72:	f000 b8cc 	b.w	801010e <__retarget_lock_acquire_recursive>
 800ff76:	bf00      	nop
 800ff78:	20005b5e 	.word	0x20005b5e

0800ff7c <__sinit_lock_release>:
 800ff7c:	4801      	ldr	r0, [pc, #4]	; (800ff84 <__sinit_lock_release+0x8>)
 800ff7e:	f000 b8c7 	b.w	8010110 <__retarget_lock_release_recursive>
 800ff82:	bf00      	nop
 800ff84:	20005b5e 	.word	0x20005b5e

0800ff88 <__sinit>:
 800ff88:	b510      	push	{r4, lr}
 800ff8a:	4604      	mov	r4, r0
 800ff8c:	f7ff fff0 	bl	800ff70 <__sinit_lock_acquire>
 800ff90:	69a3      	ldr	r3, [r4, #24]
 800ff92:	b11b      	cbz	r3, 800ff9c <__sinit+0x14>
 800ff94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ff98:	f7ff bff0 	b.w	800ff7c <__sinit_lock_release>
 800ff9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ffa0:	6523      	str	r3, [r4, #80]	; 0x50
 800ffa2:	4b13      	ldr	r3, [pc, #76]	; (800fff0 <__sinit+0x68>)
 800ffa4:	4a13      	ldr	r2, [pc, #76]	; (800fff4 <__sinit+0x6c>)
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	62a2      	str	r2, [r4, #40]	; 0x28
 800ffaa:	42a3      	cmp	r3, r4
 800ffac:	bf04      	itt	eq
 800ffae:	2301      	moveq	r3, #1
 800ffb0:	61a3      	streq	r3, [r4, #24]
 800ffb2:	4620      	mov	r0, r4
 800ffb4:	f000 f820 	bl	800fff8 <__sfp>
 800ffb8:	6060      	str	r0, [r4, #4]
 800ffba:	4620      	mov	r0, r4
 800ffbc:	f000 f81c 	bl	800fff8 <__sfp>
 800ffc0:	60a0      	str	r0, [r4, #8]
 800ffc2:	4620      	mov	r0, r4
 800ffc4:	f000 f818 	bl	800fff8 <__sfp>
 800ffc8:	2200      	movs	r2, #0
 800ffca:	60e0      	str	r0, [r4, #12]
 800ffcc:	2104      	movs	r1, #4
 800ffce:	6860      	ldr	r0, [r4, #4]
 800ffd0:	f7ff ff82 	bl	800fed8 <std>
 800ffd4:	68a0      	ldr	r0, [r4, #8]
 800ffd6:	2201      	movs	r2, #1
 800ffd8:	2109      	movs	r1, #9
 800ffda:	f7ff ff7d 	bl	800fed8 <std>
 800ffde:	68e0      	ldr	r0, [r4, #12]
 800ffe0:	2202      	movs	r2, #2
 800ffe2:	2112      	movs	r1, #18
 800ffe4:	f7ff ff78 	bl	800fed8 <std>
 800ffe8:	2301      	movs	r3, #1
 800ffea:	61a3      	str	r3, [r4, #24]
 800ffec:	e7d2      	b.n	800ff94 <__sinit+0xc>
 800ffee:	bf00      	nop
 800fff0:	08015494 	.word	0x08015494
 800fff4:	0800ff21 	.word	0x0800ff21

0800fff8 <__sfp>:
 800fff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fffa:	4607      	mov	r7, r0
 800fffc:	f7ff ffac 	bl	800ff58 <__sfp_lock_acquire>
 8010000:	4b1e      	ldr	r3, [pc, #120]	; (801007c <__sfp+0x84>)
 8010002:	681e      	ldr	r6, [r3, #0]
 8010004:	69b3      	ldr	r3, [r6, #24]
 8010006:	b913      	cbnz	r3, 801000e <__sfp+0x16>
 8010008:	4630      	mov	r0, r6
 801000a:	f7ff ffbd 	bl	800ff88 <__sinit>
 801000e:	3648      	adds	r6, #72	; 0x48
 8010010:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010014:	3b01      	subs	r3, #1
 8010016:	d503      	bpl.n	8010020 <__sfp+0x28>
 8010018:	6833      	ldr	r3, [r6, #0]
 801001a:	b30b      	cbz	r3, 8010060 <__sfp+0x68>
 801001c:	6836      	ldr	r6, [r6, #0]
 801001e:	e7f7      	b.n	8010010 <__sfp+0x18>
 8010020:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010024:	b9d5      	cbnz	r5, 801005c <__sfp+0x64>
 8010026:	4b16      	ldr	r3, [pc, #88]	; (8010080 <__sfp+0x88>)
 8010028:	60e3      	str	r3, [r4, #12]
 801002a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801002e:	6665      	str	r5, [r4, #100]	; 0x64
 8010030:	f000 f86c 	bl	801010c <__retarget_lock_init_recursive>
 8010034:	f7ff ff96 	bl	800ff64 <__sfp_lock_release>
 8010038:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801003c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010040:	6025      	str	r5, [r4, #0]
 8010042:	61a5      	str	r5, [r4, #24]
 8010044:	2208      	movs	r2, #8
 8010046:	4629      	mov	r1, r5
 8010048:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801004c:	f000 f86f 	bl	801012e <memset>
 8010050:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010054:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010058:	4620      	mov	r0, r4
 801005a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801005c:	3468      	adds	r4, #104	; 0x68
 801005e:	e7d9      	b.n	8010014 <__sfp+0x1c>
 8010060:	2104      	movs	r1, #4
 8010062:	4638      	mov	r0, r7
 8010064:	f7ff ff62 	bl	800ff2c <__sfmoreglue>
 8010068:	4604      	mov	r4, r0
 801006a:	6030      	str	r0, [r6, #0]
 801006c:	2800      	cmp	r0, #0
 801006e:	d1d5      	bne.n	801001c <__sfp+0x24>
 8010070:	f7ff ff78 	bl	800ff64 <__sfp_lock_release>
 8010074:	230c      	movs	r3, #12
 8010076:	603b      	str	r3, [r7, #0]
 8010078:	e7ee      	b.n	8010058 <__sfp+0x60>
 801007a:	bf00      	nop
 801007c:	08015494 	.word	0x08015494
 8010080:	ffff0001 	.word	0xffff0001

08010084 <_fwalk_reent>:
 8010084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010088:	4606      	mov	r6, r0
 801008a:	4688      	mov	r8, r1
 801008c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010090:	2700      	movs	r7, #0
 8010092:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010096:	f1b9 0901 	subs.w	r9, r9, #1
 801009a:	d505      	bpl.n	80100a8 <_fwalk_reent+0x24>
 801009c:	6824      	ldr	r4, [r4, #0]
 801009e:	2c00      	cmp	r4, #0
 80100a0:	d1f7      	bne.n	8010092 <_fwalk_reent+0xe>
 80100a2:	4638      	mov	r0, r7
 80100a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100a8:	89ab      	ldrh	r3, [r5, #12]
 80100aa:	2b01      	cmp	r3, #1
 80100ac:	d907      	bls.n	80100be <_fwalk_reent+0x3a>
 80100ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80100b2:	3301      	adds	r3, #1
 80100b4:	d003      	beq.n	80100be <_fwalk_reent+0x3a>
 80100b6:	4629      	mov	r1, r5
 80100b8:	4630      	mov	r0, r6
 80100ba:	47c0      	blx	r8
 80100bc:	4307      	orrs	r7, r0
 80100be:	3568      	adds	r5, #104	; 0x68
 80100c0:	e7e9      	b.n	8010096 <_fwalk_reent+0x12>
	...

080100c4 <__libc_init_array>:
 80100c4:	b570      	push	{r4, r5, r6, lr}
 80100c6:	4d0d      	ldr	r5, [pc, #52]	; (80100fc <__libc_init_array+0x38>)
 80100c8:	4c0d      	ldr	r4, [pc, #52]	; (8010100 <__libc_init_array+0x3c>)
 80100ca:	1b64      	subs	r4, r4, r5
 80100cc:	10a4      	asrs	r4, r4, #2
 80100ce:	2600      	movs	r6, #0
 80100d0:	42a6      	cmp	r6, r4
 80100d2:	d109      	bne.n	80100e8 <__libc_init_array+0x24>
 80100d4:	4d0b      	ldr	r5, [pc, #44]	; (8010104 <__libc_init_array+0x40>)
 80100d6:	4c0c      	ldr	r4, [pc, #48]	; (8010108 <__libc_init_array+0x44>)
 80100d8:	f004 fe38 	bl	8014d4c <_init>
 80100dc:	1b64      	subs	r4, r4, r5
 80100de:	10a4      	asrs	r4, r4, #2
 80100e0:	2600      	movs	r6, #0
 80100e2:	42a6      	cmp	r6, r4
 80100e4:	d105      	bne.n	80100f2 <__libc_init_array+0x2e>
 80100e6:	bd70      	pop	{r4, r5, r6, pc}
 80100e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80100ec:	4798      	blx	r3
 80100ee:	3601      	adds	r6, #1
 80100f0:	e7ee      	b.n	80100d0 <__libc_init_array+0xc>
 80100f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80100f6:	4798      	blx	r3
 80100f8:	3601      	adds	r6, #1
 80100fa:	e7f2      	b.n	80100e2 <__libc_init_array+0x1e>
 80100fc:	08015a60 	.word	0x08015a60
 8010100:	08015a60 	.word	0x08015a60
 8010104:	08015a60 	.word	0x08015a60
 8010108:	08015a64 	.word	0x08015a64

0801010c <__retarget_lock_init_recursive>:
 801010c:	4770      	bx	lr

0801010e <__retarget_lock_acquire_recursive>:
 801010e:	4770      	bx	lr

08010110 <__retarget_lock_release_recursive>:
 8010110:	4770      	bx	lr

08010112 <memcpy>:
 8010112:	440a      	add	r2, r1
 8010114:	4291      	cmp	r1, r2
 8010116:	f100 33ff 	add.w	r3, r0, #4294967295
 801011a:	d100      	bne.n	801011e <memcpy+0xc>
 801011c:	4770      	bx	lr
 801011e:	b510      	push	{r4, lr}
 8010120:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010124:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010128:	4291      	cmp	r1, r2
 801012a:	d1f9      	bne.n	8010120 <memcpy+0xe>
 801012c:	bd10      	pop	{r4, pc}

0801012e <memset>:
 801012e:	4402      	add	r2, r0
 8010130:	4603      	mov	r3, r0
 8010132:	4293      	cmp	r3, r2
 8010134:	d100      	bne.n	8010138 <memset+0xa>
 8010136:	4770      	bx	lr
 8010138:	f803 1b01 	strb.w	r1, [r3], #1
 801013c:	e7f9      	b.n	8010132 <memset+0x4>
	...

08010140 <sbrk_aligned>:
 8010140:	b570      	push	{r4, r5, r6, lr}
 8010142:	4e0e      	ldr	r6, [pc, #56]	; (801017c <sbrk_aligned+0x3c>)
 8010144:	460c      	mov	r4, r1
 8010146:	6831      	ldr	r1, [r6, #0]
 8010148:	4605      	mov	r5, r0
 801014a:	b911      	cbnz	r1, 8010152 <sbrk_aligned+0x12>
 801014c:	f000 fe04 	bl	8010d58 <_sbrk_r>
 8010150:	6030      	str	r0, [r6, #0]
 8010152:	4621      	mov	r1, r4
 8010154:	4628      	mov	r0, r5
 8010156:	f000 fdff 	bl	8010d58 <_sbrk_r>
 801015a:	1c43      	adds	r3, r0, #1
 801015c:	d00a      	beq.n	8010174 <sbrk_aligned+0x34>
 801015e:	1cc4      	adds	r4, r0, #3
 8010160:	f024 0403 	bic.w	r4, r4, #3
 8010164:	42a0      	cmp	r0, r4
 8010166:	d007      	beq.n	8010178 <sbrk_aligned+0x38>
 8010168:	1a21      	subs	r1, r4, r0
 801016a:	4628      	mov	r0, r5
 801016c:	f000 fdf4 	bl	8010d58 <_sbrk_r>
 8010170:	3001      	adds	r0, #1
 8010172:	d101      	bne.n	8010178 <sbrk_aligned+0x38>
 8010174:	f04f 34ff 	mov.w	r4, #4294967295
 8010178:	4620      	mov	r0, r4
 801017a:	bd70      	pop	{r4, r5, r6, pc}
 801017c:	20005b64 	.word	0x20005b64

08010180 <_malloc_r>:
 8010180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010184:	1ccd      	adds	r5, r1, #3
 8010186:	f025 0503 	bic.w	r5, r5, #3
 801018a:	3508      	adds	r5, #8
 801018c:	2d0c      	cmp	r5, #12
 801018e:	bf38      	it	cc
 8010190:	250c      	movcc	r5, #12
 8010192:	2d00      	cmp	r5, #0
 8010194:	4607      	mov	r7, r0
 8010196:	db01      	blt.n	801019c <_malloc_r+0x1c>
 8010198:	42a9      	cmp	r1, r5
 801019a:	d905      	bls.n	80101a8 <_malloc_r+0x28>
 801019c:	230c      	movs	r3, #12
 801019e:	603b      	str	r3, [r7, #0]
 80101a0:	2600      	movs	r6, #0
 80101a2:	4630      	mov	r0, r6
 80101a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101a8:	4e2e      	ldr	r6, [pc, #184]	; (8010264 <_malloc_r+0xe4>)
 80101aa:	f001 fecd 	bl	8011f48 <__malloc_lock>
 80101ae:	6833      	ldr	r3, [r6, #0]
 80101b0:	461c      	mov	r4, r3
 80101b2:	bb34      	cbnz	r4, 8010202 <_malloc_r+0x82>
 80101b4:	4629      	mov	r1, r5
 80101b6:	4638      	mov	r0, r7
 80101b8:	f7ff ffc2 	bl	8010140 <sbrk_aligned>
 80101bc:	1c43      	adds	r3, r0, #1
 80101be:	4604      	mov	r4, r0
 80101c0:	d14d      	bne.n	801025e <_malloc_r+0xde>
 80101c2:	6834      	ldr	r4, [r6, #0]
 80101c4:	4626      	mov	r6, r4
 80101c6:	2e00      	cmp	r6, #0
 80101c8:	d140      	bne.n	801024c <_malloc_r+0xcc>
 80101ca:	6823      	ldr	r3, [r4, #0]
 80101cc:	4631      	mov	r1, r6
 80101ce:	4638      	mov	r0, r7
 80101d0:	eb04 0803 	add.w	r8, r4, r3
 80101d4:	f000 fdc0 	bl	8010d58 <_sbrk_r>
 80101d8:	4580      	cmp	r8, r0
 80101da:	d13a      	bne.n	8010252 <_malloc_r+0xd2>
 80101dc:	6821      	ldr	r1, [r4, #0]
 80101de:	3503      	adds	r5, #3
 80101e0:	1a6d      	subs	r5, r5, r1
 80101e2:	f025 0503 	bic.w	r5, r5, #3
 80101e6:	3508      	adds	r5, #8
 80101e8:	2d0c      	cmp	r5, #12
 80101ea:	bf38      	it	cc
 80101ec:	250c      	movcc	r5, #12
 80101ee:	4629      	mov	r1, r5
 80101f0:	4638      	mov	r0, r7
 80101f2:	f7ff ffa5 	bl	8010140 <sbrk_aligned>
 80101f6:	3001      	adds	r0, #1
 80101f8:	d02b      	beq.n	8010252 <_malloc_r+0xd2>
 80101fa:	6823      	ldr	r3, [r4, #0]
 80101fc:	442b      	add	r3, r5
 80101fe:	6023      	str	r3, [r4, #0]
 8010200:	e00e      	b.n	8010220 <_malloc_r+0xa0>
 8010202:	6822      	ldr	r2, [r4, #0]
 8010204:	1b52      	subs	r2, r2, r5
 8010206:	d41e      	bmi.n	8010246 <_malloc_r+0xc6>
 8010208:	2a0b      	cmp	r2, #11
 801020a:	d916      	bls.n	801023a <_malloc_r+0xba>
 801020c:	1961      	adds	r1, r4, r5
 801020e:	42a3      	cmp	r3, r4
 8010210:	6025      	str	r5, [r4, #0]
 8010212:	bf18      	it	ne
 8010214:	6059      	strne	r1, [r3, #4]
 8010216:	6863      	ldr	r3, [r4, #4]
 8010218:	bf08      	it	eq
 801021a:	6031      	streq	r1, [r6, #0]
 801021c:	5162      	str	r2, [r4, r5]
 801021e:	604b      	str	r3, [r1, #4]
 8010220:	4638      	mov	r0, r7
 8010222:	f104 060b 	add.w	r6, r4, #11
 8010226:	f001 fe95 	bl	8011f54 <__malloc_unlock>
 801022a:	f026 0607 	bic.w	r6, r6, #7
 801022e:	1d23      	adds	r3, r4, #4
 8010230:	1af2      	subs	r2, r6, r3
 8010232:	d0b6      	beq.n	80101a2 <_malloc_r+0x22>
 8010234:	1b9b      	subs	r3, r3, r6
 8010236:	50a3      	str	r3, [r4, r2]
 8010238:	e7b3      	b.n	80101a2 <_malloc_r+0x22>
 801023a:	6862      	ldr	r2, [r4, #4]
 801023c:	42a3      	cmp	r3, r4
 801023e:	bf0c      	ite	eq
 8010240:	6032      	streq	r2, [r6, #0]
 8010242:	605a      	strne	r2, [r3, #4]
 8010244:	e7ec      	b.n	8010220 <_malloc_r+0xa0>
 8010246:	4623      	mov	r3, r4
 8010248:	6864      	ldr	r4, [r4, #4]
 801024a:	e7b2      	b.n	80101b2 <_malloc_r+0x32>
 801024c:	4634      	mov	r4, r6
 801024e:	6876      	ldr	r6, [r6, #4]
 8010250:	e7b9      	b.n	80101c6 <_malloc_r+0x46>
 8010252:	230c      	movs	r3, #12
 8010254:	603b      	str	r3, [r7, #0]
 8010256:	4638      	mov	r0, r7
 8010258:	f001 fe7c 	bl	8011f54 <__malloc_unlock>
 801025c:	e7a1      	b.n	80101a2 <_malloc_r+0x22>
 801025e:	6025      	str	r5, [r4, #0]
 8010260:	e7de      	b.n	8010220 <_malloc_r+0xa0>
 8010262:	bf00      	nop
 8010264:	20005b60 	.word	0x20005b60

08010268 <__cvt>:
 8010268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801026c:	ec55 4b10 	vmov	r4, r5, d0
 8010270:	2d00      	cmp	r5, #0
 8010272:	460e      	mov	r6, r1
 8010274:	4619      	mov	r1, r3
 8010276:	462b      	mov	r3, r5
 8010278:	bfbb      	ittet	lt
 801027a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801027e:	461d      	movlt	r5, r3
 8010280:	2300      	movge	r3, #0
 8010282:	232d      	movlt	r3, #45	; 0x2d
 8010284:	700b      	strb	r3, [r1, #0]
 8010286:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010288:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801028c:	4691      	mov	r9, r2
 801028e:	f023 0820 	bic.w	r8, r3, #32
 8010292:	bfbc      	itt	lt
 8010294:	4622      	movlt	r2, r4
 8010296:	4614      	movlt	r4, r2
 8010298:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801029c:	d005      	beq.n	80102aa <__cvt+0x42>
 801029e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80102a2:	d100      	bne.n	80102a6 <__cvt+0x3e>
 80102a4:	3601      	adds	r6, #1
 80102a6:	2102      	movs	r1, #2
 80102a8:	e000      	b.n	80102ac <__cvt+0x44>
 80102aa:	2103      	movs	r1, #3
 80102ac:	ab03      	add	r3, sp, #12
 80102ae:	9301      	str	r3, [sp, #4]
 80102b0:	ab02      	add	r3, sp, #8
 80102b2:	9300      	str	r3, [sp, #0]
 80102b4:	ec45 4b10 	vmov	d0, r4, r5
 80102b8:	4653      	mov	r3, sl
 80102ba:	4632      	mov	r2, r6
 80102bc:	f000 ff10 	bl	80110e0 <_dtoa_r>
 80102c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80102c4:	4607      	mov	r7, r0
 80102c6:	d102      	bne.n	80102ce <__cvt+0x66>
 80102c8:	f019 0f01 	tst.w	r9, #1
 80102cc:	d022      	beq.n	8010314 <__cvt+0xac>
 80102ce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80102d2:	eb07 0906 	add.w	r9, r7, r6
 80102d6:	d110      	bne.n	80102fa <__cvt+0x92>
 80102d8:	783b      	ldrb	r3, [r7, #0]
 80102da:	2b30      	cmp	r3, #48	; 0x30
 80102dc:	d10a      	bne.n	80102f4 <__cvt+0x8c>
 80102de:	2200      	movs	r2, #0
 80102e0:	2300      	movs	r3, #0
 80102e2:	4620      	mov	r0, r4
 80102e4:	4629      	mov	r1, r5
 80102e6:	f7f0 fbef 	bl	8000ac8 <__aeabi_dcmpeq>
 80102ea:	b918      	cbnz	r0, 80102f4 <__cvt+0x8c>
 80102ec:	f1c6 0601 	rsb	r6, r6, #1
 80102f0:	f8ca 6000 	str.w	r6, [sl]
 80102f4:	f8da 3000 	ldr.w	r3, [sl]
 80102f8:	4499      	add	r9, r3
 80102fa:	2200      	movs	r2, #0
 80102fc:	2300      	movs	r3, #0
 80102fe:	4620      	mov	r0, r4
 8010300:	4629      	mov	r1, r5
 8010302:	f7f0 fbe1 	bl	8000ac8 <__aeabi_dcmpeq>
 8010306:	b108      	cbz	r0, 801030c <__cvt+0xa4>
 8010308:	f8cd 900c 	str.w	r9, [sp, #12]
 801030c:	2230      	movs	r2, #48	; 0x30
 801030e:	9b03      	ldr	r3, [sp, #12]
 8010310:	454b      	cmp	r3, r9
 8010312:	d307      	bcc.n	8010324 <__cvt+0xbc>
 8010314:	9b03      	ldr	r3, [sp, #12]
 8010316:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010318:	1bdb      	subs	r3, r3, r7
 801031a:	4638      	mov	r0, r7
 801031c:	6013      	str	r3, [r2, #0]
 801031e:	b004      	add	sp, #16
 8010320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010324:	1c59      	adds	r1, r3, #1
 8010326:	9103      	str	r1, [sp, #12]
 8010328:	701a      	strb	r2, [r3, #0]
 801032a:	e7f0      	b.n	801030e <__cvt+0xa6>

0801032c <__exponent>:
 801032c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801032e:	4603      	mov	r3, r0
 8010330:	2900      	cmp	r1, #0
 8010332:	bfb8      	it	lt
 8010334:	4249      	neglt	r1, r1
 8010336:	f803 2b02 	strb.w	r2, [r3], #2
 801033a:	bfb4      	ite	lt
 801033c:	222d      	movlt	r2, #45	; 0x2d
 801033e:	222b      	movge	r2, #43	; 0x2b
 8010340:	2909      	cmp	r1, #9
 8010342:	7042      	strb	r2, [r0, #1]
 8010344:	dd2a      	ble.n	801039c <__exponent+0x70>
 8010346:	f10d 0407 	add.w	r4, sp, #7
 801034a:	46a4      	mov	ip, r4
 801034c:	270a      	movs	r7, #10
 801034e:	46a6      	mov	lr, r4
 8010350:	460a      	mov	r2, r1
 8010352:	fb91 f6f7 	sdiv	r6, r1, r7
 8010356:	fb07 1516 	mls	r5, r7, r6, r1
 801035a:	3530      	adds	r5, #48	; 0x30
 801035c:	2a63      	cmp	r2, #99	; 0x63
 801035e:	f104 34ff 	add.w	r4, r4, #4294967295
 8010362:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010366:	4631      	mov	r1, r6
 8010368:	dcf1      	bgt.n	801034e <__exponent+0x22>
 801036a:	3130      	adds	r1, #48	; 0x30
 801036c:	f1ae 0502 	sub.w	r5, lr, #2
 8010370:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010374:	1c44      	adds	r4, r0, #1
 8010376:	4629      	mov	r1, r5
 8010378:	4561      	cmp	r1, ip
 801037a:	d30a      	bcc.n	8010392 <__exponent+0x66>
 801037c:	f10d 0209 	add.w	r2, sp, #9
 8010380:	eba2 020e 	sub.w	r2, r2, lr
 8010384:	4565      	cmp	r5, ip
 8010386:	bf88      	it	hi
 8010388:	2200      	movhi	r2, #0
 801038a:	4413      	add	r3, r2
 801038c:	1a18      	subs	r0, r3, r0
 801038e:	b003      	add	sp, #12
 8010390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010392:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010396:	f804 2f01 	strb.w	r2, [r4, #1]!
 801039a:	e7ed      	b.n	8010378 <__exponent+0x4c>
 801039c:	2330      	movs	r3, #48	; 0x30
 801039e:	3130      	adds	r1, #48	; 0x30
 80103a0:	7083      	strb	r3, [r0, #2]
 80103a2:	70c1      	strb	r1, [r0, #3]
 80103a4:	1d03      	adds	r3, r0, #4
 80103a6:	e7f1      	b.n	801038c <__exponent+0x60>

080103a8 <_printf_float>:
 80103a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103ac:	ed2d 8b02 	vpush	{d8}
 80103b0:	b08d      	sub	sp, #52	; 0x34
 80103b2:	460c      	mov	r4, r1
 80103b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80103b8:	4616      	mov	r6, r2
 80103ba:	461f      	mov	r7, r3
 80103bc:	4605      	mov	r5, r0
 80103be:	f001 fd3f 	bl	8011e40 <_localeconv_r>
 80103c2:	f8d0 a000 	ldr.w	sl, [r0]
 80103c6:	4650      	mov	r0, sl
 80103c8:	f7ef ff02 	bl	80001d0 <strlen>
 80103cc:	2300      	movs	r3, #0
 80103ce:	930a      	str	r3, [sp, #40]	; 0x28
 80103d0:	6823      	ldr	r3, [r4, #0]
 80103d2:	9305      	str	r3, [sp, #20]
 80103d4:	f8d8 3000 	ldr.w	r3, [r8]
 80103d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80103dc:	3307      	adds	r3, #7
 80103de:	f023 0307 	bic.w	r3, r3, #7
 80103e2:	f103 0208 	add.w	r2, r3, #8
 80103e6:	f8c8 2000 	str.w	r2, [r8]
 80103ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80103f2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80103f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80103fa:	9307      	str	r3, [sp, #28]
 80103fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8010400:	ee08 0a10 	vmov	s16, r0
 8010404:	4b9f      	ldr	r3, [pc, #636]	; (8010684 <_printf_float+0x2dc>)
 8010406:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801040a:	f04f 32ff 	mov.w	r2, #4294967295
 801040e:	f7f0 fb8d 	bl	8000b2c <__aeabi_dcmpun>
 8010412:	bb88      	cbnz	r0, 8010478 <_printf_float+0xd0>
 8010414:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010418:	4b9a      	ldr	r3, [pc, #616]	; (8010684 <_printf_float+0x2dc>)
 801041a:	f04f 32ff 	mov.w	r2, #4294967295
 801041e:	f7f0 fb67 	bl	8000af0 <__aeabi_dcmple>
 8010422:	bb48      	cbnz	r0, 8010478 <_printf_float+0xd0>
 8010424:	2200      	movs	r2, #0
 8010426:	2300      	movs	r3, #0
 8010428:	4640      	mov	r0, r8
 801042a:	4649      	mov	r1, r9
 801042c:	f7f0 fb56 	bl	8000adc <__aeabi_dcmplt>
 8010430:	b110      	cbz	r0, 8010438 <_printf_float+0x90>
 8010432:	232d      	movs	r3, #45	; 0x2d
 8010434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010438:	4b93      	ldr	r3, [pc, #588]	; (8010688 <_printf_float+0x2e0>)
 801043a:	4894      	ldr	r0, [pc, #592]	; (801068c <_printf_float+0x2e4>)
 801043c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010440:	bf94      	ite	ls
 8010442:	4698      	movls	r8, r3
 8010444:	4680      	movhi	r8, r0
 8010446:	2303      	movs	r3, #3
 8010448:	6123      	str	r3, [r4, #16]
 801044a:	9b05      	ldr	r3, [sp, #20]
 801044c:	f023 0204 	bic.w	r2, r3, #4
 8010450:	6022      	str	r2, [r4, #0]
 8010452:	f04f 0900 	mov.w	r9, #0
 8010456:	9700      	str	r7, [sp, #0]
 8010458:	4633      	mov	r3, r6
 801045a:	aa0b      	add	r2, sp, #44	; 0x2c
 801045c:	4621      	mov	r1, r4
 801045e:	4628      	mov	r0, r5
 8010460:	f000 f9d8 	bl	8010814 <_printf_common>
 8010464:	3001      	adds	r0, #1
 8010466:	f040 8090 	bne.w	801058a <_printf_float+0x1e2>
 801046a:	f04f 30ff 	mov.w	r0, #4294967295
 801046e:	b00d      	add	sp, #52	; 0x34
 8010470:	ecbd 8b02 	vpop	{d8}
 8010474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010478:	4642      	mov	r2, r8
 801047a:	464b      	mov	r3, r9
 801047c:	4640      	mov	r0, r8
 801047e:	4649      	mov	r1, r9
 8010480:	f7f0 fb54 	bl	8000b2c <__aeabi_dcmpun>
 8010484:	b140      	cbz	r0, 8010498 <_printf_float+0xf0>
 8010486:	464b      	mov	r3, r9
 8010488:	2b00      	cmp	r3, #0
 801048a:	bfbc      	itt	lt
 801048c:	232d      	movlt	r3, #45	; 0x2d
 801048e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010492:	487f      	ldr	r0, [pc, #508]	; (8010690 <_printf_float+0x2e8>)
 8010494:	4b7f      	ldr	r3, [pc, #508]	; (8010694 <_printf_float+0x2ec>)
 8010496:	e7d1      	b.n	801043c <_printf_float+0x94>
 8010498:	6863      	ldr	r3, [r4, #4]
 801049a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801049e:	9206      	str	r2, [sp, #24]
 80104a0:	1c5a      	adds	r2, r3, #1
 80104a2:	d13f      	bne.n	8010524 <_printf_float+0x17c>
 80104a4:	2306      	movs	r3, #6
 80104a6:	6063      	str	r3, [r4, #4]
 80104a8:	9b05      	ldr	r3, [sp, #20]
 80104aa:	6861      	ldr	r1, [r4, #4]
 80104ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80104b0:	2300      	movs	r3, #0
 80104b2:	9303      	str	r3, [sp, #12]
 80104b4:	ab0a      	add	r3, sp, #40	; 0x28
 80104b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80104ba:	ab09      	add	r3, sp, #36	; 0x24
 80104bc:	ec49 8b10 	vmov	d0, r8, r9
 80104c0:	9300      	str	r3, [sp, #0]
 80104c2:	6022      	str	r2, [r4, #0]
 80104c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80104c8:	4628      	mov	r0, r5
 80104ca:	f7ff fecd 	bl	8010268 <__cvt>
 80104ce:	9b06      	ldr	r3, [sp, #24]
 80104d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80104d2:	2b47      	cmp	r3, #71	; 0x47
 80104d4:	4680      	mov	r8, r0
 80104d6:	d108      	bne.n	80104ea <_printf_float+0x142>
 80104d8:	1cc8      	adds	r0, r1, #3
 80104da:	db02      	blt.n	80104e2 <_printf_float+0x13a>
 80104dc:	6863      	ldr	r3, [r4, #4]
 80104de:	4299      	cmp	r1, r3
 80104e0:	dd41      	ble.n	8010566 <_printf_float+0x1be>
 80104e2:	f1ab 0b02 	sub.w	fp, fp, #2
 80104e6:	fa5f fb8b 	uxtb.w	fp, fp
 80104ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80104ee:	d820      	bhi.n	8010532 <_printf_float+0x18a>
 80104f0:	3901      	subs	r1, #1
 80104f2:	465a      	mov	r2, fp
 80104f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80104f8:	9109      	str	r1, [sp, #36]	; 0x24
 80104fa:	f7ff ff17 	bl	801032c <__exponent>
 80104fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010500:	1813      	adds	r3, r2, r0
 8010502:	2a01      	cmp	r2, #1
 8010504:	4681      	mov	r9, r0
 8010506:	6123      	str	r3, [r4, #16]
 8010508:	dc02      	bgt.n	8010510 <_printf_float+0x168>
 801050a:	6822      	ldr	r2, [r4, #0]
 801050c:	07d2      	lsls	r2, r2, #31
 801050e:	d501      	bpl.n	8010514 <_printf_float+0x16c>
 8010510:	3301      	adds	r3, #1
 8010512:	6123      	str	r3, [r4, #16]
 8010514:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010518:	2b00      	cmp	r3, #0
 801051a:	d09c      	beq.n	8010456 <_printf_float+0xae>
 801051c:	232d      	movs	r3, #45	; 0x2d
 801051e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010522:	e798      	b.n	8010456 <_printf_float+0xae>
 8010524:	9a06      	ldr	r2, [sp, #24]
 8010526:	2a47      	cmp	r2, #71	; 0x47
 8010528:	d1be      	bne.n	80104a8 <_printf_float+0x100>
 801052a:	2b00      	cmp	r3, #0
 801052c:	d1bc      	bne.n	80104a8 <_printf_float+0x100>
 801052e:	2301      	movs	r3, #1
 8010530:	e7b9      	b.n	80104a6 <_printf_float+0xfe>
 8010532:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010536:	d118      	bne.n	801056a <_printf_float+0x1c2>
 8010538:	2900      	cmp	r1, #0
 801053a:	6863      	ldr	r3, [r4, #4]
 801053c:	dd0b      	ble.n	8010556 <_printf_float+0x1ae>
 801053e:	6121      	str	r1, [r4, #16]
 8010540:	b913      	cbnz	r3, 8010548 <_printf_float+0x1a0>
 8010542:	6822      	ldr	r2, [r4, #0]
 8010544:	07d0      	lsls	r0, r2, #31
 8010546:	d502      	bpl.n	801054e <_printf_float+0x1a6>
 8010548:	3301      	adds	r3, #1
 801054a:	440b      	add	r3, r1
 801054c:	6123      	str	r3, [r4, #16]
 801054e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010550:	f04f 0900 	mov.w	r9, #0
 8010554:	e7de      	b.n	8010514 <_printf_float+0x16c>
 8010556:	b913      	cbnz	r3, 801055e <_printf_float+0x1b6>
 8010558:	6822      	ldr	r2, [r4, #0]
 801055a:	07d2      	lsls	r2, r2, #31
 801055c:	d501      	bpl.n	8010562 <_printf_float+0x1ba>
 801055e:	3302      	adds	r3, #2
 8010560:	e7f4      	b.n	801054c <_printf_float+0x1a4>
 8010562:	2301      	movs	r3, #1
 8010564:	e7f2      	b.n	801054c <_printf_float+0x1a4>
 8010566:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801056a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801056c:	4299      	cmp	r1, r3
 801056e:	db05      	blt.n	801057c <_printf_float+0x1d4>
 8010570:	6823      	ldr	r3, [r4, #0]
 8010572:	6121      	str	r1, [r4, #16]
 8010574:	07d8      	lsls	r0, r3, #31
 8010576:	d5ea      	bpl.n	801054e <_printf_float+0x1a6>
 8010578:	1c4b      	adds	r3, r1, #1
 801057a:	e7e7      	b.n	801054c <_printf_float+0x1a4>
 801057c:	2900      	cmp	r1, #0
 801057e:	bfd4      	ite	le
 8010580:	f1c1 0202 	rsble	r2, r1, #2
 8010584:	2201      	movgt	r2, #1
 8010586:	4413      	add	r3, r2
 8010588:	e7e0      	b.n	801054c <_printf_float+0x1a4>
 801058a:	6823      	ldr	r3, [r4, #0]
 801058c:	055a      	lsls	r2, r3, #21
 801058e:	d407      	bmi.n	80105a0 <_printf_float+0x1f8>
 8010590:	6923      	ldr	r3, [r4, #16]
 8010592:	4642      	mov	r2, r8
 8010594:	4631      	mov	r1, r6
 8010596:	4628      	mov	r0, r5
 8010598:	47b8      	blx	r7
 801059a:	3001      	adds	r0, #1
 801059c:	d12c      	bne.n	80105f8 <_printf_float+0x250>
 801059e:	e764      	b.n	801046a <_printf_float+0xc2>
 80105a0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80105a4:	f240 80e0 	bls.w	8010768 <_printf_float+0x3c0>
 80105a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80105ac:	2200      	movs	r2, #0
 80105ae:	2300      	movs	r3, #0
 80105b0:	f7f0 fa8a 	bl	8000ac8 <__aeabi_dcmpeq>
 80105b4:	2800      	cmp	r0, #0
 80105b6:	d034      	beq.n	8010622 <_printf_float+0x27a>
 80105b8:	4a37      	ldr	r2, [pc, #220]	; (8010698 <_printf_float+0x2f0>)
 80105ba:	2301      	movs	r3, #1
 80105bc:	4631      	mov	r1, r6
 80105be:	4628      	mov	r0, r5
 80105c0:	47b8      	blx	r7
 80105c2:	3001      	adds	r0, #1
 80105c4:	f43f af51 	beq.w	801046a <_printf_float+0xc2>
 80105c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80105cc:	429a      	cmp	r2, r3
 80105ce:	db02      	blt.n	80105d6 <_printf_float+0x22e>
 80105d0:	6823      	ldr	r3, [r4, #0]
 80105d2:	07d8      	lsls	r0, r3, #31
 80105d4:	d510      	bpl.n	80105f8 <_printf_float+0x250>
 80105d6:	ee18 3a10 	vmov	r3, s16
 80105da:	4652      	mov	r2, sl
 80105dc:	4631      	mov	r1, r6
 80105de:	4628      	mov	r0, r5
 80105e0:	47b8      	blx	r7
 80105e2:	3001      	adds	r0, #1
 80105e4:	f43f af41 	beq.w	801046a <_printf_float+0xc2>
 80105e8:	f04f 0800 	mov.w	r8, #0
 80105ec:	f104 091a 	add.w	r9, r4, #26
 80105f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105f2:	3b01      	subs	r3, #1
 80105f4:	4543      	cmp	r3, r8
 80105f6:	dc09      	bgt.n	801060c <_printf_float+0x264>
 80105f8:	6823      	ldr	r3, [r4, #0]
 80105fa:	079b      	lsls	r3, r3, #30
 80105fc:	f100 8105 	bmi.w	801080a <_printf_float+0x462>
 8010600:	68e0      	ldr	r0, [r4, #12]
 8010602:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010604:	4298      	cmp	r0, r3
 8010606:	bfb8      	it	lt
 8010608:	4618      	movlt	r0, r3
 801060a:	e730      	b.n	801046e <_printf_float+0xc6>
 801060c:	2301      	movs	r3, #1
 801060e:	464a      	mov	r2, r9
 8010610:	4631      	mov	r1, r6
 8010612:	4628      	mov	r0, r5
 8010614:	47b8      	blx	r7
 8010616:	3001      	adds	r0, #1
 8010618:	f43f af27 	beq.w	801046a <_printf_float+0xc2>
 801061c:	f108 0801 	add.w	r8, r8, #1
 8010620:	e7e6      	b.n	80105f0 <_printf_float+0x248>
 8010622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010624:	2b00      	cmp	r3, #0
 8010626:	dc39      	bgt.n	801069c <_printf_float+0x2f4>
 8010628:	4a1b      	ldr	r2, [pc, #108]	; (8010698 <_printf_float+0x2f0>)
 801062a:	2301      	movs	r3, #1
 801062c:	4631      	mov	r1, r6
 801062e:	4628      	mov	r0, r5
 8010630:	47b8      	blx	r7
 8010632:	3001      	adds	r0, #1
 8010634:	f43f af19 	beq.w	801046a <_printf_float+0xc2>
 8010638:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801063c:	4313      	orrs	r3, r2
 801063e:	d102      	bne.n	8010646 <_printf_float+0x29e>
 8010640:	6823      	ldr	r3, [r4, #0]
 8010642:	07d9      	lsls	r1, r3, #31
 8010644:	d5d8      	bpl.n	80105f8 <_printf_float+0x250>
 8010646:	ee18 3a10 	vmov	r3, s16
 801064a:	4652      	mov	r2, sl
 801064c:	4631      	mov	r1, r6
 801064e:	4628      	mov	r0, r5
 8010650:	47b8      	blx	r7
 8010652:	3001      	adds	r0, #1
 8010654:	f43f af09 	beq.w	801046a <_printf_float+0xc2>
 8010658:	f04f 0900 	mov.w	r9, #0
 801065c:	f104 0a1a 	add.w	sl, r4, #26
 8010660:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010662:	425b      	negs	r3, r3
 8010664:	454b      	cmp	r3, r9
 8010666:	dc01      	bgt.n	801066c <_printf_float+0x2c4>
 8010668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801066a:	e792      	b.n	8010592 <_printf_float+0x1ea>
 801066c:	2301      	movs	r3, #1
 801066e:	4652      	mov	r2, sl
 8010670:	4631      	mov	r1, r6
 8010672:	4628      	mov	r0, r5
 8010674:	47b8      	blx	r7
 8010676:	3001      	adds	r0, #1
 8010678:	f43f aef7 	beq.w	801046a <_printf_float+0xc2>
 801067c:	f109 0901 	add.w	r9, r9, #1
 8010680:	e7ee      	b.n	8010660 <_printf_float+0x2b8>
 8010682:	bf00      	nop
 8010684:	7fefffff 	.word	0x7fefffff
 8010688:	08015498 	.word	0x08015498
 801068c:	0801549c 	.word	0x0801549c
 8010690:	080154a4 	.word	0x080154a4
 8010694:	080154a0 	.word	0x080154a0
 8010698:	080154a8 	.word	0x080154a8
 801069c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801069e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80106a0:	429a      	cmp	r2, r3
 80106a2:	bfa8      	it	ge
 80106a4:	461a      	movge	r2, r3
 80106a6:	2a00      	cmp	r2, #0
 80106a8:	4691      	mov	r9, r2
 80106aa:	dc37      	bgt.n	801071c <_printf_float+0x374>
 80106ac:	f04f 0b00 	mov.w	fp, #0
 80106b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80106b4:	f104 021a 	add.w	r2, r4, #26
 80106b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80106ba:	9305      	str	r3, [sp, #20]
 80106bc:	eba3 0309 	sub.w	r3, r3, r9
 80106c0:	455b      	cmp	r3, fp
 80106c2:	dc33      	bgt.n	801072c <_printf_float+0x384>
 80106c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80106c8:	429a      	cmp	r2, r3
 80106ca:	db3b      	blt.n	8010744 <_printf_float+0x39c>
 80106cc:	6823      	ldr	r3, [r4, #0]
 80106ce:	07da      	lsls	r2, r3, #31
 80106d0:	d438      	bmi.n	8010744 <_printf_float+0x39c>
 80106d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106d4:	9a05      	ldr	r2, [sp, #20]
 80106d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80106d8:	1a9a      	subs	r2, r3, r2
 80106da:	eba3 0901 	sub.w	r9, r3, r1
 80106de:	4591      	cmp	r9, r2
 80106e0:	bfa8      	it	ge
 80106e2:	4691      	movge	r9, r2
 80106e4:	f1b9 0f00 	cmp.w	r9, #0
 80106e8:	dc35      	bgt.n	8010756 <_printf_float+0x3ae>
 80106ea:	f04f 0800 	mov.w	r8, #0
 80106ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80106f2:	f104 0a1a 	add.w	sl, r4, #26
 80106f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80106fa:	1a9b      	subs	r3, r3, r2
 80106fc:	eba3 0309 	sub.w	r3, r3, r9
 8010700:	4543      	cmp	r3, r8
 8010702:	f77f af79 	ble.w	80105f8 <_printf_float+0x250>
 8010706:	2301      	movs	r3, #1
 8010708:	4652      	mov	r2, sl
 801070a:	4631      	mov	r1, r6
 801070c:	4628      	mov	r0, r5
 801070e:	47b8      	blx	r7
 8010710:	3001      	adds	r0, #1
 8010712:	f43f aeaa 	beq.w	801046a <_printf_float+0xc2>
 8010716:	f108 0801 	add.w	r8, r8, #1
 801071a:	e7ec      	b.n	80106f6 <_printf_float+0x34e>
 801071c:	4613      	mov	r3, r2
 801071e:	4631      	mov	r1, r6
 8010720:	4642      	mov	r2, r8
 8010722:	4628      	mov	r0, r5
 8010724:	47b8      	blx	r7
 8010726:	3001      	adds	r0, #1
 8010728:	d1c0      	bne.n	80106ac <_printf_float+0x304>
 801072a:	e69e      	b.n	801046a <_printf_float+0xc2>
 801072c:	2301      	movs	r3, #1
 801072e:	4631      	mov	r1, r6
 8010730:	4628      	mov	r0, r5
 8010732:	9205      	str	r2, [sp, #20]
 8010734:	47b8      	blx	r7
 8010736:	3001      	adds	r0, #1
 8010738:	f43f ae97 	beq.w	801046a <_printf_float+0xc2>
 801073c:	9a05      	ldr	r2, [sp, #20]
 801073e:	f10b 0b01 	add.w	fp, fp, #1
 8010742:	e7b9      	b.n	80106b8 <_printf_float+0x310>
 8010744:	ee18 3a10 	vmov	r3, s16
 8010748:	4652      	mov	r2, sl
 801074a:	4631      	mov	r1, r6
 801074c:	4628      	mov	r0, r5
 801074e:	47b8      	blx	r7
 8010750:	3001      	adds	r0, #1
 8010752:	d1be      	bne.n	80106d2 <_printf_float+0x32a>
 8010754:	e689      	b.n	801046a <_printf_float+0xc2>
 8010756:	9a05      	ldr	r2, [sp, #20]
 8010758:	464b      	mov	r3, r9
 801075a:	4442      	add	r2, r8
 801075c:	4631      	mov	r1, r6
 801075e:	4628      	mov	r0, r5
 8010760:	47b8      	blx	r7
 8010762:	3001      	adds	r0, #1
 8010764:	d1c1      	bne.n	80106ea <_printf_float+0x342>
 8010766:	e680      	b.n	801046a <_printf_float+0xc2>
 8010768:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801076a:	2a01      	cmp	r2, #1
 801076c:	dc01      	bgt.n	8010772 <_printf_float+0x3ca>
 801076e:	07db      	lsls	r3, r3, #31
 8010770:	d538      	bpl.n	80107e4 <_printf_float+0x43c>
 8010772:	2301      	movs	r3, #1
 8010774:	4642      	mov	r2, r8
 8010776:	4631      	mov	r1, r6
 8010778:	4628      	mov	r0, r5
 801077a:	47b8      	blx	r7
 801077c:	3001      	adds	r0, #1
 801077e:	f43f ae74 	beq.w	801046a <_printf_float+0xc2>
 8010782:	ee18 3a10 	vmov	r3, s16
 8010786:	4652      	mov	r2, sl
 8010788:	4631      	mov	r1, r6
 801078a:	4628      	mov	r0, r5
 801078c:	47b8      	blx	r7
 801078e:	3001      	adds	r0, #1
 8010790:	f43f ae6b 	beq.w	801046a <_printf_float+0xc2>
 8010794:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010798:	2200      	movs	r2, #0
 801079a:	2300      	movs	r3, #0
 801079c:	f7f0 f994 	bl	8000ac8 <__aeabi_dcmpeq>
 80107a0:	b9d8      	cbnz	r0, 80107da <_printf_float+0x432>
 80107a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107a4:	f108 0201 	add.w	r2, r8, #1
 80107a8:	3b01      	subs	r3, #1
 80107aa:	4631      	mov	r1, r6
 80107ac:	4628      	mov	r0, r5
 80107ae:	47b8      	blx	r7
 80107b0:	3001      	adds	r0, #1
 80107b2:	d10e      	bne.n	80107d2 <_printf_float+0x42a>
 80107b4:	e659      	b.n	801046a <_printf_float+0xc2>
 80107b6:	2301      	movs	r3, #1
 80107b8:	4652      	mov	r2, sl
 80107ba:	4631      	mov	r1, r6
 80107bc:	4628      	mov	r0, r5
 80107be:	47b8      	blx	r7
 80107c0:	3001      	adds	r0, #1
 80107c2:	f43f ae52 	beq.w	801046a <_printf_float+0xc2>
 80107c6:	f108 0801 	add.w	r8, r8, #1
 80107ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107cc:	3b01      	subs	r3, #1
 80107ce:	4543      	cmp	r3, r8
 80107d0:	dcf1      	bgt.n	80107b6 <_printf_float+0x40e>
 80107d2:	464b      	mov	r3, r9
 80107d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80107d8:	e6dc      	b.n	8010594 <_printf_float+0x1ec>
 80107da:	f04f 0800 	mov.w	r8, #0
 80107de:	f104 0a1a 	add.w	sl, r4, #26
 80107e2:	e7f2      	b.n	80107ca <_printf_float+0x422>
 80107e4:	2301      	movs	r3, #1
 80107e6:	4642      	mov	r2, r8
 80107e8:	e7df      	b.n	80107aa <_printf_float+0x402>
 80107ea:	2301      	movs	r3, #1
 80107ec:	464a      	mov	r2, r9
 80107ee:	4631      	mov	r1, r6
 80107f0:	4628      	mov	r0, r5
 80107f2:	47b8      	blx	r7
 80107f4:	3001      	adds	r0, #1
 80107f6:	f43f ae38 	beq.w	801046a <_printf_float+0xc2>
 80107fa:	f108 0801 	add.w	r8, r8, #1
 80107fe:	68e3      	ldr	r3, [r4, #12]
 8010800:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010802:	1a5b      	subs	r3, r3, r1
 8010804:	4543      	cmp	r3, r8
 8010806:	dcf0      	bgt.n	80107ea <_printf_float+0x442>
 8010808:	e6fa      	b.n	8010600 <_printf_float+0x258>
 801080a:	f04f 0800 	mov.w	r8, #0
 801080e:	f104 0919 	add.w	r9, r4, #25
 8010812:	e7f4      	b.n	80107fe <_printf_float+0x456>

08010814 <_printf_common>:
 8010814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010818:	4616      	mov	r6, r2
 801081a:	4699      	mov	r9, r3
 801081c:	688a      	ldr	r2, [r1, #8]
 801081e:	690b      	ldr	r3, [r1, #16]
 8010820:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010824:	4293      	cmp	r3, r2
 8010826:	bfb8      	it	lt
 8010828:	4613      	movlt	r3, r2
 801082a:	6033      	str	r3, [r6, #0]
 801082c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010830:	4607      	mov	r7, r0
 8010832:	460c      	mov	r4, r1
 8010834:	b10a      	cbz	r2, 801083a <_printf_common+0x26>
 8010836:	3301      	adds	r3, #1
 8010838:	6033      	str	r3, [r6, #0]
 801083a:	6823      	ldr	r3, [r4, #0]
 801083c:	0699      	lsls	r1, r3, #26
 801083e:	bf42      	ittt	mi
 8010840:	6833      	ldrmi	r3, [r6, #0]
 8010842:	3302      	addmi	r3, #2
 8010844:	6033      	strmi	r3, [r6, #0]
 8010846:	6825      	ldr	r5, [r4, #0]
 8010848:	f015 0506 	ands.w	r5, r5, #6
 801084c:	d106      	bne.n	801085c <_printf_common+0x48>
 801084e:	f104 0a19 	add.w	sl, r4, #25
 8010852:	68e3      	ldr	r3, [r4, #12]
 8010854:	6832      	ldr	r2, [r6, #0]
 8010856:	1a9b      	subs	r3, r3, r2
 8010858:	42ab      	cmp	r3, r5
 801085a:	dc26      	bgt.n	80108aa <_printf_common+0x96>
 801085c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010860:	1e13      	subs	r3, r2, #0
 8010862:	6822      	ldr	r2, [r4, #0]
 8010864:	bf18      	it	ne
 8010866:	2301      	movne	r3, #1
 8010868:	0692      	lsls	r2, r2, #26
 801086a:	d42b      	bmi.n	80108c4 <_printf_common+0xb0>
 801086c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010870:	4649      	mov	r1, r9
 8010872:	4638      	mov	r0, r7
 8010874:	47c0      	blx	r8
 8010876:	3001      	adds	r0, #1
 8010878:	d01e      	beq.n	80108b8 <_printf_common+0xa4>
 801087a:	6823      	ldr	r3, [r4, #0]
 801087c:	68e5      	ldr	r5, [r4, #12]
 801087e:	6832      	ldr	r2, [r6, #0]
 8010880:	f003 0306 	and.w	r3, r3, #6
 8010884:	2b04      	cmp	r3, #4
 8010886:	bf08      	it	eq
 8010888:	1aad      	subeq	r5, r5, r2
 801088a:	68a3      	ldr	r3, [r4, #8]
 801088c:	6922      	ldr	r2, [r4, #16]
 801088e:	bf0c      	ite	eq
 8010890:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010894:	2500      	movne	r5, #0
 8010896:	4293      	cmp	r3, r2
 8010898:	bfc4      	itt	gt
 801089a:	1a9b      	subgt	r3, r3, r2
 801089c:	18ed      	addgt	r5, r5, r3
 801089e:	2600      	movs	r6, #0
 80108a0:	341a      	adds	r4, #26
 80108a2:	42b5      	cmp	r5, r6
 80108a4:	d11a      	bne.n	80108dc <_printf_common+0xc8>
 80108a6:	2000      	movs	r0, #0
 80108a8:	e008      	b.n	80108bc <_printf_common+0xa8>
 80108aa:	2301      	movs	r3, #1
 80108ac:	4652      	mov	r2, sl
 80108ae:	4649      	mov	r1, r9
 80108b0:	4638      	mov	r0, r7
 80108b2:	47c0      	blx	r8
 80108b4:	3001      	adds	r0, #1
 80108b6:	d103      	bne.n	80108c0 <_printf_common+0xac>
 80108b8:	f04f 30ff 	mov.w	r0, #4294967295
 80108bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108c0:	3501      	adds	r5, #1
 80108c2:	e7c6      	b.n	8010852 <_printf_common+0x3e>
 80108c4:	18e1      	adds	r1, r4, r3
 80108c6:	1c5a      	adds	r2, r3, #1
 80108c8:	2030      	movs	r0, #48	; 0x30
 80108ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80108ce:	4422      	add	r2, r4
 80108d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80108d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80108d8:	3302      	adds	r3, #2
 80108da:	e7c7      	b.n	801086c <_printf_common+0x58>
 80108dc:	2301      	movs	r3, #1
 80108de:	4622      	mov	r2, r4
 80108e0:	4649      	mov	r1, r9
 80108e2:	4638      	mov	r0, r7
 80108e4:	47c0      	blx	r8
 80108e6:	3001      	adds	r0, #1
 80108e8:	d0e6      	beq.n	80108b8 <_printf_common+0xa4>
 80108ea:	3601      	adds	r6, #1
 80108ec:	e7d9      	b.n	80108a2 <_printf_common+0x8e>
	...

080108f0 <_printf_i>:
 80108f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80108f4:	7e0f      	ldrb	r7, [r1, #24]
 80108f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80108f8:	2f78      	cmp	r7, #120	; 0x78
 80108fa:	4691      	mov	r9, r2
 80108fc:	4680      	mov	r8, r0
 80108fe:	460c      	mov	r4, r1
 8010900:	469a      	mov	sl, r3
 8010902:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010906:	d807      	bhi.n	8010918 <_printf_i+0x28>
 8010908:	2f62      	cmp	r7, #98	; 0x62
 801090a:	d80a      	bhi.n	8010922 <_printf_i+0x32>
 801090c:	2f00      	cmp	r7, #0
 801090e:	f000 80d8 	beq.w	8010ac2 <_printf_i+0x1d2>
 8010912:	2f58      	cmp	r7, #88	; 0x58
 8010914:	f000 80a3 	beq.w	8010a5e <_printf_i+0x16e>
 8010918:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801091c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010920:	e03a      	b.n	8010998 <_printf_i+0xa8>
 8010922:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010926:	2b15      	cmp	r3, #21
 8010928:	d8f6      	bhi.n	8010918 <_printf_i+0x28>
 801092a:	a101      	add	r1, pc, #4	; (adr r1, 8010930 <_printf_i+0x40>)
 801092c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010930:	08010989 	.word	0x08010989
 8010934:	0801099d 	.word	0x0801099d
 8010938:	08010919 	.word	0x08010919
 801093c:	08010919 	.word	0x08010919
 8010940:	08010919 	.word	0x08010919
 8010944:	08010919 	.word	0x08010919
 8010948:	0801099d 	.word	0x0801099d
 801094c:	08010919 	.word	0x08010919
 8010950:	08010919 	.word	0x08010919
 8010954:	08010919 	.word	0x08010919
 8010958:	08010919 	.word	0x08010919
 801095c:	08010aa9 	.word	0x08010aa9
 8010960:	080109cd 	.word	0x080109cd
 8010964:	08010a8b 	.word	0x08010a8b
 8010968:	08010919 	.word	0x08010919
 801096c:	08010919 	.word	0x08010919
 8010970:	08010acb 	.word	0x08010acb
 8010974:	08010919 	.word	0x08010919
 8010978:	080109cd 	.word	0x080109cd
 801097c:	08010919 	.word	0x08010919
 8010980:	08010919 	.word	0x08010919
 8010984:	08010a93 	.word	0x08010a93
 8010988:	682b      	ldr	r3, [r5, #0]
 801098a:	1d1a      	adds	r2, r3, #4
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	602a      	str	r2, [r5, #0]
 8010990:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010994:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010998:	2301      	movs	r3, #1
 801099a:	e0a3      	b.n	8010ae4 <_printf_i+0x1f4>
 801099c:	6820      	ldr	r0, [r4, #0]
 801099e:	6829      	ldr	r1, [r5, #0]
 80109a0:	0606      	lsls	r6, r0, #24
 80109a2:	f101 0304 	add.w	r3, r1, #4
 80109a6:	d50a      	bpl.n	80109be <_printf_i+0xce>
 80109a8:	680e      	ldr	r6, [r1, #0]
 80109aa:	602b      	str	r3, [r5, #0]
 80109ac:	2e00      	cmp	r6, #0
 80109ae:	da03      	bge.n	80109b8 <_printf_i+0xc8>
 80109b0:	232d      	movs	r3, #45	; 0x2d
 80109b2:	4276      	negs	r6, r6
 80109b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80109b8:	485e      	ldr	r0, [pc, #376]	; (8010b34 <_printf_i+0x244>)
 80109ba:	230a      	movs	r3, #10
 80109bc:	e019      	b.n	80109f2 <_printf_i+0x102>
 80109be:	680e      	ldr	r6, [r1, #0]
 80109c0:	602b      	str	r3, [r5, #0]
 80109c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80109c6:	bf18      	it	ne
 80109c8:	b236      	sxthne	r6, r6
 80109ca:	e7ef      	b.n	80109ac <_printf_i+0xbc>
 80109cc:	682b      	ldr	r3, [r5, #0]
 80109ce:	6820      	ldr	r0, [r4, #0]
 80109d0:	1d19      	adds	r1, r3, #4
 80109d2:	6029      	str	r1, [r5, #0]
 80109d4:	0601      	lsls	r1, r0, #24
 80109d6:	d501      	bpl.n	80109dc <_printf_i+0xec>
 80109d8:	681e      	ldr	r6, [r3, #0]
 80109da:	e002      	b.n	80109e2 <_printf_i+0xf2>
 80109dc:	0646      	lsls	r6, r0, #25
 80109de:	d5fb      	bpl.n	80109d8 <_printf_i+0xe8>
 80109e0:	881e      	ldrh	r6, [r3, #0]
 80109e2:	4854      	ldr	r0, [pc, #336]	; (8010b34 <_printf_i+0x244>)
 80109e4:	2f6f      	cmp	r7, #111	; 0x6f
 80109e6:	bf0c      	ite	eq
 80109e8:	2308      	moveq	r3, #8
 80109ea:	230a      	movne	r3, #10
 80109ec:	2100      	movs	r1, #0
 80109ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80109f2:	6865      	ldr	r5, [r4, #4]
 80109f4:	60a5      	str	r5, [r4, #8]
 80109f6:	2d00      	cmp	r5, #0
 80109f8:	bfa2      	ittt	ge
 80109fa:	6821      	ldrge	r1, [r4, #0]
 80109fc:	f021 0104 	bicge.w	r1, r1, #4
 8010a00:	6021      	strge	r1, [r4, #0]
 8010a02:	b90e      	cbnz	r6, 8010a08 <_printf_i+0x118>
 8010a04:	2d00      	cmp	r5, #0
 8010a06:	d04d      	beq.n	8010aa4 <_printf_i+0x1b4>
 8010a08:	4615      	mov	r5, r2
 8010a0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8010a0e:	fb03 6711 	mls	r7, r3, r1, r6
 8010a12:	5dc7      	ldrb	r7, [r0, r7]
 8010a14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010a18:	4637      	mov	r7, r6
 8010a1a:	42bb      	cmp	r3, r7
 8010a1c:	460e      	mov	r6, r1
 8010a1e:	d9f4      	bls.n	8010a0a <_printf_i+0x11a>
 8010a20:	2b08      	cmp	r3, #8
 8010a22:	d10b      	bne.n	8010a3c <_printf_i+0x14c>
 8010a24:	6823      	ldr	r3, [r4, #0]
 8010a26:	07de      	lsls	r6, r3, #31
 8010a28:	d508      	bpl.n	8010a3c <_printf_i+0x14c>
 8010a2a:	6923      	ldr	r3, [r4, #16]
 8010a2c:	6861      	ldr	r1, [r4, #4]
 8010a2e:	4299      	cmp	r1, r3
 8010a30:	bfde      	ittt	le
 8010a32:	2330      	movle	r3, #48	; 0x30
 8010a34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010a38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010a3c:	1b52      	subs	r2, r2, r5
 8010a3e:	6122      	str	r2, [r4, #16]
 8010a40:	f8cd a000 	str.w	sl, [sp]
 8010a44:	464b      	mov	r3, r9
 8010a46:	aa03      	add	r2, sp, #12
 8010a48:	4621      	mov	r1, r4
 8010a4a:	4640      	mov	r0, r8
 8010a4c:	f7ff fee2 	bl	8010814 <_printf_common>
 8010a50:	3001      	adds	r0, #1
 8010a52:	d14c      	bne.n	8010aee <_printf_i+0x1fe>
 8010a54:	f04f 30ff 	mov.w	r0, #4294967295
 8010a58:	b004      	add	sp, #16
 8010a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a5e:	4835      	ldr	r0, [pc, #212]	; (8010b34 <_printf_i+0x244>)
 8010a60:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010a64:	6829      	ldr	r1, [r5, #0]
 8010a66:	6823      	ldr	r3, [r4, #0]
 8010a68:	f851 6b04 	ldr.w	r6, [r1], #4
 8010a6c:	6029      	str	r1, [r5, #0]
 8010a6e:	061d      	lsls	r5, r3, #24
 8010a70:	d514      	bpl.n	8010a9c <_printf_i+0x1ac>
 8010a72:	07df      	lsls	r7, r3, #31
 8010a74:	bf44      	itt	mi
 8010a76:	f043 0320 	orrmi.w	r3, r3, #32
 8010a7a:	6023      	strmi	r3, [r4, #0]
 8010a7c:	b91e      	cbnz	r6, 8010a86 <_printf_i+0x196>
 8010a7e:	6823      	ldr	r3, [r4, #0]
 8010a80:	f023 0320 	bic.w	r3, r3, #32
 8010a84:	6023      	str	r3, [r4, #0]
 8010a86:	2310      	movs	r3, #16
 8010a88:	e7b0      	b.n	80109ec <_printf_i+0xfc>
 8010a8a:	6823      	ldr	r3, [r4, #0]
 8010a8c:	f043 0320 	orr.w	r3, r3, #32
 8010a90:	6023      	str	r3, [r4, #0]
 8010a92:	2378      	movs	r3, #120	; 0x78
 8010a94:	4828      	ldr	r0, [pc, #160]	; (8010b38 <_printf_i+0x248>)
 8010a96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010a9a:	e7e3      	b.n	8010a64 <_printf_i+0x174>
 8010a9c:	0659      	lsls	r1, r3, #25
 8010a9e:	bf48      	it	mi
 8010aa0:	b2b6      	uxthmi	r6, r6
 8010aa2:	e7e6      	b.n	8010a72 <_printf_i+0x182>
 8010aa4:	4615      	mov	r5, r2
 8010aa6:	e7bb      	b.n	8010a20 <_printf_i+0x130>
 8010aa8:	682b      	ldr	r3, [r5, #0]
 8010aaa:	6826      	ldr	r6, [r4, #0]
 8010aac:	6961      	ldr	r1, [r4, #20]
 8010aae:	1d18      	adds	r0, r3, #4
 8010ab0:	6028      	str	r0, [r5, #0]
 8010ab2:	0635      	lsls	r5, r6, #24
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	d501      	bpl.n	8010abc <_printf_i+0x1cc>
 8010ab8:	6019      	str	r1, [r3, #0]
 8010aba:	e002      	b.n	8010ac2 <_printf_i+0x1d2>
 8010abc:	0670      	lsls	r0, r6, #25
 8010abe:	d5fb      	bpl.n	8010ab8 <_printf_i+0x1c8>
 8010ac0:	8019      	strh	r1, [r3, #0]
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	6123      	str	r3, [r4, #16]
 8010ac6:	4615      	mov	r5, r2
 8010ac8:	e7ba      	b.n	8010a40 <_printf_i+0x150>
 8010aca:	682b      	ldr	r3, [r5, #0]
 8010acc:	1d1a      	adds	r2, r3, #4
 8010ace:	602a      	str	r2, [r5, #0]
 8010ad0:	681d      	ldr	r5, [r3, #0]
 8010ad2:	6862      	ldr	r2, [r4, #4]
 8010ad4:	2100      	movs	r1, #0
 8010ad6:	4628      	mov	r0, r5
 8010ad8:	f7ef fb82 	bl	80001e0 <memchr>
 8010adc:	b108      	cbz	r0, 8010ae2 <_printf_i+0x1f2>
 8010ade:	1b40      	subs	r0, r0, r5
 8010ae0:	6060      	str	r0, [r4, #4]
 8010ae2:	6863      	ldr	r3, [r4, #4]
 8010ae4:	6123      	str	r3, [r4, #16]
 8010ae6:	2300      	movs	r3, #0
 8010ae8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010aec:	e7a8      	b.n	8010a40 <_printf_i+0x150>
 8010aee:	6923      	ldr	r3, [r4, #16]
 8010af0:	462a      	mov	r2, r5
 8010af2:	4649      	mov	r1, r9
 8010af4:	4640      	mov	r0, r8
 8010af6:	47d0      	blx	sl
 8010af8:	3001      	adds	r0, #1
 8010afa:	d0ab      	beq.n	8010a54 <_printf_i+0x164>
 8010afc:	6823      	ldr	r3, [r4, #0]
 8010afe:	079b      	lsls	r3, r3, #30
 8010b00:	d413      	bmi.n	8010b2a <_printf_i+0x23a>
 8010b02:	68e0      	ldr	r0, [r4, #12]
 8010b04:	9b03      	ldr	r3, [sp, #12]
 8010b06:	4298      	cmp	r0, r3
 8010b08:	bfb8      	it	lt
 8010b0a:	4618      	movlt	r0, r3
 8010b0c:	e7a4      	b.n	8010a58 <_printf_i+0x168>
 8010b0e:	2301      	movs	r3, #1
 8010b10:	4632      	mov	r2, r6
 8010b12:	4649      	mov	r1, r9
 8010b14:	4640      	mov	r0, r8
 8010b16:	47d0      	blx	sl
 8010b18:	3001      	adds	r0, #1
 8010b1a:	d09b      	beq.n	8010a54 <_printf_i+0x164>
 8010b1c:	3501      	adds	r5, #1
 8010b1e:	68e3      	ldr	r3, [r4, #12]
 8010b20:	9903      	ldr	r1, [sp, #12]
 8010b22:	1a5b      	subs	r3, r3, r1
 8010b24:	42ab      	cmp	r3, r5
 8010b26:	dcf2      	bgt.n	8010b0e <_printf_i+0x21e>
 8010b28:	e7eb      	b.n	8010b02 <_printf_i+0x212>
 8010b2a:	2500      	movs	r5, #0
 8010b2c:	f104 0619 	add.w	r6, r4, #25
 8010b30:	e7f5      	b.n	8010b1e <_printf_i+0x22e>
 8010b32:	bf00      	nop
 8010b34:	080154aa 	.word	0x080154aa
 8010b38:	080154bb 	.word	0x080154bb

08010b3c <iprintf>:
 8010b3c:	b40f      	push	{r0, r1, r2, r3}
 8010b3e:	4b0a      	ldr	r3, [pc, #40]	; (8010b68 <iprintf+0x2c>)
 8010b40:	b513      	push	{r0, r1, r4, lr}
 8010b42:	681c      	ldr	r4, [r3, #0]
 8010b44:	b124      	cbz	r4, 8010b50 <iprintf+0x14>
 8010b46:	69a3      	ldr	r3, [r4, #24]
 8010b48:	b913      	cbnz	r3, 8010b50 <iprintf+0x14>
 8010b4a:	4620      	mov	r0, r4
 8010b4c:	f7ff fa1c 	bl	800ff88 <__sinit>
 8010b50:	ab05      	add	r3, sp, #20
 8010b52:	9a04      	ldr	r2, [sp, #16]
 8010b54:	68a1      	ldr	r1, [r4, #8]
 8010b56:	9301      	str	r3, [sp, #4]
 8010b58:	4620      	mov	r0, r4
 8010b5a:	f001 fe11 	bl	8012780 <_vfiprintf_r>
 8010b5e:	b002      	add	sp, #8
 8010b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b64:	b004      	add	sp, #16
 8010b66:	4770      	bx	lr
 8010b68:	200000a0 	.word	0x200000a0

08010b6c <putchar>:
 8010b6c:	4b09      	ldr	r3, [pc, #36]	; (8010b94 <putchar+0x28>)
 8010b6e:	b513      	push	{r0, r1, r4, lr}
 8010b70:	681c      	ldr	r4, [r3, #0]
 8010b72:	4601      	mov	r1, r0
 8010b74:	b134      	cbz	r4, 8010b84 <putchar+0x18>
 8010b76:	69a3      	ldr	r3, [r4, #24]
 8010b78:	b923      	cbnz	r3, 8010b84 <putchar+0x18>
 8010b7a:	9001      	str	r0, [sp, #4]
 8010b7c:	4620      	mov	r0, r4
 8010b7e:	f7ff fa03 	bl	800ff88 <__sinit>
 8010b82:	9901      	ldr	r1, [sp, #4]
 8010b84:	68a2      	ldr	r2, [r4, #8]
 8010b86:	4620      	mov	r0, r4
 8010b88:	b002      	add	sp, #8
 8010b8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b8e:	f001 bf27 	b.w	80129e0 <_putc_r>
 8010b92:	bf00      	nop
 8010b94:	200000a0 	.word	0x200000a0

08010b98 <_puts_r>:
 8010b98:	b570      	push	{r4, r5, r6, lr}
 8010b9a:	460e      	mov	r6, r1
 8010b9c:	4605      	mov	r5, r0
 8010b9e:	b118      	cbz	r0, 8010ba8 <_puts_r+0x10>
 8010ba0:	6983      	ldr	r3, [r0, #24]
 8010ba2:	b90b      	cbnz	r3, 8010ba8 <_puts_r+0x10>
 8010ba4:	f7ff f9f0 	bl	800ff88 <__sinit>
 8010ba8:	69ab      	ldr	r3, [r5, #24]
 8010baa:	68ac      	ldr	r4, [r5, #8]
 8010bac:	b913      	cbnz	r3, 8010bb4 <_puts_r+0x1c>
 8010bae:	4628      	mov	r0, r5
 8010bb0:	f7ff f9ea 	bl	800ff88 <__sinit>
 8010bb4:	4b2c      	ldr	r3, [pc, #176]	; (8010c68 <_puts_r+0xd0>)
 8010bb6:	429c      	cmp	r4, r3
 8010bb8:	d120      	bne.n	8010bfc <_puts_r+0x64>
 8010bba:	686c      	ldr	r4, [r5, #4]
 8010bbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010bbe:	07db      	lsls	r3, r3, #31
 8010bc0:	d405      	bmi.n	8010bce <_puts_r+0x36>
 8010bc2:	89a3      	ldrh	r3, [r4, #12]
 8010bc4:	0598      	lsls	r0, r3, #22
 8010bc6:	d402      	bmi.n	8010bce <_puts_r+0x36>
 8010bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010bca:	f7ff faa0 	bl	801010e <__retarget_lock_acquire_recursive>
 8010bce:	89a3      	ldrh	r3, [r4, #12]
 8010bd0:	0719      	lsls	r1, r3, #28
 8010bd2:	d51d      	bpl.n	8010c10 <_puts_r+0x78>
 8010bd4:	6923      	ldr	r3, [r4, #16]
 8010bd6:	b1db      	cbz	r3, 8010c10 <_puts_r+0x78>
 8010bd8:	3e01      	subs	r6, #1
 8010bda:	68a3      	ldr	r3, [r4, #8]
 8010bdc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010be0:	3b01      	subs	r3, #1
 8010be2:	60a3      	str	r3, [r4, #8]
 8010be4:	bb39      	cbnz	r1, 8010c36 <_puts_r+0x9e>
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	da38      	bge.n	8010c5c <_puts_r+0xc4>
 8010bea:	4622      	mov	r2, r4
 8010bec:	210a      	movs	r1, #10
 8010bee:	4628      	mov	r0, r5
 8010bf0:	f000 f906 	bl	8010e00 <__swbuf_r>
 8010bf4:	3001      	adds	r0, #1
 8010bf6:	d011      	beq.n	8010c1c <_puts_r+0x84>
 8010bf8:	250a      	movs	r5, #10
 8010bfa:	e011      	b.n	8010c20 <_puts_r+0x88>
 8010bfc:	4b1b      	ldr	r3, [pc, #108]	; (8010c6c <_puts_r+0xd4>)
 8010bfe:	429c      	cmp	r4, r3
 8010c00:	d101      	bne.n	8010c06 <_puts_r+0x6e>
 8010c02:	68ac      	ldr	r4, [r5, #8]
 8010c04:	e7da      	b.n	8010bbc <_puts_r+0x24>
 8010c06:	4b1a      	ldr	r3, [pc, #104]	; (8010c70 <_puts_r+0xd8>)
 8010c08:	429c      	cmp	r4, r3
 8010c0a:	bf08      	it	eq
 8010c0c:	68ec      	ldreq	r4, [r5, #12]
 8010c0e:	e7d5      	b.n	8010bbc <_puts_r+0x24>
 8010c10:	4621      	mov	r1, r4
 8010c12:	4628      	mov	r0, r5
 8010c14:	f000 f958 	bl	8010ec8 <__swsetup_r>
 8010c18:	2800      	cmp	r0, #0
 8010c1a:	d0dd      	beq.n	8010bd8 <_puts_r+0x40>
 8010c1c:	f04f 35ff 	mov.w	r5, #4294967295
 8010c20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010c22:	07da      	lsls	r2, r3, #31
 8010c24:	d405      	bmi.n	8010c32 <_puts_r+0x9a>
 8010c26:	89a3      	ldrh	r3, [r4, #12]
 8010c28:	059b      	lsls	r3, r3, #22
 8010c2a:	d402      	bmi.n	8010c32 <_puts_r+0x9a>
 8010c2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010c2e:	f7ff fa6f 	bl	8010110 <__retarget_lock_release_recursive>
 8010c32:	4628      	mov	r0, r5
 8010c34:	bd70      	pop	{r4, r5, r6, pc}
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	da04      	bge.n	8010c44 <_puts_r+0xac>
 8010c3a:	69a2      	ldr	r2, [r4, #24]
 8010c3c:	429a      	cmp	r2, r3
 8010c3e:	dc06      	bgt.n	8010c4e <_puts_r+0xb6>
 8010c40:	290a      	cmp	r1, #10
 8010c42:	d004      	beq.n	8010c4e <_puts_r+0xb6>
 8010c44:	6823      	ldr	r3, [r4, #0]
 8010c46:	1c5a      	adds	r2, r3, #1
 8010c48:	6022      	str	r2, [r4, #0]
 8010c4a:	7019      	strb	r1, [r3, #0]
 8010c4c:	e7c5      	b.n	8010bda <_puts_r+0x42>
 8010c4e:	4622      	mov	r2, r4
 8010c50:	4628      	mov	r0, r5
 8010c52:	f000 f8d5 	bl	8010e00 <__swbuf_r>
 8010c56:	3001      	adds	r0, #1
 8010c58:	d1bf      	bne.n	8010bda <_puts_r+0x42>
 8010c5a:	e7df      	b.n	8010c1c <_puts_r+0x84>
 8010c5c:	6823      	ldr	r3, [r4, #0]
 8010c5e:	250a      	movs	r5, #10
 8010c60:	1c5a      	adds	r2, r3, #1
 8010c62:	6022      	str	r2, [r4, #0]
 8010c64:	701d      	strb	r5, [r3, #0]
 8010c66:	e7db      	b.n	8010c20 <_puts_r+0x88>
 8010c68:	08015454 	.word	0x08015454
 8010c6c:	08015474 	.word	0x08015474
 8010c70:	08015434 	.word	0x08015434

08010c74 <puts>:
 8010c74:	4b02      	ldr	r3, [pc, #8]	; (8010c80 <puts+0xc>)
 8010c76:	4601      	mov	r1, r0
 8010c78:	6818      	ldr	r0, [r3, #0]
 8010c7a:	f7ff bf8d 	b.w	8010b98 <_puts_r>
 8010c7e:	bf00      	nop
 8010c80:	200000a0 	.word	0x200000a0

08010c84 <cleanup_glue>:
 8010c84:	b538      	push	{r3, r4, r5, lr}
 8010c86:	460c      	mov	r4, r1
 8010c88:	6809      	ldr	r1, [r1, #0]
 8010c8a:	4605      	mov	r5, r0
 8010c8c:	b109      	cbz	r1, 8010c92 <cleanup_glue+0xe>
 8010c8e:	f7ff fff9 	bl	8010c84 <cleanup_glue>
 8010c92:	4621      	mov	r1, r4
 8010c94:	4628      	mov	r0, r5
 8010c96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010c9a:	f001 bcfb 	b.w	8012694 <_free_r>
	...

08010ca0 <_reclaim_reent>:
 8010ca0:	4b2c      	ldr	r3, [pc, #176]	; (8010d54 <_reclaim_reent+0xb4>)
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	4283      	cmp	r3, r0
 8010ca6:	b570      	push	{r4, r5, r6, lr}
 8010ca8:	4604      	mov	r4, r0
 8010caa:	d051      	beq.n	8010d50 <_reclaim_reent+0xb0>
 8010cac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010cae:	b143      	cbz	r3, 8010cc2 <_reclaim_reent+0x22>
 8010cb0:	68db      	ldr	r3, [r3, #12]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d14a      	bne.n	8010d4c <_reclaim_reent+0xac>
 8010cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010cb8:	6819      	ldr	r1, [r3, #0]
 8010cba:	b111      	cbz	r1, 8010cc2 <_reclaim_reent+0x22>
 8010cbc:	4620      	mov	r0, r4
 8010cbe:	f001 fce9 	bl	8012694 <_free_r>
 8010cc2:	6961      	ldr	r1, [r4, #20]
 8010cc4:	b111      	cbz	r1, 8010ccc <_reclaim_reent+0x2c>
 8010cc6:	4620      	mov	r0, r4
 8010cc8:	f001 fce4 	bl	8012694 <_free_r>
 8010ccc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010cce:	b111      	cbz	r1, 8010cd6 <_reclaim_reent+0x36>
 8010cd0:	4620      	mov	r0, r4
 8010cd2:	f001 fcdf 	bl	8012694 <_free_r>
 8010cd6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8010cd8:	b111      	cbz	r1, 8010ce0 <_reclaim_reent+0x40>
 8010cda:	4620      	mov	r0, r4
 8010cdc:	f001 fcda 	bl	8012694 <_free_r>
 8010ce0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8010ce2:	b111      	cbz	r1, 8010cea <_reclaim_reent+0x4a>
 8010ce4:	4620      	mov	r0, r4
 8010ce6:	f001 fcd5 	bl	8012694 <_free_r>
 8010cea:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8010cec:	b111      	cbz	r1, 8010cf4 <_reclaim_reent+0x54>
 8010cee:	4620      	mov	r0, r4
 8010cf0:	f001 fcd0 	bl	8012694 <_free_r>
 8010cf4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8010cf6:	b111      	cbz	r1, 8010cfe <_reclaim_reent+0x5e>
 8010cf8:	4620      	mov	r0, r4
 8010cfa:	f001 fccb 	bl	8012694 <_free_r>
 8010cfe:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8010d00:	b111      	cbz	r1, 8010d08 <_reclaim_reent+0x68>
 8010d02:	4620      	mov	r0, r4
 8010d04:	f001 fcc6 	bl	8012694 <_free_r>
 8010d08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d0a:	b111      	cbz	r1, 8010d12 <_reclaim_reent+0x72>
 8010d0c:	4620      	mov	r0, r4
 8010d0e:	f001 fcc1 	bl	8012694 <_free_r>
 8010d12:	69a3      	ldr	r3, [r4, #24]
 8010d14:	b1e3      	cbz	r3, 8010d50 <_reclaim_reent+0xb0>
 8010d16:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8010d18:	4620      	mov	r0, r4
 8010d1a:	4798      	blx	r3
 8010d1c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8010d1e:	b1b9      	cbz	r1, 8010d50 <_reclaim_reent+0xb0>
 8010d20:	4620      	mov	r0, r4
 8010d22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010d26:	f7ff bfad 	b.w	8010c84 <cleanup_glue>
 8010d2a:	5949      	ldr	r1, [r1, r5]
 8010d2c:	b941      	cbnz	r1, 8010d40 <_reclaim_reent+0xa0>
 8010d2e:	3504      	adds	r5, #4
 8010d30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d32:	2d80      	cmp	r5, #128	; 0x80
 8010d34:	68d9      	ldr	r1, [r3, #12]
 8010d36:	d1f8      	bne.n	8010d2a <_reclaim_reent+0x8a>
 8010d38:	4620      	mov	r0, r4
 8010d3a:	f001 fcab 	bl	8012694 <_free_r>
 8010d3e:	e7ba      	b.n	8010cb6 <_reclaim_reent+0x16>
 8010d40:	680e      	ldr	r6, [r1, #0]
 8010d42:	4620      	mov	r0, r4
 8010d44:	f001 fca6 	bl	8012694 <_free_r>
 8010d48:	4631      	mov	r1, r6
 8010d4a:	e7ef      	b.n	8010d2c <_reclaim_reent+0x8c>
 8010d4c:	2500      	movs	r5, #0
 8010d4e:	e7ef      	b.n	8010d30 <_reclaim_reent+0x90>
 8010d50:	bd70      	pop	{r4, r5, r6, pc}
 8010d52:	bf00      	nop
 8010d54:	200000a0 	.word	0x200000a0

08010d58 <_sbrk_r>:
 8010d58:	b538      	push	{r3, r4, r5, lr}
 8010d5a:	4d06      	ldr	r5, [pc, #24]	; (8010d74 <_sbrk_r+0x1c>)
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	4604      	mov	r4, r0
 8010d60:	4608      	mov	r0, r1
 8010d62:	602b      	str	r3, [r5, #0]
 8010d64:	f7f5 f81e 	bl	8005da4 <_sbrk>
 8010d68:	1c43      	adds	r3, r0, #1
 8010d6a:	d102      	bne.n	8010d72 <_sbrk_r+0x1a>
 8010d6c:	682b      	ldr	r3, [r5, #0]
 8010d6e:	b103      	cbz	r3, 8010d72 <_sbrk_r+0x1a>
 8010d70:	6023      	str	r3, [r4, #0]
 8010d72:	bd38      	pop	{r3, r4, r5, pc}
 8010d74:	20005b68 	.word	0x20005b68

08010d78 <__sread>:
 8010d78:	b510      	push	{r4, lr}
 8010d7a:	460c      	mov	r4, r1
 8010d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d80:	f001 fe76 	bl	8012a70 <_read_r>
 8010d84:	2800      	cmp	r0, #0
 8010d86:	bfab      	itete	ge
 8010d88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010d8a:	89a3      	ldrhlt	r3, [r4, #12]
 8010d8c:	181b      	addge	r3, r3, r0
 8010d8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010d92:	bfac      	ite	ge
 8010d94:	6563      	strge	r3, [r4, #84]	; 0x54
 8010d96:	81a3      	strhlt	r3, [r4, #12]
 8010d98:	bd10      	pop	{r4, pc}

08010d9a <__swrite>:
 8010d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d9e:	461f      	mov	r7, r3
 8010da0:	898b      	ldrh	r3, [r1, #12]
 8010da2:	05db      	lsls	r3, r3, #23
 8010da4:	4605      	mov	r5, r0
 8010da6:	460c      	mov	r4, r1
 8010da8:	4616      	mov	r6, r2
 8010daa:	d505      	bpl.n	8010db8 <__swrite+0x1e>
 8010dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010db0:	2302      	movs	r3, #2
 8010db2:	2200      	movs	r2, #0
 8010db4:	f001 f848 	bl	8011e48 <_lseek_r>
 8010db8:	89a3      	ldrh	r3, [r4, #12]
 8010dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010dbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010dc2:	81a3      	strh	r3, [r4, #12]
 8010dc4:	4632      	mov	r2, r6
 8010dc6:	463b      	mov	r3, r7
 8010dc8:	4628      	mov	r0, r5
 8010dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010dce:	f000 b869 	b.w	8010ea4 <_write_r>

08010dd2 <__sseek>:
 8010dd2:	b510      	push	{r4, lr}
 8010dd4:	460c      	mov	r4, r1
 8010dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dda:	f001 f835 	bl	8011e48 <_lseek_r>
 8010dde:	1c43      	adds	r3, r0, #1
 8010de0:	89a3      	ldrh	r3, [r4, #12]
 8010de2:	bf15      	itete	ne
 8010de4:	6560      	strne	r0, [r4, #84]	; 0x54
 8010de6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010dea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010dee:	81a3      	strheq	r3, [r4, #12]
 8010df0:	bf18      	it	ne
 8010df2:	81a3      	strhne	r3, [r4, #12]
 8010df4:	bd10      	pop	{r4, pc}

08010df6 <__sclose>:
 8010df6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dfa:	f000 b8d3 	b.w	8010fa4 <_close_r>
	...

08010e00 <__swbuf_r>:
 8010e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e02:	460e      	mov	r6, r1
 8010e04:	4614      	mov	r4, r2
 8010e06:	4605      	mov	r5, r0
 8010e08:	b118      	cbz	r0, 8010e12 <__swbuf_r+0x12>
 8010e0a:	6983      	ldr	r3, [r0, #24]
 8010e0c:	b90b      	cbnz	r3, 8010e12 <__swbuf_r+0x12>
 8010e0e:	f7ff f8bb 	bl	800ff88 <__sinit>
 8010e12:	4b21      	ldr	r3, [pc, #132]	; (8010e98 <__swbuf_r+0x98>)
 8010e14:	429c      	cmp	r4, r3
 8010e16:	d12b      	bne.n	8010e70 <__swbuf_r+0x70>
 8010e18:	686c      	ldr	r4, [r5, #4]
 8010e1a:	69a3      	ldr	r3, [r4, #24]
 8010e1c:	60a3      	str	r3, [r4, #8]
 8010e1e:	89a3      	ldrh	r3, [r4, #12]
 8010e20:	071a      	lsls	r2, r3, #28
 8010e22:	d52f      	bpl.n	8010e84 <__swbuf_r+0x84>
 8010e24:	6923      	ldr	r3, [r4, #16]
 8010e26:	b36b      	cbz	r3, 8010e84 <__swbuf_r+0x84>
 8010e28:	6923      	ldr	r3, [r4, #16]
 8010e2a:	6820      	ldr	r0, [r4, #0]
 8010e2c:	1ac0      	subs	r0, r0, r3
 8010e2e:	6963      	ldr	r3, [r4, #20]
 8010e30:	b2f6      	uxtb	r6, r6
 8010e32:	4283      	cmp	r3, r0
 8010e34:	4637      	mov	r7, r6
 8010e36:	dc04      	bgt.n	8010e42 <__swbuf_r+0x42>
 8010e38:	4621      	mov	r1, r4
 8010e3a:	4628      	mov	r0, r5
 8010e3c:	f000 ffc4 	bl	8011dc8 <_fflush_r>
 8010e40:	bb30      	cbnz	r0, 8010e90 <__swbuf_r+0x90>
 8010e42:	68a3      	ldr	r3, [r4, #8]
 8010e44:	3b01      	subs	r3, #1
 8010e46:	60a3      	str	r3, [r4, #8]
 8010e48:	6823      	ldr	r3, [r4, #0]
 8010e4a:	1c5a      	adds	r2, r3, #1
 8010e4c:	6022      	str	r2, [r4, #0]
 8010e4e:	701e      	strb	r6, [r3, #0]
 8010e50:	6963      	ldr	r3, [r4, #20]
 8010e52:	3001      	adds	r0, #1
 8010e54:	4283      	cmp	r3, r0
 8010e56:	d004      	beq.n	8010e62 <__swbuf_r+0x62>
 8010e58:	89a3      	ldrh	r3, [r4, #12]
 8010e5a:	07db      	lsls	r3, r3, #31
 8010e5c:	d506      	bpl.n	8010e6c <__swbuf_r+0x6c>
 8010e5e:	2e0a      	cmp	r6, #10
 8010e60:	d104      	bne.n	8010e6c <__swbuf_r+0x6c>
 8010e62:	4621      	mov	r1, r4
 8010e64:	4628      	mov	r0, r5
 8010e66:	f000 ffaf 	bl	8011dc8 <_fflush_r>
 8010e6a:	b988      	cbnz	r0, 8010e90 <__swbuf_r+0x90>
 8010e6c:	4638      	mov	r0, r7
 8010e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e70:	4b0a      	ldr	r3, [pc, #40]	; (8010e9c <__swbuf_r+0x9c>)
 8010e72:	429c      	cmp	r4, r3
 8010e74:	d101      	bne.n	8010e7a <__swbuf_r+0x7a>
 8010e76:	68ac      	ldr	r4, [r5, #8]
 8010e78:	e7cf      	b.n	8010e1a <__swbuf_r+0x1a>
 8010e7a:	4b09      	ldr	r3, [pc, #36]	; (8010ea0 <__swbuf_r+0xa0>)
 8010e7c:	429c      	cmp	r4, r3
 8010e7e:	bf08      	it	eq
 8010e80:	68ec      	ldreq	r4, [r5, #12]
 8010e82:	e7ca      	b.n	8010e1a <__swbuf_r+0x1a>
 8010e84:	4621      	mov	r1, r4
 8010e86:	4628      	mov	r0, r5
 8010e88:	f000 f81e 	bl	8010ec8 <__swsetup_r>
 8010e8c:	2800      	cmp	r0, #0
 8010e8e:	d0cb      	beq.n	8010e28 <__swbuf_r+0x28>
 8010e90:	f04f 37ff 	mov.w	r7, #4294967295
 8010e94:	e7ea      	b.n	8010e6c <__swbuf_r+0x6c>
 8010e96:	bf00      	nop
 8010e98:	08015454 	.word	0x08015454
 8010e9c:	08015474 	.word	0x08015474
 8010ea0:	08015434 	.word	0x08015434

08010ea4 <_write_r>:
 8010ea4:	b538      	push	{r3, r4, r5, lr}
 8010ea6:	4d07      	ldr	r5, [pc, #28]	; (8010ec4 <_write_r+0x20>)
 8010ea8:	4604      	mov	r4, r0
 8010eaa:	4608      	mov	r0, r1
 8010eac:	4611      	mov	r1, r2
 8010eae:	2200      	movs	r2, #0
 8010eb0:	602a      	str	r2, [r5, #0]
 8010eb2:	461a      	mov	r2, r3
 8010eb4:	f7f4 fbb1 	bl	800561a <_write>
 8010eb8:	1c43      	adds	r3, r0, #1
 8010eba:	d102      	bne.n	8010ec2 <_write_r+0x1e>
 8010ebc:	682b      	ldr	r3, [r5, #0]
 8010ebe:	b103      	cbz	r3, 8010ec2 <_write_r+0x1e>
 8010ec0:	6023      	str	r3, [r4, #0]
 8010ec2:	bd38      	pop	{r3, r4, r5, pc}
 8010ec4:	20005b68 	.word	0x20005b68

08010ec8 <__swsetup_r>:
 8010ec8:	4b32      	ldr	r3, [pc, #200]	; (8010f94 <__swsetup_r+0xcc>)
 8010eca:	b570      	push	{r4, r5, r6, lr}
 8010ecc:	681d      	ldr	r5, [r3, #0]
 8010ece:	4606      	mov	r6, r0
 8010ed0:	460c      	mov	r4, r1
 8010ed2:	b125      	cbz	r5, 8010ede <__swsetup_r+0x16>
 8010ed4:	69ab      	ldr	r3, [r5, #24]
 8010ed6:	b913      	cbnz	r3, 8010ede <__swsetup_r+0x16>
 8010ed8:	4628      	mov	r0, r5
 8010eda:	f7ff f855 	bl	800ff88 <__sinit>
 8010ede:	4b2e      	ldr	r3, [pc, #184]	; (8010f98 <__swsetup_r+0xd0>)
 8010ee0:	429c      	cmp	r4, r3
 8010ee2:	d10f      	bne.n	8010f04 <__swsetup_r+0x3c>
 8010ee4:	686c      	ldr	r4, [r5, #4]
 8010ee6:	89a3      	ldrh	r3, [r4, #12]
 8010ee8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010eec:	0719      	lsls	r1, r3, #28
 8010eee:	d42c      	bmi.n	8010f4a <__swsetup_r+0x82>
 8010ef0:	06dd      	lsls	r5, r3, #27
 8010ef2:	d411      	bmi.n	8010f18 <__swsetup_r+0x50>
 8010ef4:	2309      	movs	r3, #9
 8010ef6:	6033      	str	r3, [r6, #0]
 8010ef8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010efc:	81a3      	strh	r3, [r4, #12]
 8010efe:	f04f 30ff 	mov.w	r0, #4294967295
 8010f02:	e03e      	b.n	8010f82 <__swsetup_r+0xba>
 8010f04:	4b25      	ldr	r3, [pc, #148]	; (8010f9c <__swsetup_r+0xd4>)
 8010f06:	429c      	cmp	r4, r3
 8010f08:	d101      	bne.n	8010f0e <__swsetup_r+0x46>
 8010f0a:	68ac      	ldr	r4, [r5, #8]
 8010f0c:	e7eb      	b.n	8010ee6 <__swsetup_r+0x1e>
 8010f0e:	4b24      	ldr	r3, [pc, #144]	; (8010fa0 <__swsetup_r+0xd8>)
 8010f10:	429c      	cmp	r4, r3
 8010f12:	bf08      	it	eq
 8010f14:	68ec      	ldreq	r4, [r5, #12]
 8010f16:	e7e6      	b.n	8010ee6 <__swsetup_r+0x1e>
 8010f18:	0758      	lsls	r0, r3, #29
 8010f1a:	d512      	bpl.n	8010f42 <__swsetup_r+0x7a>
 8010f1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f1e:	b141      	cbz	r1, 8010f32 <__swsetup_r+0x6a>
 8010f20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f24:	4299      	cmp	r1, r3
 8010f26:	d002      	beq.n	8010f2e <__swsetup_r+0x66>
 8010f28:	4630      	mov	r0, r6
 8010f2a:	f001 fbb3 	bl	8012694 <_free_r>
 8010f2e:	2300      	movs	r3, #0
 8010f30:	6363      	str	r3, [r4, #52]	; 0x34
 8010f32:	89a3      	ldrh	r3, [r4, #12]
 8010f34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010f38:	81a3      	strh	r3, [r4, #12]
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	6063      	str	r3, [r4, #4]
 8010f3e:	6923      	ldr	r3, [r4, #16]
 8010f40:	6023      	str	r3, [r4, #0]
 8010f42:	89a3      	ldrh	r3, [r4, #12]
 8010f44:	f043 0308 	orr.w	r3, r3, #8
 8010f48:	81a3      	strh	r3, [r4, #12]
 8010f4a:	6923      	ldr	r3, [r4, #16]
 8010f4c:	b94b      	cbnz	r3, 8010f62 <__swsetup_r+0x9a>
 8010f4e:	89a3      	ldrh	r3, [r4, #12]
 8010f50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010f54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010f58:	d003      	beq.n	8010f62 <__swsetup_r+0x9a>
 8010f5a:	4621      	mov	r1, r4
 8010f5c:	4630      	mov	r0, r6
 8010f5e:	f000 ffab 	bl	8011eb8 <__smakebuf_r>
 8010f62:	89a0      	ldrh	r0, [r4, #12]
 8010f64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010f68:	f010 0301 	ands.w	r3, r0, #1
 8010f6c:	d00a      	beq.n	8010f84 <__swsetup_r+0xbc>
 8010f6e:	2300      	movs	r3, #0
 8010f70:	60a3      	str	r3, [r4, #8]
 8010f72:	6963      	ldr	r3, [r4, #20]
 8010f74:	425b      	negs	r3, r3
 8010f76:	61a3      	str	r3, [r4, #24]
 8010f78:	6923      	ldr	r3, [r4, #16]
 8010f7a:	b943      	cbnz	r3, 8010f8e <__swsetup_r+0xc6>
 8010f7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010f80:	d1ba      	bne.n	8010ef8 <__swsetup_r+0x30>
 8010f82:	bd70      	pop	{r4, r5, r6, pc}
 8010f84:	0781      	lsls	r1, r0, #30
 8010f86:	bf58      	it	pl
 8010f88:	6963      	ldrpl	r3, [r4, #20]
 8010f8a:	60a3      	str	r3, [r4, #8]
 8010f8c:	e7f4      	b.n	8010f78 <__swsetup_r+0xb0>
 8010f8e:	2000      	movs	r0, #0
 8010f90:	e7f7      	b.n	8010f82 <__swsetup_r+0xba>
 8010f92:	bf00      	nop
 8010f94:	200000a0 	.word	0x200000a0
 8010f98:	08015454 	.word	0x08015454
 8010f9c:	08015474 	.word	0x08015474
 8010fa0:	08015434 	.word	0x08015434

08010fa4 <_close_r>:
 8010fa4:	b538      	push	{r3, r4, r5, lr}
 8010fa6:	4d06      	ldr	r5, [pc, #24]	; (8010fc0 <_close_r+0x1c>)
 8010fa8:	2300      	movs	r3, #0
 8010faa:	4604      	mov	r4, r0
 8010fac:	4608      	mov	r0, r1
 8010fae:	602b      	str	r3, [r5, #0]
 8010fb0:	f7f4 fec3 	bl	8005d3a <_close>
 8010fb4:	1c43      	adds	r3, r0, #1
 8010fb6:	d102      	bne.n	8010fbe <_close_r+0x1a>
 8010fb8:	682b      	ldr	r3, [r5, #0]
 8010fba:	b103      	cbz	r3, 8010fbe <_close_r+0x1a>
 8010fbc:	6023      	str	r3, [r4, #0]
 8010fbe:	bd38      	pop	{r3, r4, r5, pc}
 8010fc0:	20005b68 	.word	0x20005b68

08010fc4 <quorem>:
 8010fc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fc8:	6903      	ldr	r3, [r0, #16]
 8010fca:	690c      	ldr	r4, [r1, #16]
 8010fcc:	42a3      	cmp	r3, r4
 8010fce:	4607      	mov	r7, r0
 8010fd0:	f2c0 8081 	blt.w	80110d6 <quorem+0x112>
 8010fd4:	3c01      	subs	r4, #1
 8010fd6:	f101 0814 	add.w	r8, r1, #20
 8010fda:	f100 0514 	add.w	r5, r0, #20
 8010fde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010fe2:	9301      	str	r3, [sp, #4]
 8010fe4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010fe8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010fec:	3301      	adds	r3, #1
 8010fee:	429a      	cmp	r2, r3
 8010ff0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010ff4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010ff8:	fbb2 f6f3 	udiv	r6, r2, r3
 8010ffc:	d331      	bcc.n	8011062 <quorem+0x9e>
 8010ffe:	f04f 0e00 	mov.w	lr, #0
 8011002:	4640      	mov	r0, r8
 8011004:	46ac      	mov	ip, r5
 8011006:	46f2      	mov	sl, lr
 8011008:	f850 2b04 	ldr.w	r2, [r0], #4
 801100c:	b293      	uxth	r3, r2
 801100e:	fb06 e303 	mla	r3, r6, r3, lr
 8011012:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011016:	b29b      	uxth	r3, r3
 8011018:	ebaa 0303 	sub.w	r3, sl, r3
 801101c:	f8dc a000 	ldr.w	sl, [ip]
 8011020:	0c12      	lsrs	r2, r2, #16
 8011022:	fa13 f38a 	uxtah	r3, r3, sl
 8011026:	fb06 e202 	mla	r2, r6, r2, lr
 801102a:	9300      	str	r3, [sp, #0]
 801102c:	9b00      	ldr	r3, [sp, #0]
 801102e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011032:	b292      	uxth	r2, r2
 8011034:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011038:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801103c:	f8bd 3000 	ldrh.w	r3, [sp]
 8011040:	4581      	cmp	r9, r0
 8011042:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011046:	f84c 3b04 	str.w	r3, [ip], #4
 801104a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801104e:	d2db      	bcs.n	8011008 <quorem+0x44>
 8011050:	f855 300b 	ldr.w	r3, [r5, fp]
 8011054:	b92b      	cbnz	r3, 8011062 <quorem+0x9e>
 8011056:	9b01      	ldr	r3, [sp, #4]
 8011058:	3b04      	subs	r3, #4
 801105a:	429d      	cmp	r5, r3
 801105c:	461a      	mov	r2, r3
 801105e:	d32e      	bcc.n	80110be <quorem+0xfa>
 8011060:	613c      	str	r4, [r7, #16]
 8011062:	4638      	mov	r0, r7
 8011064:	f001 f9fe 	bl	8012464 <__mcmp>
 8011068:	2800      	cmp	r0, #0
 801106a:	db24      	blt.n	80110b6 <quorem+0xf2>
 801106c:	3601      	adds	r6, #1
 801106e:	4628      	mov	r0, r5
 8011070:	f04f 0c00 	mov.w	ip, #0
 8011074:	f858 2b04 	ldr.w	r2, [r8], #4
 8011078:	f8d0 e000 	ldr.w	lr, [r0]
 801107c:	b293      	uxth	r3, r2
 801107e:	ebac 0303 	sub.w	r3, ip, r3
 8011082:	0c12      	lsrs	r2, r2, #16
 8011084:	fa13 f38e 	uxtah	r3, r3, lr
 8011088:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801108c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011090:	b29b      	uxth	r3, r3
 8011092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011096:	45c1      	cmp	r9, r8
 8011098:	f840 3b04 	str.w	r3, [r0], #4
 801109c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80110a0:	d2e8      	bcs.n	8011074 <quorem+0xb0>
 80110a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80110a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80110aa:	b922      	cbnz	r2, 80110b6 <quorem+0xf2>
 80110ac:	3b04      	subs	r3, #4
 80110ae:	429d      	cmp	r5, r3
 80110b0:	461a      	mov	r2, r3
 80110b2:	d30a      	bcc.n	80110ca <quorem+0x106>
 80110b4:	613c      	str	r4, [r7, #16]
 80110b6:	4630      	mov	r0, r6
 80110b8:	b003      	add	sp, #12
 80110ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110be:	6812      	ldr	r2, [r2, #0]
 80110c0:	3b04      	subs	r3, #4
 80110c2:	2a00      	cmp	r2, #0
 80110c4:	d1cc      	bne.n	8011060 <quorem+0x9c>
 80110c6:	3c01      	subs	r4, #1
 80110c8:	e7c7      	b.n	801105a <quorem+0x96>
 80110ca:	6812      	ldr	r2, [r2, #0]
 80110cc:	3b04      	subs	r3, #4
 80110ce:	2a00      	cmp	r2, #0
 80110d0:	d1f0      	bne.n	80110b4 <quorem+0xf0>
 80110d2:	3c01      	subs	r4, #1
 80110d4:	e7eb      	b.n	80110ae <quorem+0xea>
 80110d6:	2000      	movs	r0, #0
 80110d8:	e7ee      	b.n	80110b8 <quorem+0xf4>
 80110da:	0000      	movs	r0, r0
 80110dc:	0000      	movs	r0, r0
	...

080110e0 <_dtoa_r>:
 80110e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110e4:	ed2d 8b04 	vpush	{d8-d9}
 80110e8:	ec57 6b10 	vmov	r6, r7, d0
 80110ec:	b093      	sub	sp, #76	; 0x4c
 80110ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80110f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80110f4:	9106      	str	r1, [sp, #24]
 80110f6:	ee10 aa10 	vmov	sl, s0
 80110fa:	4604      	mov	r4, r0
 80110fc:	9209      	str	r2, [sp, #36]	; 0x24
 80110fe:	930c      	str	r3, [sp, #48]	; 0x30
 8011100:	46bb      	mov	fp, r7
 8011102:	b975      	cbnz	r5, 8011122 <_dtoa_r+0x42>
 8011104:	2010      	movs	r0, #16
 8011106:	f000 ff17 	bl	8011f38 <malloc>
 801110a:	4602      	mov	r2, r0
 801110c:	6260      	str	r0, [r4, #36]	; 0x24
 801110e:	b920      	cbnz	r0, 801111a <_dtoa_r+0x3a>
 8011110:	4ba7      	ldr	r3, [pc, #668]	; (80113b0 <_dtoa_r+0x2d0>)
 8011112:	21ea      	movs	r1, #234	; 0xea
 8011114:	48a7      	ldr	r0, [pc, #668]	; (80113b4 <_dtoa_r+0x2d4>)
 8011116:	f001 fcbd 	bl	8012a94 <__assert_func>
 801111a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801111e:	6005      	str	r5, [r0, #0]
 8011120:	60c5      	str	r5, [r0, #12]
 8011122:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011124:	6819      	ldr	r1, [r3, #0]
 8011126:	b151      	cbz	r1, 801113e <_dtoa_r+0x5e>
 8011128:	685a      	ldr	r2, [r3, #4]
 801112a:	604a      	str	r2, [r1, #4]
 801112c:	2301      	movs	r3, #1
 801112e:	4093      	lsls	r3, r2
 8011130:	608b      	str	r3, [r1, #8]
 8011132:	4620      	mov	r0, r4
 8011134:	f000 ff54 	bl	8011fe0 <_Bfree>
 8011138:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801113a:	2200      	movs	r2, #0
 801113c:	601a      	str	r2, [r3, #0]
 801113e:	1e3b      	subs	r3, r7, #0
 8011140:	bfaa      	itet	ge
 8011142:	2300      	movge	r3, #0
 8011144:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011148:	f8c8 3000 	strge.w	r3, [r8]
 801114c:	4b9a      	ldr	r3, [pc, #616]	; (80113b8 <_dtoa_r+0x2d8>)
 801114e:	bfbc      	itt	lt
 8011150:	2201      	movlt	r2, #1
 8011152:	f8c8 2000 	strlt.w	r2, [r8]
 8011156:	ea33 030b 	bics.w	r3, r3, fp
 801115a:	d11b      	bne.n	8011194 <_dtoa_r+0xb4>
 801115c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801115e:	f242 730f 	movw	r3, #9999	; 0x270f
 8011162:	6013      	str	r3, [r2, #0]
 8011164:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011168:	4333      	orrs	r3, r6
 801116a:	f000 8592 	beq.w	8011c92 <_dtoa_r+0xbb2>
 801116e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011170:	b963      	cbnz	r3, 801118c <_dtoa_r+0xac>
 8011172:	4b92      	ldr	r3, [pc, #584]	; (80113bc <_dtoa_r+0x2dc>)
 8011174:	e022      	b.n	80111bc <_dtoa_r+0xdc>
 8011176:	4b92      	ldr	r3, [pc, #584]	; (80113c0 <_dtoa_r+0x2e0>)
 8011178:	9301      	str	r3, [sp, #4]
 801117a:	3308      	adds	r3, #8
 801117c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801117e:	6013      	str	r3, [r2, #0]
 8011180:	9801      	ldr	r0, [sp, #4]
 8011182:	b013      	add	sp, #76	; 0x4c
 8011184:	ecbd 8b04 	vpop	{d8-d9}
 8011188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801118c:	4b8b      	ldr	r3, [pc, #556]	; (80113bc <_dtoa_r+0x2dc>)
 801118e:	9301      	str	r3, [sp, #4]
 8011190:	3303      	adds	r3, #3
 8011192:	e7f3      	b.n	801117c <_dtoa_r+0x9c>
 8011194:	2200      	movs	r2, #0
 8011196:	2300      	movs	r3, #0
 8011198:	4650      	mov	r0, sl
 801119a:	4659      	mov	r1, fp
 801119c:	f7ef fc94 	bl	8000ac8 <__aeabi_dcmpeq>
 80111a0:	ec4b ab19 	vmov	d9, sl, fp
 80111a4:	4680      	mov	r8, r0
 80111a6:	b158      	cbz	r0, 80111c0 <_dtoa_r+0xe0>
 80111a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80111aa:	2301      	movs	r3, #1
 80111ac:	6013      	str	r3, [r2, #0]
 80111ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	f000 856b 	beq.w	8011c8c <_dtoa_r+0xbac>
 80111b6:	4883      	ldr	r0, [pc, #524]	; (80113c4 <_dtoa_r+0x2e4>)
 80111b8:	6018      	str	r0, [r3, #0]
 80111ba:	1e43      	subs	r3, r0, #1
 80111bc:	9301      	str	r3, [sp, #4]
 80111be:	e7df      	b.n	8011180 <_dtoa_r+0xa0>
 80111c0:	ec4b ab10 	vmov	d0, sl, fp
 80111c4:	aa10      	add	r2, sp, #64	; 0x40
 80111c6:	a911      	add	r1, sp, #68	; 0x44
 80111c8:	4620      	mov	r0, r4
 80111ca:	f001 f9f1 	bl	80125b0 <__d2b>
 80111ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80111d2:	ee08 0a10 	vmov	s16, r0
 80111d6:	2d00      	cmp	r5, #0
 80111d8:	f000 8084 	beq.w	80112e4 <_dtoa_r+0x204>
 80111dc:	ee19 3a90 	vmov	r3, s19
 80111e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80111e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80111e8:	4656      	mov	r6, sl
 80111ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80111ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80111f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80111f6:	4b74      	ldr	r3, [pc, #464]	; (80113c8 <_dtoa_r+0x2e8>)
 80111f8:	2200      	movs	r2, #0
 80111fa:	4630      	mov	r0, r6
 80111fc:	4639      	mov	r1, r7
 80111fe:	f7ef f843 	bl	8000288 <__aeabi_dsub>
 8011202:	a365      	add	r3, pc, #404	; (adr r3, 8011398 <_dtoa_r+0x2b8>)
 8011204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011208:	f7ef f9f6 	bl	80005f8 <__aeabi_dmul>
 801120c:	a364      	add	r3, pc, #400	; (adr r3, 80113a0 <_dtoa_r+0x2c0>)
 801120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011212:	f7ef f83b 	bl	800028c <__adddf3>
 8011216:	4606      	mov	r6, r0
 8011218:	4628      	mov	r0, r5
 801121a:	460f      	mov	r7, r1
 801121c:	f7ef f982 	bl	8000524 <__aeabi_i2d>
 8011220:	a361      	add	r3, pc, #388	; (adr r3, 80113a8 <_dtoa_r+0x2c8>)
 8011222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011226:	f7ef f9e7 	bl	80005f8 <__aeabi_dmul>
 801122a:	4602      	mov	r2, r0
 801122c:	460b      	mov	r3, r1
 801122e:	4630      	mov	r0, r6
 8011230:	4639      	mov	r1, r7
 8011232:	f7ef f82b 	bl	800028c <__adddf3>
 8011236:	4606      	mov	r6, r0
 8011238:	460f      	mov	r7, r1
 801123a:	f7ef fc8d 	bl	8000b58 <__aeabi_d2iz>
 801123e:	2200      	movs	r2, #0
 8011240:	9000      	str	r0, [sp, #0]
 8011242:	2300      	movs	r3, #0
 8011244:	4630      	mov	r0, r6
 8011246:	4639      	mov	r1, r7
 8011248:	f7ef fc48 	bl	8000adc <__aeabi_dcmplt>
 801124c:	b150      	cbz	r0, 8011264 <_dtoa_r+0x184>
 801124e:	9800      	ldr	r0, [sp, #0]
 8011250:	f7ef f968 	bl	8000524 <__aeabi_i2d>
 8011254:	4632      	mov	r2, r6
 8011256:	463b      	mov	r3, r7
 8011258:	f7ef fc36 	bl	8000ac8 <__aeabi_dcmpeq>
 801125c:	b910      	cbnz	r0, 8011264 <_dtoa_r+0x184>
 801125e:	9b00      	ldr	r3, [sp, #0]
 8011260:	3b01      	subs	r3, #1
 8011262:	9300      	str	r3, [sp, #0]
 8011264:	9b00      	ldr	r3, [sp, #0]
 8011266:	2b16      	cmp	r3, #22
 8011268:	d85a      	bhi.n	8011320 <_dtoa_r+0x240>
 801126a:	9a00      	ldr	r2, [sp, #0]
 801126c:	4b57      	ldr	r3, [pc, #348]	; (80113cc <_dtoa_r+0x2ec>)
 801126e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011276:	ec51 0b19 	vmov	r0, r1, d9
 801127a:	f7ef fc2f 	bl	8000adc <__aeabi_dcmplt>
 801127e:	2800      	cmp	r0, #0
 8011280:	d050      	beq.n	8011324 <_dtoa_r+0x244>
 8011282:	9b00      	ldr	r3, [sp, #0]
 8011284:	3b01      	subs	r3, #1
 8011286:	9300      	str	r3, [sp, #0]
 8011288:	2300      	movs	r3, #0
 801128a:	930b      	str	r3, [sp, #44]	; 0x2c
 801128c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801128e:	1b5d      	subs	r5, r3, r5
 8011290:	1e6b      	subs	r3, r5, #1
 8011292:	9305      	str	r3, [sp, #20]
 8011294:	bf45      	ittet	mi
 8011296:	f1c5 0301 	rsbmi	r3, r5, #1
 801129a:	9304      	strmi	r3, [sp, #16]
 801129c:	2300      	movpl	r3, #0
 801129e:	2300      	movmi	r3, #0
 80112a0:	bf4c      	ite	mi
 80112a2:	9305      	strmi	r3, [sp, #20]
 80112a4:	9304      	strpl	r3, [sp, #16]
 80112a6:	9b00      	ldr	r3, [sp, #0]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	db3d      	blt.n	8011328 <_dtoa_r+0x248>
 80112ac:	9b05      	ldr	r3, [sp, #20]
 80112ae:	9a00      	ldr	r2, [sp, #0]
 80112b0:	920a      	str	r2, [sp, #40]	; 0x28
 80112b2:	4413      	add	r3, r2
 80112b4:	9305      	str	r3, [sp, #20]
 80112b6:	2300      	movs	r3, #0
 80112b8:	9307      	str	r3, [sp, #28]
 80112ba:	9b06      	ldr	r3, [sp, #24]
 80112bc:	2b09      	cmp	r3, #9
 80112be:	f200 8089 	bhi.w	80113d4 <_dtoa_r+0x2f4>
 80112c2:	2b05      	cmp	r3, #5
 80112c4:	bfc4      	itt	gt
 80112c6:	3b04      	subgt	r3, #4
 80112c8:	9306      	strgt	r3, [sp, #24]
 80112ca:	9b06      	ldr	r3, [sp, #24]
 80112cc:	f1a3 0302 	sub.w	r3, r3, #2
 80112d0:	bfcc      	ite	gt
 80112d2:	2500      	movgt	r5, #0
 80112d4:	2501      	movle	r5, #1
 80112d6:	2b03      	cmp	r3, #3
 80112d8:	f200 8087 	bhi.w	80113ea <_dtoa_r+0x30a>
 80112dc:	e8df f003 	tbb	[pc, r3]
 80112e0:	59383a2d 	.word	0x59383a2d
 80112e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80112e8:	441d      	add	r5, r3
 80112ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80112ee:	2b20      	cmp	r3, #32
 80112f0:	bfc1      	itttt	gt
 80112f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80112f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80112fa:	fa0b f303 	lslgt.w	r3, fp, r3
 80112fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011302:	bfda      	itte	le
 8011304:	f1c3 0320 	rsble	r3, r3, #32
 8011308:	fa06 f003 	lslle.w	r0, r6, r3
 801130c:	4318      	orrgt	r0, r3
 801130e:	f7ef f8f9 	bl	8000504 <__aeabi_ui2d>
 8011312:	2301      	movs	r3, #1
 8011314:	4606      	mov	r6, r0
 8011316:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801131a:	3d01      	subs	r5, #1
 801131c:	930e      	str	r3, [sp, #56]	; 0x38
 801131e:	e76a      	b.n	80111f6 <_dtoa_r+0x116>
 8011320:	2301      	movs	r3, #1
 8011322:	e7b2      	b.n	801128a <_dtoa_r+0x1aa>
 8011324:	900b      	str	r0, [sp, #44]	; 0x2c
 8011326:	e7b1      	b.n	801128c <_dtoa_r+0x1ac>
 8011328:	9b04      	ldr	r3, [sp, #16]
 801132a:	9a00      	ldr	r2, [sp, #0]
 801132c:	1a9b      	subs	r3, r3, r2
 801132e:	9304      	str	r3, [sp, #16]
 8011330:	4253      	negs	r3, r2
 8011332:	9307      	str	r3, [sp, #28]
 8011334:	2300      	movs	r3, #0
 8011336:	930a      	str	r3, [sp, #40]	; 0x28
 8011338:	e7bf      	b.n	80112ba <_dtoa_r+0x1da>
 801133a:	2300      	movs	r3, #0
 801133c:	9308      	str	r3, [sp, #32]
 801133e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011340:	2b00      	cmp	r3, #0
 8011342:	dc55      	bgt.n	80113f0 <_dtoa_r+0x310>
 8011344:	2301      	movs	r3, #1
 8011346:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801134a:	461a      	mov	r2, r3
 801134c:	9209      	str	r2, [sp, #36]	; 0x24
 801134e:	e00c      	b.n	801136a <_dtoa_r+0x28a>
 8011350:	2301      	movs	r3, #1
 8011352:	e7f3      	b.n	801133c <_dtoa_r+0x25c>
 8011354:	2300      	movs	r3, #0
 8011356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011358:	9308      	str	r3, [sp, #32]
 801135a:	9b00      	ldr	r3, [sp, #0]
 801135c:	4413      	add	r3, r2
 801135e:	9302      	str	r3, [sp, #8]
 8011360:	3301      	adds	r3, #1
 8011362:	2b01      	cmp	r3, #1
 8011364:	9303      	str	r3, [sp, #12]
 8011366:	bfb8      	it	lt
 8011368:	2301      	movlt	r3, #1
 801136a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801136c:	2200      	movs	r2, #0
 801136e:	6042      	str	r2, [r0, #4]
 8011370:	2204      	movs	r2, #4
 8011372:	f102 0614 	add.w	r6, r2, #20
 8011376:	429e      	cmp	r6, r3
 8011378:	6841      	ldr	r1, [r0, #4]
 801137a:	d93d      	bls.n	80113f8 <_dtoa_r+0x318>
 801137c:	4620      	mov	r0, r4
 801137e:	f000 fdef 	bl	8011f60 <_Balloc>
 8011382:	9001      	str	r0, [sp, #4]
 8011384:	2800      	cmp	r0, #0
 8011386:	d13b      	bne.n	8011400 <_dtoa_r+0x320>
 8011388:	4b11      	ldr	r3, [pc, #68]	; (80113d0 <_dtoa_r+0x2f0>)
 801138a:	4602      	mov	r2, r0
 801138c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011390:	e6c0      	b.n	8011114 <_dtoa_r+0x34>
 8011392:	2301      	movs	r3, #1
 8011394:	e7df      	b.n	8011356 <_dtoa_r+0x276>
 8011396:	bf00      	nop
 8011398:	636f4361 	.word	0x636f4361
 801139c:	3fd287a7 	.word	0x3fd287a7
 80113a0:	8b60c8b3 	.word	0x8b60c8b3
 80113a4:	3fc68a28 	.word	0x3fc68a28
 80113a8:	509f79fb 	.word	0x509f79fb
 80113ac:	3fd34413 	.word	0x3fd34413
 80113b0:	080154d9 	.word	0x080154d9
 80113b4:	080154f0 	.word	0x080154f0
 80113b8:	7ff00000 	.word	0x7ff00000
 80113bc:	080154d5 	.word	0x080154d5
 80113c0:	080154cc 	.word	0x080154cc
 80113c4:	080154a9 	.word	0x080154a9
 80113c8:	3ff80000 	.word	0x3ff80000
 80113cc:	080155e0 	.word	0x080155e0
 80113d0:	0801554b 	.word	0x0801554b
 80113d4:	2501      	movs	r5, #1
 80113d6:	2300      	movs	r3, #0
 80113d8:	9306      	str	r3, [sp, #24]
 80113da:	9508      	str	r5, [sp, #32]
 80113dc:	f04f 33ff 	mov.w	r3, #4294967295
 80113e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80113e4:	2200      	movs	r2, #0
 80113e6:	2312      	movs	r3, #18
 80113e8:	e7b0      	b.n	801134c <_dtoa_r+0x26c>
 80113ea:	2301      	movs	r3, #1
 80113ec:	9308      	str	r3, [sp, #32]
 80113ee:	e7f5      	b.n	80113dc <_dtoa_r+0x2fc>
 80113f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80113f6:	e7b8      	b.n	801136a <_dtoa_r+0x28a>
 80113f8:	3101      	adds	r1, #1
 80113fa:	6041      	str	r1, [r0, #4]
 80113fc:	0052      	lsls	r2, r2, #1
 80113fe:	e7b8      	b.n	8011372 <_dtoa_r+0x292>
 8011400:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011402:	9a01      	ldr	r2, [sp, #4]
 8011404:	601a      	str	r2, [r3, #0]
 8011406:	9b03      	ldr	r3, [sp, #12]
 8011408:	2b0e      	cmp	r3, #14
 801140a:	f200 809d 	bhi.w	8011548 <_dtoa_r+0x468>
 801140e:	2d00      	cmp	r5, #0
 8011410:	f000 809a 	beq.w	8011548 <_dtoa_r+0x468>
 8011414:	9b00      	ldr	r3, [sp, #0]
 8011416:	2b00      	cmp	r3, #0
 8011418:	dd32      	ble.n	8011480 <_dtoa_r+0x3a0>
 801141a:	4ab7      	ldr	r2, [pc, #732]	; (80116f8 <_dtoa_r+0x618>)
 801141c:	f003 030f 	and.w	r3, r3, #15
 8011420:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011424:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011428:	9b00      	ldr	r3, [sp, #0]
 801142a:	05d8      	lsls	r0, r3, #23
 801142c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011430:	d516      	bpl.n	8011460 <_dtoa_r+0x380>
 8011432:	4bb2      	ldr	r3, [pc, #712]	; (80116fc <_dtoa_r+0x61c>)
 8011434:	ec51 0b19 	vmov	r0, r1, d9
 8011438:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801143c:	f7ef fa06 	bl	800084c <__aeabi_ddiv>
 8011440:	f007 070f 	and.w	r7, r7, #15
 8011444:	4682      	mov	sl, r0
 8011446:	468b      	mov	fp, r1
 8011448:	2503      	movs	r5, #3
 801144a:	4eac      	ldr	r6, [pc, #688]	; (80116fc <_dtoa_r+0x61c>)
 801144c:	b957      	cbnz	r7, 8011464 <_dtoa_r+0x384>
 801144e:	4642      	mov	r2, r8
 8011450:	464b      	mov	r3, r9
 8011452:	4650      	mov	r0, sl
 8011454:	4659      	mov	r1, fp
 8011456:	f7ef f9f9 	bl	800084c <__aeabi_ddiv>
 801145a:	4682      	mov	sl, r0
 801145c:	468b      	mov	fp, r1
 801145e:	e028      	b.n	80114b2 <_dtoa_r+0x3d2>
 8011460:	2502      	movs	r5, #2
 8011462:	e7f2      	b.n	801144a <_dtoa_r+0x36a>
 8011464:	07f9      	lsls	r1, r7, #31
 8011466:	d508      	bpl.n	801147a <_dtoa_r+0x39a>
 8011468:	4640      	mov	r0, r8
 801146a:	4649      	mov	r1, r9
 801146c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011470:	f7ef f8c2 	bl	80005f8 <__aeabi_dmul>
 8011474:	3501      	adds	r5, #1
 8011476:	4680      	mov	r8, r0
 8011478:	4689      	mov	r9, r1
 801147a:	107f      	asrs	r7, r7, #1
 801147c:	3608      	adds	r6, #8
 801147e:	e7e5      	b.n	801144c <_dtoa_r+0x36c>
 8011480:	f000 809b 	beq.w	80115ba <_dtoa_r+0x4da>
 8011484:	9b00      	ldr	r3, [sp, #0]
 8011486:	4f9d      	ldr	r7, [pc, #628]	; (80116fc <_dtoa_r+0x61c>)
 8011488:	425e      	negs	r6, r3
 801148a:	4b9b      	ldr	r3, [pc, #620]	; (80116f8 <_dtoa_r+0x618>)
 801148c:	f006 020f 	and.w	r2, r6, #15
 8011490:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011498:	ec51 0b19 	vmov	r0, r1, d9
 801149c:	f7ef f8ac 	bl	80005f8 <__aeabi_dmul>
 80114a0:	1136      	asrs	r6, r6, #4
 80114a2:	4682      	mov	sl, r0
 80114a4:	468b      	mov	fp, r1
 80114a6:	2300      	movs	r3, #0
 80114a8:	2502      	movs	r5, #2
 80114aa:	2e00      	cmp	r6, #0
 80114ac:	d17a      	bne.n	80115a4 <_dtoa_r+0x4c4>
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d1d3      	bne.n	801145a <_dtoa_r+0x37a>
 80114b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	f000 8082 	beq.w	80115be <_dtoa_r+0x4de>
 80114ba:	4b91      	ldr	r3, [pc, #580]	; (8011700 <_dtoa_r+0x620>)
 80114bc:	2200      	movs	r2, #0
 80114be:	4650      	mov	r0, sl
 80114c0:	4659      	mov	r1, fp
 80114c2:	f7ef fb0b 	bl	8000adc <__aeabi_dcmplt>
 80114c6:	2800      	cmp	r0, #0
 80114c8:	d079      	beq.n	80115be <_dtoa_r+0x4de>
 80114ca:	9b03      	ldr	r3, [sp, #12]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d076      	beq.n	80115be <_dtoa_r+0x4de>
 80114d0:	9b02      	ldr	r3, [sp, #8]
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	dd36      	ble.n	8011544 <_dtoa_r+0x464>
 80114d6:	9b00      	ldr	r3, [sp, #0]
 80114d8:	4650      	mov	r0, sl
 80114da:	4659      	mov	r1, fp
 80114dc:	1e5f      	subs	r7, r3, #1
 80114de:	2200      	movs	r2, #0
 80114e0:	4b88      	ldr	r3, [pc, #544]	; (8011704 <_dtoa_r+0x624>)
 80114e2:	f7ef f889 	bl	80005f8 <__aeabi_dmul>
 80114e6:	9e02      	ldr	r6, [sp, #8]
 80114e8:	4682      	mov	sl, r0
 80114ea:	468b      	mov	fp, r1
 80114ec:	3501      	adds	r5, #1
 80114ee:	4628      	mov	r0, r5
 80114f0:	f7ef f818 	bl	8000524 <__aeabi_i2d>
 80114f4:	4652      	mov	r2, sl
 80114f6:	465b      	mov	r3, fp
 80114f8:	f7ef f87e 	bl	80005f8 <__aeabi_dmul>
 80114fc:	4b82      	ldr	r3, [pc, #520]	; (8011708 <_dtoa_r+0x628>)
 80114fe:	2200      	movs	r2, #0
 8011500:	f7ee fec4 	bl	800028c <__adddf3>
 8011504:	46d0      	mov	r8, sl
 8011506:	46d9      	mov	r9, fp
 8011508:	4682      	mov	sl, r0
 801150a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801150e:	2e00      	cmp	r6, #0
 8011510:	d158      	bne.n	80115c4 <_dtoa_r+0x4e4>
 8011512:	4b7e      	ldr	r3, [pc, #504]	; (801170c <_dtoa_r+0x62c>)
 8011514:	2200      	movs	r2, #0
 8011516:	4640      	mov	r0, r8
 8011518:	4649      	mov	r1, r9
 801151a:	f7ee feb5 	bl	8000288 <__aeabi_dsub>
 801151e:	4652      	mov	r2, sl
 8011520:	465b      	mov	r3, fp
 8011522:	4680      	mov	r8, r0
 8011524:	4689      	mov	r9, r1
 8011526:	f7ef faf7 	bl	8000b18 <__aeabi_dcmpgt>
 801152a:	2800      	cmp	r0, #0
 801152c:	f040 8295 	bne.w	8011a5a <_dtoa_r+0x97a>
 8011530:	4652      	mov	r2, sl
 8011532:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011536:	4640      	mov	r0, r8
 8011538:	4649      	mov	r1, r9
 801153a:	f7ef facf 	bl	8000adc <__aeabi_dcmplt>
 801153e:	2800      	cmp	r0, #0
 8011540:	f040 8289 	bne.w	8011a56 <_dtoa_r+0x976>
 8011544:	ec5b ab19 	vmov	sl, fp, d9
 8011548:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801154a:	2b00      	cmp	r3, #0
 801154c:	f2c0 8148 	blt.w	80117e0 <_dtoa_r+0x700>
 8011550:	9a00      	ldr	r2, [sp, #0]
 8011552:	2a0e      	cmp	r2, #14
 8011554:	f300 8144 	bgt.w	80117e0 <_dtoa_r+0x700>
 8011558:	4b67      	ldr	r3, [pc, #412]	; (80116f8 <_dtoa_r+0x618>)
 801155a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801155e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011564:	2b00      	cmp	r3, #0
 8011566:	f280 80d5 	bge.w	8011714 <_dtoa_r+0x634>
 801156a:	9b03      	ldr	r3, [sp, #12]
 801156c:	2b00      	cmp	r3, #0
 801156e:	f300 80d1 	bgt.w	8011714 <_dtoa_r+0x634>
 8011572:	f040 826f 	bne.w	8011a54 <_dtoa_r+0x974>
 8011576:	4b65      	ldr	r3, [pc, #404]	; (801170c <_dtoa_r+0x62c>)
 8011578:	2200      	movs	r2, #0
 801157a:	4640      	mov	r0, r8
 801157c:	4649      	mov	r1, r9
 801157e:	f7ef f83b 	bl	80005f8 <__aeabi_dmul>
 8011582:	4652      	mov	r2, sl
 8011584:	465b      	mov	r3, fp
 8011586:	f7ef fabd 	bl	8000b04 <__aeabi_dcmpge>
 801158a:	9e03      	ldr	r6, [sp, #12]
 801158c:	4637      	mov	r7, r6
 801158e:	2800      	cmp	r0, #0
 8011590:	f040 8245 	bne.w	8011a1e <_dtoa_r+0x93e>
 8011594:	9d01      	ldr	r5, [sp, #4]
 8011596:	2331      	movs	r3, #49	; 0x31
 8011598:	f805 3b01 	strb.w	r3, [r5], #1
 801159c:	9b00      	ldr	r3, [sp, #0]
 801159e:	3301      	adds	r3, #1
 80115a0:	9300      	str	r3, [sp, #0]
 80115a2:	e240      	b.n	8011a26 <_dtoa_r+0x946>
 80115a4:	07f2      	lsls	r2, r6, #31
 80115a6:	d505      	bpl.n	80115b4 <_dtoa_r+0x4d4>
 80115a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80115ac:	f7ef f824 	bl	80005f8 <__aeabi_dmul>
 80115b0:	3501      	adds	r5, #1
 80115b2:	2301      	movs	r3, #1
 80115b4:	1076      	asrs	r6, r6, #1
 80115b6:	3708      	adds	r7, #8
 80115b8:	e777      	b.n	80114aa <_dtoa_r+0x3ca>
 80115ba:	2502      	movs	r5, #2
 80115bc:	e779      	b.n	80114b2 <_dtoa_r+0x3d2>
 80115be:	9f00      	ldr	r7, [sp, #0]
 80115c0:	9e03      	ldr	r6, [sp, #12]
 80115c2:	e794      	b.n	80114ee <_dtoa_r+0x40e>
 80115c4:	9901      	ldr	r1, [sp, #4]
 80115c6:	4b4c      	ldr	r3, [pc, #304]	; (80116f8 <_dtoa_r+0x618>)
 80115c8:	4431      	add	r1, r6
 80115ca:	910d      	str	r1, [sp, #52]	; 0x34
 80115cc:	9908      	ldr	r1, [sp, #32]
 80115ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80115d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80115d6:	2900      	cmp	r1, #0
 80115d8:	d043      	beq.n	8011662 <_dtoa_r+0x582>
 80115da:	494d      	ldr	r1, [pc, #308]	; (8011710 <_dtoa_r+0x630>)
 80115dc:	2000      	movs	r0, #0
 80115de:	f7ef f935 	bl	800084c <__aeabi_ddiv>
 80115e2:	4652      	mov	r2, sl
 80115e4:	465b      	mov	r3, fp
 80115e6:	f7ee fe4f 	bl	8000288 <__aeabi_dsub>
 80115ea:	9d01      	ldr	r5, [sp, #4]
 80115ec:	4682      	mov	sl, r0
 80115ee:	468b      	mov	fp, r1
 80115f0:	4649      	mov	r1, r9
 80115f2:	4640      	mov	r0, r8
 80115f4:	f7ef fab0 	bl	8000b58 <__aeabi_d2iz>
 80115f8:	4606      	mov	r6, r0
 80115fa:	f7ee ff93 	bl	8000524 <__aeabi_i2d>
 80115fe:	4602      	mov	r2, r0
 8011600:	460b      	mov	r3, r1
 8011602:	4640      	mov	r0, r8
 8011604:	4649      	mov	r1, r9
 8011606:	f7ee fe3f 	bl	8000288 <__aeabi_dsub>
 801160a:	3630      	adds	r6, #48	; 0x30
 801160c:	f805 6b01 	strb.w	r6, [r5], #1
 8011610:	4652      	mov	r2, sl
 8011612:	465b      	mov	r3, fp
 8011614:	4680      	mov	r8, r0
 8011616:	4689      	mov	r9, r1
 8011618:	f7ef fa60 	bl	8000adc <__aeabi_dcmplt>
 801161c:	2800      	cmp	r0, #0
 801161e:	d163      	bne.n	80116e8 <_dtoa_r+0x608>
 8011620:	4642      	mov	r2, r8
 8011622:	464b      	mov	r3, r9
 8011624:	4936      	ldr	r1, [pc, #216]	; (8011700 <_dtoa_r+0x620>)
 8011626:	2000      	movs	r0, #0
 8011628:	f7ee fe2e 	bl	8000288 <__aeabi_dsub>
 801162c:	4652      	mov	r2, sl
 801162e:	465b      	mov	r3, fp
 8011630:	f7ef fa54 	bl	8000adc <__aeabi_dcmplt>
 8011634:	2800      	cmp	r0, #0
 8011636:	f040 80b5 	bne.w	80117a4 <_dtoa_r+0x6c4>
 801163a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801163c:	429d      	cmp	r5, r3
 801163e:	d081      	beq.n	8011544 <_dtoa_r+0x464>
 8011640:	4b30      	ldr	r3, [pc, #192]	; (8011704 <_dtoa_r+0x624>)
 8011642:	2200      	movs	r2, #0
 8011644:	4650      	mov	r0, sl
 8011646:	4659      	mov	r1, fp
 8011648:	f7ee ffd6 	bl	80005f8 <__aeabi_dmul>
 801164c:	4b2d      	ldr	r3, [pc, #180]	; (8011704 <_dtoa_r+0x624>)
 801164e:	4682      	mov	sl, r0
 8011650:	468b      	mov	fp, r1
 8011652:	4640      	mov	r0, r8
 8011654:	4649      	mov	r1, r9
 8011656:	2200      	movs	r2, #0
 8011658:	f7ee ffce 	bl	80005f8 <__aeabi_dmul>
 801165c:	4680      	mov	r8, r0
 801165e:	4689      	mov	r9, r1
 8011660:	e7c6      	b.n	80115f0 <_dtoa_r+0x510>
 8011662:	4650      	mov	r0, sl
 8011664:	4659      	mov	r1, fp
 8011666:	f7ee ffc7 	bl	80005f8 <__aeabi_dmul>
 801166a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801166c:	9d01      	ldr	r5, [sp, #4]
 801166e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011670:	4682      	mov	sl, r0
 8011672:	468b      	mov	fp, r1
 8011674:	4649      	mov	r1, r9
 8011676:	4640      	mov	r0, r8
 8011678:	f7ef fa6e 	bl	8000b58 <__aeabi_d2iz>
 801167c:	4606      	mov	r6, r0
 801167e:	f7ee ff51 	bl	8000524 <__aeabi_i2d>
 8011682:	3630      	adds	r6, #48	; 0x30
 8011684:	4602      	mov	r2, r0
 8011686:	460b      	mov	r3, r1
 8011688:	4640      	mov	r0, r8
 801168a:	4649      	mov	r1, r9
 801168c:	f7ee fdfc 	bl	8000288 <__aeabi_dsub>
 8011690:	f805 6b01 	strb.w	r6, [r5], #1
 8011694:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011696:	429d      	cmp	r5, r3
 8011698:	4680      	mov	r8, r0
 801169a:	4689      	mov	r9, r1
 801169c:	f04f 0200 	mov.w	r2, #0
 80116a0:	d124      	bne.n	80116ec <_dtoa_r+0x60c>
 80116a2:	4b1b      	ldr	r3, [pc, #108]	; (8011710 <_dtoa_r+0x630>)
 80116a4:	4650      	mov	r0, sl
 80116a6:	4659      	mov	r1, fp
 80116a8:	f7ee fdf0 	bl	800028c <__adddf3>
 80116ac:	4602      	mov	r2, r0
 80116ae:	460b      	mov	r3, r1
 80116b0:	4640      	mov	r0, r8
 80116b2:	4649      	mov	r1, r9
 80116b4:	f7ef fa30 	bl	8000b18 <__aeabi_dcmpgt>
 80116b8:	2800      	cmp	r0, #0
 80116ba:	d173      	bne.n	80117a4 <_dtoa_r+0x6c4>
 80116bc:	4652      	mov	r2, sl
 80116be:	465b      	mov	r3, fp
 80116c0:	4913      	ldr	r1, [pc, #76]	; (8011710 <_dtoa_r+0x630>)
 80116c2:	2000      	movs	r0, #0
 80116c4:	f7ee fde0 	bl	8000288 <__aeabi_dsub>
 80116c8:	4602      	mov	r2, r0
 80116ca:	460b      	mov	r3, r1
 80116cc:	4640      	mov	r0, r8
 80116ce:	4649      	mov	r1, r9
 80116d0:	f7ef fa04 	bl	8000adc <__aeabi_dcmplt>
 80116d4:	2800      	cmp	r0, #0
 80116d6:	f43f af35 	beq.w	8011544 <_dtoa_r+0x464>
 80116da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80116dc:	1e6b      	subs	r3, r5, #1
 80116de:	930f      	str	r3, [sp, #60]	; 0x3c
 80116e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80116e4:	2b30      	cmp	r3, #48	; 0x30
 80116e6:	d0f8      	beq.n	80116da <_dtoa_r+0x5fa>
 80116e8:	9700      	str	r7, [sp, #0]
 80116ea:	e049      	b.n	8011780 <_dtoa_r+0x6a0>
 80116ec:	4b05      	ldr	r3, [pc, #20]	; (8011704 <_dtoa_r+0x624>)
 80116ee:	f7ee ff83 	bl	80005f8 <__aeabi_dmul>
 80116f2:	4680      	mov	r8, r0
 80116f4:	4689      	mov	r9, r1
 80116f6:	e7bd      	b.n	8011674 <_dtoa_r+0x594>
 80116f8:	080155e0 	.word	0x080155e0
 80116fc:	080155b8 	.word	0x080155b8
 8011700:	3ff00000 	.word	0x3ff00000
 8011704:	40240000 	.word	0x40240000
 8011708:	401c0000 	.word	0x401c0000
 801170c:	40140000 	.word	0x40140000
 8011710:	3fe00000 	.word	0x3fe00000
 8011714:	9d01      	ldr	r5, [sp, #4]
 8011716:	4656      	mov	r6, sl
 8011718:	465f      	mov	r7, fp
 801171a:	4642      	mov	r2, r8
 801171c:	464b      	mov	r3, r9
 801171e:	4630      	mov	r0, r6
 8011720:	4639      	mov	r1, r7
 8011722:	f7ef f893 	bl	800084c <__aeabi_ddiv>
 8011726:	f7ef fa17 	bl	8000b58 <__aeabi_d2iz>
 801172a:	4682      	mov	sl, r0
 801172c:	f7ee fefa 	bl	8000524 <__aeabi_i2d>
 8011730:	4642      	mov	r2, r8
 8011732:	464b      	mov	r3, r9
 8011734:	f7ee ff60 	bl	80005f8 <__aeabi_dmul>
 8011738:	4602      	mov	r2, r0
 801173a:	460b      	mov	r3, r1
 801173c:	4630      	mov	r0, r6
 801173e:	4639      	mov	r1, r7
 8011740:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011744:	f7ee fda0 	bl	8000288 <__aeabi_dsub>
 8011748:	f805 6b01 	strb.w	r6, [r5], #1
 801174c:	9e01      	ldr	r6, [sp, #4]
 801174e:	9f03      	ldr	r7, [sp, #12]
 8011750:	1bae      	subs	r6, r5, r6
 8011752:	42b7      	cmp	r7, r6
 8011754:	4602      	mov	r2, r0
 8011756:	460b      	mov	r3, r1
 8011758:	d135      	bne.n	80117c6 <_dtoa_r+0x6e6>
 801175a:	f7ee fd97 	bl	800028c <__adddf3>
 801175e:	4642      	mov	r2, r8
 8011760:	464b      	mov	r3, r9
 8011762:	4606      	mov	r6, r0
 8011764:	460f      	mov	r7, r1
 8011766:	f7ef f9d7 	bl	8000b18 <__aeabi_dcmpgt>
 801176a:	b9d0      	cbnz	r0, 80117a2 <_dtoa_r+0x6c2>
 801176c:	4642      	mov	r2, r8
 801176e:	464b      	mov	r3, r9
 8011770:	4630      	mov	r0, r6
 8011772:	4639      	mov	r1, r7
 8011774:	f7ef f9a8 	bl	8000ac8 <__aeabi_dcmpeq>
 8011778:	b110      	cbz	r0, 8011780 <_dtoa_r+0x6a0>
 801177a:	f01a 0f01 	tst.w	sl, #1
 801177e:	d110      	bne.n	80117a2 <_dtoa_r+0x6c2>
 8011780:	4620      	mov	r0, r4
 8011782:	ee18 1a10 	vmov	r1, s16
 8011786:	f000 fc2b 	bl	8011fe0 <_Bfree>
 801178a:	2300      	movs	r3, #0
 801178c:	9800      	ldr	r0, [sp, #0]
 801178e:	702b      	strb	r3, [r5, #0]
 8011790:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011792:	3001      	adds	r0, #1
 8011794:	6018      	str	r0, [r3, #0]
 8011796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011798:	2b00      	cmp	r3, #0
 801179a:	f43f acf1 	beq.w	8011180 <_dtoa_r+0xa0>
 801179e:	601d      	str	r5, [r3, #0]
 80117a0:	e4ee      	b.n	8011180 <_dtoa_r+0xa0>
 80117a2:	9f00      	ldr	r7, [sp, #0]
 80117a4:	462b      	mov	r3, r5
 80117a6:	461d      	mov	r5, r3
 80117a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80117ac:	2a39      	cmp	r2, #57	; 0x39
 80117ae:	d106      	bne.n	80117be <_dtoa_r+0x6de>
 80117b0:	9a01      	ldr	r2, [sp, #4]
 80117b2:	429a      	cmp	r2, r3
 80117b4:	d1f7      	bne.n	80117a6 <_dtoa_r+0x6c6>
 80117b6:	9901      	ldr	r1, [sp, #4]
 80117b8:	2230      	movs	r2, #48	; 0x30
 80117ba:	3701      	adds	r7, #1
 80117bc:	700a      	strb	r2, [r1, #0]
 80117be:	781a      	ldrb	r2, [r3, #0]
 80117c0:	3201      	adds	r2, #1
 80117c2:	701a      	strb	r2, [r3, #0]
 80117c4:	e790      	b.n	80116e8 <_dtoa_r+0x608>
 80117c6:	4ba6      	ldr	r3, [pc, #664]	; (8011a60 <_dtoa_r+0x980>)
 80117c8:	2200      	movs	r2, #0
 80117ca:	f7ee ff15 	bl	80005f8 <__aeabi_dmul>
 80117ce:	2200      	movs	r2, #0
 80117d0:	2300      	movs	r3, #0
 80117d2:	4606      	mov	r6, r0
 80117d4:	460f      	mov	r7, r1
 80117d6:	f7ef f977 	bl	8000ac8 <__aeabi_dcmpeq>
 80117da:	2800      	cmp	r0, #0
 80117dc:	d09d      	beq.n	801171a <_dtoa_r+0x63a>
 80117de:	e7cf      	b.n	8011780 <_dtoa_r+0x6a0>
 80117e0:	9a08      	ldr	r2, [sp, #32]
 80117e2:	2a00      	cmp	r2, #0
 80117e4:	f000 80d7 	beq.w	8011996 <_dtoa_r+0x8b6>
 80117e8:	9a06      	ldr	r2, [sp, #24]
 80117ea:	2a01      	cmp	r2, #1
 80117ec:	f300 80ba 	bgt.w	8011964 <_dtoa_r+0x884>
 80117f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80117f2:	2a00      	cmp	r2, #0
 80117f4:	f000 80b2 	beq.w	801195c <_dtoa_r+0x87c>
 80117f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80117fc:	9e07      	ldr	r6, [sp, #28]
 80117fe:	9d04      	ldr	r5, [sp, #16]
 8011800:	9a04      	ldr	r2, [sp, #16]
 8011802:	441a      	add	r2, r3
 8011804:	9204      	str	r2, [sp, #16]
 8011806:	9a05      	ldr	r2, [sp, #20]
 8011808:	2101      	movs	r1, #1
 801180a:	441a      	add	r2, r3
 801180c:	4620      	mov	r0, r4
 801180e:	9205      	str	r2, [sp, #20]
 8011810:	f000 fc9e 	bl	8012150 <__i2b>
 8011814:	4607      	mov	r7, r0
 8011816:	2d00      	cmp	r5, #0
 8011818:	dd0c      	ble.n	8011834 <_dtoa_r+0x754>
 801181a:	9b05      	ldr	r3, [sp, #20]
 801181c:	2b00      	cmp	r3, #0
 801181e:	dd09      	ble.n	8011834 <_dtoa_r+0x754>
 8011820:	42ab      	cmp	r3, r5
 8011822:	9a04      	ldr	r2, [sp, #16]
 8011824:	bfa8      	it	ge
 8011826:	462b      	movge	r3, r5
 8011828:	1ad2      	subs	r2, r2, r3
 801182a:	9204      	str	r2, [sp, #16]
 801182c:	9a05      	ldr	r2, [sp, #20]
 801182e:	1aed      	subs	r5, r5, r3
 8011830:	1ad3      	subs	r3, r2, r3
 8011832:	9305      	str	r3, [sp, #20]
 8011834:	9b07      	ldr	r3, [sp, #28]
 8011836:	b31b      	cbz	r3, 8011880 <_dtoa_r+0x7a0>
 8011838:	9b08      	ldr	r3, [sp, #32]
 801183a:	2b00      	cmp	r3, #0
 801183c:	f000 80af 	beq.w	801199e <_dtoa_r+0x8be>
 8011840:	2e00      	cmp	r6, #0
 8011842:	dd13      	ble.n	801186c <_dtoa_r+0x78c>
 8011844:	4639      	mov	r1, r7
 8011846:	4632      	mov	r2, r6
 8011848:	4620      	mov	r0, r4
 801184a:	f000 fd41 	bl	80122d0 <__pow5mult>
 801184e:	ee18 2a10 	vmov	r2, s16
 8011852:	4601      	mov	r1, r0
 8011854:	4607      	mov	r7, r0
 8011856:	4620      	mov	r0, r4
 8011858:	f000 fc90 	bl	801217c <__multiply>
 801185c:	ee18 1a10 	vmov	r1, s16
 8011860:	4680      	mov	r8, r0
 8011862:	4620      	mov	r0, r4
 8011864:	f000 fbbc 	bl	8011fe0 <_Bfree>
 8011868:	ee08 8a10 	vmov	s16, r8
 801186c:	9b07      	ldr	r3, [sp, #28]
 801186e:	1b9a      	subs	r2, r3, r6
 8011870:	d006      	beq.n	8011880 <_dtoa_r+0x7a0>
 8011872:	ee18 1a10 	vmov	r1, s16
 8011876:	4620      	mov	r0, r4
 8011878:	f000 fd2a 	bl	80122d0 <__pow5mult>
 801187c:	ee08 0a10 	vmov	s16, r0
 8011880:	2101      	movs	r1, #1
 8011882:	4620      	mov	r0, r4
 8011884:	f000 fc64 	bl	8012150 <__i2b>
 8011888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801188a:	2b00      	cmp	r3, #0
 801188c:	4606      	mov	r6, r0
 801188e:	f340 8088 	ble.w	80119a2 <_dtoa_r+0x8c2>
 8011892:	461a      	mov	r2, r3
 8011894:	4601      	mov	r1, r0
 8011896:	4620      	mov	r0, r4
 8011898:	f000 fd1a 	bl	80122d0 <__pow5mult>
 801189c:	9b06      	ldr	r3, [sp, #24]
 801189e:	2b01      	cmp	r3, #1
 80118a0:	4606      	mov	r6, r0
 80118a2:	f340 8081 	ble.w	80119a8 <_dtoa_r+0x8c8>
 80118a6:	f04f 0800 	mov.w	r8, #0
 80118aa:	6933      	ldr	r3, [r6, #16]
 80118ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80118b0:	6918      	ldr	r0, [r3, #16]
 80118b2:	f000 fbfd 	bl	80120b0 <__hi0bits>
 80118b6:	f1c0 0020 	rsb	r0, r0, #32
 80118ba:	9b05      	ldr	r3, [sp, #20]
 80118bc:	4418      	add	r0, r3
 80118be:	f010 001f 	ands.w	r0, r0, #31
 80118c2:	f000 8092 	beq.w	80119ea <_dtoa_r+0x90a>
 80118c6:	f1c0 0320 	rsb	r3, r0, #32
 80118ca:	2b04      	cmp	r3, #4
 80118cc:	f340 808a 	ble.w	80119e4 <_dtoa_r+0x904>
 80118d0:	f1c0 001c 	rsb	r0, r0, #28
 80118d4:	9b04      	ldr	r3, [sp, #16]
 80118d6:	4403      	add	r3, r0
 80118d8:	9304      	str	r3, [sp, #16]
 80118da:	9b05      	ldr	r3, [sp, #20]
 80118dc:	4403      	add	r3, r0
 80118de:	4405      	add	r5, r0
 80118e0:	9305      	str	r3, [sp, #20]
 80118e2:	9b04      	ldr	r3, [sp, #16]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	dd07      	ble.n	80118f8 <_dtoa_r+0x818>
 80118e8:	ee18 1a10 	vmov	r1, s16
 80118ec:	461a      	mov	r2, r3
 80118ee:	4620      	mov	r0, r4
 80118f0:	f000 fd48 	bl	8012384 <__lshift>
 80118f4:	ee08 0a10 	vmov	s16, r0
 80118f8:	9b05      	ldr	r3, [sp, #20]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	dd05      	ble.n	801190a <_dtoa_r+0x82a>
 80118fe:	4631      	mov	r1, r6
 8011900:	461a      	mov	r2, r3
 8011902:	4620      	mov	r0, r4
 8011904:	f000 fd3e 	bl	8012384 <__lshift>
 8011908:	4606      	mov	r6, r0
 801190a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801190c:	2b00      	cmp	r3, #0
 801190e:	d06e      	beq.n	80119ee <_dtoa_r+0x90e>
 8011910:	ee18 0a10 	vmov	r0, s16
 8011914:	4631      	mov	r1, r6
 8011916:	f000 fda5 	bl	8012464 <__mcmp>
 801191a:	2800      	cmp	r0, #0
 801191c:	da67      	bge.n	80119ee <_dtoa_r+0x90e>
 801191e:	9b00      	ldr	r3, [sp, #0]
 8011920:	3b01      	subs	r3, #1
 8011922:	ee18 1a10 	vmov	r1, s16
 8011926:	9300      	str	r3, [sp, #0]
 8011928:	220a      	movs	r2, #10
 801192a:	2300      	movs	r3, #0
 801192c:	4620      	mov	r0, r4
 801192e:	f000 fb79 	bl	8012024 <__multadd>
 8011932:	9b08      	ldr	r3, [sp, #32]
 8011934:	ee08 0a10 	vmov	s16, r0
 8011938:	2b00      	cmp	r3, #0
 801193a:	f000 81b1 	beq.w	8011ca0 <_dtoa_r+0xbc0>
 801193e:	2300      	movs	r3, #0
 8011940:	4639      	mov	r1, r7
 8011942:	220a      	movs	r2, #10
 8011944:	4620      	mov	r0, r4
 8011946:	f000 fb6d 	bl	8012024 <__multadd>
 801194a:	9b02      	ldr	r3, [sp, #8]
 801194c:	2b00      	cmp	r3, #0
 801194e:	4607      	mov	r7, r0
 8011950:	f300 808e 	bgt.w	8011a70 <_dtoa_r+0x990>
 8011954:	9b06      	ldr	r3, [sp, #24]
 8011956:	2b02      	cmp	r3, #2
 8011958:	dc51      	bgt.n	80119fe <_dtoa_r+0x91e>
 801195a:	e089      	b.n	8011a70 <_dtoa_r+0x990>
 801195c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801195e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011962:	e74b      	b.n	80117fc <_dtoa_r+0x71c>
 8011964:	9b03      	ldr	r3, [sp, #12]
 8011966:	1e5e      	subs	r6, r3, #1
 8011968:	9b07      	ldr	r3, [sp, #28]
 801196a:	42b3      	cmp	r3, r6
 801196c:	bfbf      	itttt	lt
 801196e:	9b07      	ldrlt	r3, [sp, #28]
 8011970:	9607      	strlt	r6, [sp, #28]
 8011972:	1af2      	sublt	r2, r6, r3
 8011974:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8011976:	bfb6      	itet	lt
 8011978:	189b      	addlt	r3, r3, r2
 801197a:	1b9e      	subge	r6, r3, r6
 801197c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801197e:	9b03      	ldr	r3, [sp, #12]
 8011980:	bfb8      	it	lt
 8011982:	2600      	movlt	r6, #0
 8011984:	2b00      	cmp	r3, #0
 8011986:	bfb7      	itett	lt
 8011988:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801198c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011990:	1a9d      	sublt	r5, r3, r2
 8011992:	2300      	movlt	r3, #0
 8011994:	e734      	b.n	8011800 <_dtoa_r+0x720>
 8011996:	9e07      	ldr	r6, [sp, #28]
 8011998:	9d04      	ldr	r5, [sp, #16]
 801199a:	9f08      	ldr	r7, [sp, #32]
 801199c:	e73b      	b.n	8011816 <_dtoa_r+0x736>
 801199e:	9a07      	ldr	r2, [sp, #28]
 80119a0:	e767      	b.n	8011872 <_dtoa_r+0x792>
 80119a2:	9b06      	ldr	r3, [sp, #24]
 80119a4:	2b01      	cmp	r3, #1
 80119a6:	dc18      	bgt.n	80119da <_dtoa_r+0x8fa>
 80119a8:	f1ba 0f00 	cmp.w	sl, #0
 80119ac:	d115      	bne.n	80119da <_dtoa_r+0x8fa>
 80119ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80119b2:	b993      	cbnz	r3, 80119da <_dtoa_r+0x8fa>
 80119b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80119b8:	0d1b      	lsrs	r3, r3, #20
 80119ba:	051b      	lsls	r3, r3, #20
 80119bc:	b183      	cbz	r3, 80119e0 <_dtoa_r+0x900>
 80119be:	9b04      	ldr	r3, [sp, #16]
 80119c0:	3301      	adds	r3, #1
 80119c2:	9304      	str	r3, [sp, #16]
 80119c4:	9b05      	ldr	r3, [sp, #20]
 80119c6:	3301      	adds	r3, #1
 80119c8:	9305      	str	r3, [sp, #20]
 80119ca:	f04f 0801 	mov.w	r8, #1
 80119ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	f47f af6a 	bne.w	80118aa <_dtoa_r+0x7ca>
 80119d6:	2001      	movs	r0, #1
 80119d8:	e76f      	b.n	80118ba <_dtoa_r+0x7da>
 80119da:	f04f 0800 	mov.w	r8, #0
 80119de:	e7f6      	b.n	80119ce <_dtoa_r+0x8ee>
 80119e0:	4698      	mov	r8, r3
 80119e2:	e7f4      	b.n	80119ce <_dtoa_r+0x8ee>
 80119e4:	f43f af7d 	beq.w	80118e2 <_dtoa_r+0x802>
 80119e8:	4618      	mov	r0, r3
 80119ea:	301c      	adds	r0, #28
 80119ec:	e772      	b.n	80118d4 <_dtoa_r+0x7f4>
 80119ee:	9b03      	ldr	r3, [sp, #12]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	dc37      	bgt.n	8011a64 <_dtoa_r+0x984>
 80119f4:	9b06      	ldr	r3, [sp, #24]
 80119f6:	2b02      	cmp	r3, #2
 80119f8:	dd34      	ble.n	8011a64 <_dtoa_r+0x984>
 80119fa:	9b03      	ldr	r3, [sp, #12]
 80119fc:	9302      	str	r3, [sp, #8]
 80119fe:	9b02      	ldr	r3, [sp, #8]
 8011a00:	b96b      	cbnz	r3, 8011a1e <_dtoa_r+0x93e>
 8011a02:	4631      	mov	r1, r6
 8011a04:	2205      	movs	r2, #5
 8011a06:	4620      	mov	r0, r4
 8011a08:	f000 fb0c 	bl	8012024 <__multadd>
 8011a0c:	4601      	mov	r1, r0
 8011a0e:	4606      	mov	r6, r0
 8011a10:	ee18 0a10 	vmov	r0, s16
 8011a14:	f000 fd26 	bl	8012464 <__mcmp>
 8011a18:	2800      	cmp	r0, #0
 8011a1a:	f73f adbb 	bgt.w	8011594 <_dtoa_r+0x4b4>
 8011a1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a20:	9d01      	ldr	r5, [sp, #4]
 8011a22:	43db      	mvns	r3, r3
 8011a24:	9300      	str	r3, [sp, #0]
 8011a26:	f04f 0800 	mov.w	r8, #0
 8011a2a:	4631      	mov	r1, r6
 8011a2c:	4620      	mov	r0, r4
 8011a2e:	f000 fad7 	bl	8011fe0 <_Bfree>
 8011a32:	2f00      	cmp	r7, #0
 8011a34:	f43f aea4 	beq.w	8011780 <_dtoa_r+0x6a0>
 8011a38:	f1b8 0f00 	cmp.w	r8, #0
 8011a3c:	d005      	beq.n	8011a4a <_dtoa_r+0x96a>
 8011a3e:	45b8      	cmp	r8, r7
 8011a40:	d003      	beq.n	8011a4a <_dtoa_r+0x96a>
 8011a42:	4641      	mov	r1, r8
 8011a44:	4620      	mov	r0, r4
 8011a46:	f000 facb 	bl	8011fe0 <_Bfree>
 8011a4a:	4639      	mov	r1, r7
 8011a4c:	4620      	mov	r0, r4
 8011a4e:	f000 fac7 	bl	8011fe0 <_Bfree>
 8011a52:	e695      	b.n	8011780 <_dtoa_r+0x6a0>
 8011a54:	2600      	movs	r6, #0
 8011a56:	4637      	mov	r7, r6
 8011a58:	e7e1      	b.n	8011a1e <_dtoa_r+0x93e>
 8011a5a:	9700      	str	r7, [sp, #0]
 8011a5c:	4637      	mov	r7, r6
 8011a5e:	e599      	b.n	8011594 <_dtoa_r+0x4b4>
 8011a60:	40240000 	.word	0x40240000
 8011a64:	9b08      	ldr	r3, [sp, #32]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	f000 80ca 	beq.w	8011c00 <_dtoa_r+0xb20>
 8011a6c:	9b03      	ldr	r3, [sp, #12]
 8011a6e:	9302      	str	r3, [sp, #8]
 8011a70:	2d00      	cmp	r5, #0
 8011a72:	dd05      	ble.n	8011a80 <_dtoa_r+0x9a0>
 8011a74:	4639      	mov	r1, r7
 8011a76:	462a      	mov	r2, r5
 8011a78:	4620      	mov	r0, r4
 8011a7a:	f000 fc83 	bl	8012384 <__lshift>
 8011a7e:	4607      	mov	r7, r0
 8011a80:	f1b8 0f00 	cmp.w	r8, #0
 8011a84:	d05b      	beq.n	8011b3e <_dtoa_r+0xa5e>
 8011a86:	6879      	ldr	r1, [r7, #4]
 8011a88:	4620      	mov	r0, r4
 8011a8a:	f000 fa69 	bl	8011f60 <_Balloc>
 8011a8e:	4605      	mov	r5, r0
 8011a90:	b928      	cbnz	r0, 8011a9e <_dtoa_r+0x9be>
 8011a92:	4b87      	ldr	r3, [pc, #540]	; (8011cb0 <_dtoa_r+0xbd0>)
 8011a94:	4602      	mov	r2, r0
 8011a96:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011a9a:	f7ff bb3b 	b.w	8011114 <_dtoa_r+0x34>
 8011a9e:	693a      	ldr	r2, [r7, #16]
 8011aa0:	3202      	adds	r2, #2
 8011aa2:	0092      	lsls	r2, r2, #2
 8011aa4:	f107 010c 	add.w	r1, r7, #12
 8011aa8:	300c      	adds	r0, #12
 8011aaa:	f7fe fb32 	bl	8010112 <memcpy>
 8011aae:	2201      	movs	r2, #1
 8011ab0:	4629      	mov	r1, r5
 8011ab2:	4620      	mov	r0, r4
 8011ab4:	f000 fc66 	bl	8012384 <__lshift>
 8011ab8:	9b01      	ldr	r3, [sp, #4]
 8011aba:	f103 0901 	add.w	r9, r3, #1
 8011abe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011ac2:	4413      	add	r3, r2
 8011ac4:	9305      	str	r3, [sp, #20]
 8011ac6:	f00a 0301 	and.w	r3, sl, #1
 8011aca:	46b8      	mov	r8, r7
 8011acc:	9304      	str	r3, [sp, #16]
 8011ace:	4607      	mov	r7, r0
 8011ad0:	4631      	mov	r1, r6
 8011ad2:	ee18 0a10 	vmov	r0, s16
 8011ad6:	f7ff fa75 	bl	8010fc4 <quorem>
 8011ada:	4641      	mov	r1, r8
 8011adc:	9002      	str	r0, [sp, #8]
 8011ade:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011ae2:	ee18 0a10 	vmov	r0, s16
 8011ae6:	f000 fcbd 	bl	8012464 <__mcmp>
 8011aea:	463a      	mov	r2, r7
 8011aec:	9003      	str	r0, [sp, #12]
 8011aee:	4631      	mov	r1, r6
 8011af0:	4620      	mov	r0, r4
 8011af2:	f000 fcd3 	bl	801249c <__mdiff>
 8011af6:	68c2      	ldr	r2, [r0, #12]
 8011af8:	f109 3bff 	add.w	fp, r9, #4294967295
 8011afc:	4605      	mov	r5, r0
 8011afe:	bb02      	cbnz	r2, 8011b42 <_dtoa_r+0xa62>
 8011b00:	4601      	mov	r1, r0
 8011b02:	ee18 0a10 	vmov	r0, s16
 8011b06:	f000 fcad 	bl	8012464 <__mcmp>
 8011b0a:	4602      	mov	r2, r0
 8011b0c:	4629      	mov	r1, r5
 8011b0e:	4620      	mov	r0, r4
 8011b10:	9207      	str	r2, [sp, #28]
 8011b12:	f000 fa65 	bl	8011fe0 <_Bfree>
 8011b16:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011b1a:	ea43 0102 	orr.w	r1, r3, r2
 8011b1e:	9b04      	ldr	r3, [sp, #16]
 8011b20:	430b      	orrs	r3, r1
 8011b22:	464d      	mov	r5, r9
 8011b24:	d10f      	bne.n	8011b46 <_dtoa_r+0xa66>
 8011b26:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011b2a:	d02a      	beq.n	8011b82 <_dtoa_r+0xaa2>
 8011b2c:	9b03      	ldr	r3, [sp, #12]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	dd02      	ble.n	8011b38 <_dtoa_r+0xa58>
 8011b32:	9b02      	ldr	r3, [sp, #8]
 8011b34:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011b38:	f88b a000 	strb.w	sl, [fp]
 8011b3c:	e775      	b.n	8011a2a <_dtoa_r+0x94a>
 8011b3e:	4638      	mov	r0, r7
 8011b40:	e7ba      	b.n	8011ab8 <_dtoa_r+0x9d8>
 8011b42:	2201      	movs	r2, #1
 8011b44:	e7e2      	b.n	8011b0c <_dtoa_r+0xa2c>
 8011b46:	9b03      	ldr	r3, [sp, #12]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	db04      	blt.n	8011b56 <_dtoa_r+0xa76>
 8011b4c:	9906      	ldr	r1, [sp, #24]
 8011b4e:	430b      	orrs	r3, r1
 8011b50:	9904      	ldr	r1, [sp, #16]
 8011b52:	430b      	orrs	r3, r1
 8011b54:	d122      	bne.n	8011b9c <_dtoa_r+0xabc>
 8011b56:	2a00      	cmp	r2, #0
 8011b58:	ddee      	ble.n	8011b38 <_dtoa_r+0xa58>
 8011b5a:	ee18 1a10 	vmov	r1, s16
 8011b5e:	2201      	movs	r2, #1
 8011b60:	4620      	mov	r0, r4
 8011b62:	f000 fc0f 	bl	8012384 <__lshift>
 8011b66:	4631      	mov	r1, r6
 8011b68:	ee08 0a10 	vmov	s16, r0
 8011b6c:	f000 fc7a 	bl	8012464 <__mcmp>
 8011b70:	2800      	cmp	r0, #0
 8011b72:	dc03      	bgt.n	8011b7c <_dtoa_r+0xa9c>
 8011b74:	d1e0      	bne.n	8011b38 <_dtoa_r+0xa58>
 8011b76:	f01a 0f01 	tst.w	sl, #1
 8011b7a:	d0dd      	beq.n	8011b38 <_dtoa_r+0xa58>
 8011b7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011b80:	d1d7      	bne.n	8011b32 <_dtoa_r+0xa52>
 8011b82:	2339      	movs	r3, #57	; 0x39
 8011b84:	f88b 3000 	strb.w	r3, [fp]
 8011b88:	462b      	mov	r3, r5
 8011b8a:	461d      	mov	r5, r3
 8011b8c:	3b01      	subs	r3, #1
 8011b8e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011b92:	2a39      	cmp	r2, #57	; 0x39
 8011b94:	d071      	beq.n	8011c7a <_dtoa_r+0xb9a>
 8011b96:	3201      	adds	r2, #1
 8011b98:	701a      	strb	r2, [r3, #0]
 8011b9a:	e746      	b.n	8011a2a <_dtoa_r+0x94a>
 8011b9c:	2a00      	cmp	r2, #0
 8011b9e:	dd07      	ble.n	8011bb0 <_dtoa_r+0xad0>
 8011ba0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011ba4:	d0ed      	beq.n	8011b82 <_dtoa_r+0xaa2>
 8011ba6:	f10a 0301 	add.w	r3, sl, #1
 8011baa:	f88b 3000 	strb.w	r3, [fp]
 8011bae:	e73c      	b.n	8011a2a <_dtoa_r+0x94a>
 8011bb0:	9b05      	ldr	r3, [sp, #20]
 8011bb2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011bb6:	4599      	cmp	r9, r3
 8011bb8:	d047      	beq.n	8011c4a <_dtoa_r+0xb6a>
 8011bba:	ee18 1a10 	vmov	r1, s16
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	220a      	movs	r2, #10
 8011bc2:	4620      	mov	r0, r4
 8011bc4:	f000 fa2e 	bl	8012024 <__multadd>
 8011bc8:	45b8      	cmp	r8, r7
 8011bca:	ee08 0a10 	vmov	s16, r0
 8011bce:	f04f 0300 	mov.w	r3, #0
 8011bd2:	f04f 020a 	mov.w	r2, #10
 8011bd6:	4641      	mov	r1, r8
 8011bd8:	4620      	mov	r0, r4
 8011bda:	d106      	bne.n	8011bea <_dtoa_r+0xb0a>
 8011bdc:	f000 fa22 	bl	8012024 <__multadd>
 8011be0:	4680      	mov	r8, r0
 8011be2:	4607      	mov	r7, r0
 8011be4:	f109 0901 	add.w	r9, r9, #1
 8011be8:	e772      	b.n	8011ad0 <_dtoa_r+0x9f0>
 8011bea:	f000 fa1b 	bl	8012024 <__multadd>
 8011bee:	4639      	mov	r1, r7
 8011bf0:	4680      	mov	r8, r0
 8011bf2:	2300      	movs	r3, #0
 8011bf4:	220a      	movs	r2, #10
 8011bf6:	4620      	mov	r0, r4
 8011bf8:	f000 fa14 	bl	8012024 <__multadd>
 8011bfc:	4607      	mov	r7, r0
 8011bfe:	e7f1      	b.n	8011be4 <_dtoa_r+0xb04>
 8011c00:	9b03      	ldr	r3, [sp, #12]
 8011c02:	9302      	str	r3, [sp, #8]
 8011c04:	9d01      	ldr	r5, [sp, #4]
 8011c06:	ee18 0a10 	vmov	r0, s16
 8011c0a:	4631      	mov	r1, r6
 8011c0c:	f7ff f9da 	bl	8010fc4 <quorem>
 8011c10:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011c14:	9b01      	ldr	r3, [sp, #4]
 8011c16:	f805 ab01 	strb.w	sl, [r5], #1
 8011c1a:	1aea      	subs	r2, r5, r3
 8011c1c:	9b02      	ldr	r3, [sp, #8]
 8011c1e:	4293      	cmp	r3, r2
 8011c20:	dd09      	ble.n	8011c36 <_dtoa_r+0xb56>
 8011c22:	ee18 1a10 	vmov	r1, s16
 8011c26:	2300      	movs	r3, #0
 8011c28:	220a      	movs	r2, #10
 8011c2a:	4620      	mov	r0, r4
 8011c2c:	f000 f9fa 	bl	8012024 <__multadd>
 8011c30:	ee08 0a10 	vmov	s16, r0
 8011c34:	e7e7      	b.n	8011c06 <_dtoa_r+0xb26>
 8011c36:	9b02      	ldr	r3, [sp, #8]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	bfc8      	it	gt
 8011c3c:	461d      	movgt	r5, r3
 8011c3e:	9b01      	ldr	r3, [sp, #4]
 8011c40:	bfd8      	it	le
 8011c42:	2501      	movle	r5, #1
 8011c44:	441d      	add	r5, r3
 8011c46:	f04f 0800 	mov.w	r8, #0
 8011c4a:	ee18 1a10 	vmov	r1, s16
 8011c4e:	2201      	movs	r2, #1
 8011c50:	4620      	mov	r0, r4
 8011c52:	f000 fb97 	bl	8012384 <__lshift>
 8011c56:	4631      	mov	r1, r6
 8011c58:	ee08 0a10 	vmov	s16, r0
 8011c5c:	f000 fc02 	bl	8012464 <__mcmp>
 8011c60:	2800      	cmp	r0, #0
 8011c62:	dc91      	bgt.n	8011b88 <_dtoa_r+0xaa8>
 8011c64:	d102      	bne.n	8011c6c <_dtoa_r+0xb8c>
 8011c66:	f01a 0f01 	tst.w	sl, #1
 8011c6a:	d18d      	bne.n	8011b88 <_dtoa_r+0xaa8>
 8011c6c:	462b      	mov	r3, r5
 8011c6e:	461d      	mov	r5, r3
 8011c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011c74:	2a30      	cmp	r2, #48	; 0x30
 8011c76:	d0fa      	beq.n	8011c6e <_dtoa_r+0xb8e>
 8011c78:	e6d7      	b.n	8011a2a <_dtoa_r+0x94a>
 8011c7a:	9a01      	ldr	r2, [sp, #4]
 8011c7c:	429a      	cmp	r2, r3
 8011c7e:	d184      	bne.n	8011b8a <_dtoa_r+0xaaa>
 8011c80:	9b00      	ldr	r3, [sp, #0]
 8011c82:	3301      	adds	r3, #1
 8011c84:	9300      	str	r3, [sp, #0]
 8011c86:	2331      	movs	r3, #49	; 0x31
 8011c88:	7013      	strb	r3, [r2, #0]
 8011c8a:	e6ce      	b.n	8011a2a <_dtoa_r+0x94a>
 8011c8c:	4b09      	ldr	r3, [pc, #36]	; (8011cb4 <_dtoa_r+0xbd4>)
 8011c8e:	f7ff ba95 	b.w	80111bc <_dtoa_r+0xdc>
 8011c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	f47f aa6e 	bne.w	8011176 <_dtoa_r+0x96>
 8011c9a:	4b07      	ldr	r3, [pc, #28]	; (8011cb8 <_dtoa_r+0xbd8>)
 8011c9c:	f7ff ba8e 	b.w	80111bc <_dtoa_r+0xdc>
 8011ca0:	9b02      	ldr	r3, [sp, #8]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	dcae      	bgt.n	8011c04 <_dtoa_r+0xb24>
 8011ca6:	9b06      	ldr	r3, [sp, #24]
 8011ca8:	2b02      	cmp	r3, #2
 8011caa:	f73f aea8 	bgt.w	80119fe <_dtoa_r+0x91e>
 8011cae:	e7a9      	b.n	8011c04 <_dtoa_r+0xb24>
 8011cb0:	0801554b 	.word	0x0801554b
 8011cb4:	080154a8 	.word	0x080154a8
 8011cb8:	080154cc 	.word	0x080154cc

08011cbc <__sflush_r>:
 8011cbc:	898a      	ldrh	r2, [r1, #12]
 8011cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cc2:	4605      	mov	r5, r0
 8011cc4:	0710      	lsls	r0, r2, #28
 8011cc6:	460c      	mov	r4, r1
 8011cc8:	d458      	bmi.n	8011d7c <__sflush_r+0xc0>
 8011cca:	684b      	ldr	r3, [r1, #4]
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	dc05      	bgt.n	8011cdc <__sflush_r+0x20>
 8011cd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	dc02      	bgt.n	8011cdc <__sflush_r+0x20>
 8011cd6:	2000      	movs	r0, #0
 8011cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011cde:	2e00      	cmp	r6, #0
 8011ce0:	d0f9      	beq.n	8011cd6 <__sflush_r+0x1a>
 8011ce2:	2300      	movs	r3, #0
 8011ce4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011ce8:	682f      	ldr	r7, [r5, #0]
 8011cea:	602b      	str	r3, [r5, #0]
 8011cec:	d032      	beq.n	8011d54 <__sflush_r+0x98>
 8011cee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011cf0:	89a3      	ldrh	r3, [r4, #12]
 8011cf2:	075a      	lsls	r2, r3, #29
 8011cf4:	d505      	bpl.n	8011d02 <__sflush_r+0x46>
 8011cf6:	6863      	ldr	r3, [r4, #4]
 8011cf8:	1ac0      	subs	r0, r0, r3
 8011cfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011cfc:	b10b      	cbz	r3, 8011d02 <__sflush_r+0x46>
 8011cfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011d00:	1ac0      	subs	r0, r0, r3
 8011d02:	2300      	movs	r3, #0
 8011d04:	4602      	mov	r2, r0
 8011d06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011d08:	6a21      	ldr	r1, [r4, #32]
 8011d0a:	4628      	mov	r0, r5
 8011d0c:	47b0      	blx	r6
 8011d0e:	1c43      	adds	r3, r0, #1
 8011d10:	89a3      	ldrh	r3, [r4, #12]
 8011d12:	d106      	bne.n	8011d22 <__sflush_r+0x66>
 8011d14:	6829      	ldr	r1, [r5, #0]
 8011d16:	291d      	cmp	r1, #29
 8011d18:	d82c      	bhi.n	8011d74 <__sflush_r+0xb8>
 8011d1a:	4a2a      	ldr	r2, [pc, #168]	; (8011dc4 <__sflush_r+0x108>)
 8011d1c:	40ca      	lsrs	r2, r1
 8011d1e:	07d6      	lsls	r6, r2, #31
 8011d20:	d528      	bpl.n	8011d74 <__sflush_r+0xb8>
 8011d22:	2200      	movs	r2, #0
 8011d24:	6062      	str	r2, [r4, #4]
 8011d26:	04d9      	lsls	r1, r3, #19
 8011d28:	6922      	ldr	r2, [r4, #16]
 8011d2a:	6022      	str	r2, [r4, #0]
 8011d2c:	d504      	bpl.n	8011d38 <__sflush_r+0x7c>
 8011d2e:	1c42      	adds	r2, r0, #1
 8011d30:	d101      	bne.n	8011d36 <__sflush_r+0x7a>
 8011d32:	682b      	ldr	r3, [r5, #0]
 8011d34:	b903      	cbnz	r3, 8011d38 <__sflush_r+0x7c>
 8011d36:	6560      	str	r0, [r4, #84]	; 0x54
 8011d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011d3a:	602f      	str	r7, [r5, #0]
 8011d3c:	2900      	cmp	r1, #0
 8011d3e:	d0ca      	beq.n	8011cd6 <__sflush_r+0x1a>
 8011d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011d44:	4299      	cmp	r1, r3
 8011d46:	d002      	beq.n	8011d4e <__sflush_r+0x92>
 8011d48:	4628      	mov	r0, r5
 8011d4a:	f000 fca3 	bl	8012694 <_free_r>
 8011d4e:	2000      	movs	r0, #0
 8011d50:	6360      	str	r0, [r4, #52]	; 0x34
 8011d52:	e7c1      	b.n	8011cd8 <__sflush_r+0x1c>
 8011d54:	6a21      	ldr	r1, [r4, #32]
 8011d56:	2301      	movs	r3, #1
 8011d58:	4628      	mov	r0, r5
 8011d5a:	47b0      	blx	r6
 8011d5c:	1c41      	adds	r1, r0, #1
 8011d5e:	d1c7      	bne.n	8011cf0 <__sflush_r+0x34>
 8011d60:	682b      	ldr	r3, [r5, #0]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d0c4      	beq.n	8011cf0 <__sflush_r+0x34>
 8011d66:	2b1d      	cmp	r3, #29
 8011d68:	d001      	beq.n	8011d6e <__sflush_r+0xb2>
 8011d6a:	2b16      	cmp	r3, #22
 8011d6c:	d101      	bne.n	8011d72 <__sflush_r+0xb6>
 8011d6e:	602f      	str	r7, [r5, #0]
 8011d70:	e7b1      	b.n	8011cd6 <__sflush_r+0x1a>
 8011d72:	89a3      	ldrh	r3, [r4, #12]
 8011d74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d78:	81a3      	strh	r3, [r4, #12]
 8011d7a:	e7ad      	b.n	8011cd8 <__sflush_r+0x1c>
 8011d7c:	690f      	ldr	r7, [r1, #16]
 8011d7e:	2f00      	cmp	r7, #0
 8011d80:	d0a9      	beq.n	8011cd6 <__sflush_r+0x1a>
 8011d82:	0793      	lsls	r3, r2, #30
 8011d84:	680e      	ldr	r6, [r1, #0]
 8011d86:	bf08      	it	eq
 8011d88:	694b      	ldreq	r3, [r1, #20]
 8011d8a:	600f      	str	r7, [r1, #0]
 8011d8c:	bf18      	it	ne
 8011d8e:	2300      	movne	r3, #0
 8011d90:	eba6 0807 	sub.w	r8, r6, r7
 8011d94:	608b      	str	r3, [r1, #8]
 8011d96:	f1b8 0f00 	cmp.w	r8, #0
 8011d9a:	dd9c      	ble.n	8011cd6 <__sflush_r+0x1a>
 8011d9c:	6a21      	ldr	r1, [r4, #32]
 8011d9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011da0:	4643      	mov	r3, r8
 8011da2:	463a      	mov	r2, r7
 8011da4:	4628      	mov	r0, r5
 8011da6:	47b0      	blx	r6
 8011da8:	2800      	cmp	r0, #0
 8011daa:	dc06      	bgt.n	8011dba <__sflush_r+0xfe>
 8011dac:	89a3      	ldrh	r3, [r4, #12]
 8011dae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011db2:	81a3      	strh	r3, [r4, #12]
 8011db4:	f04f 30ff 	mov.w	r0, #4294967295
 8011db8:	e78e      	b.n	8011cd8 <__sflush_r+0x1c>
 8011dba:	4407      	add	r7, r0
 8011dbc:	eba8 0800 	sub.w	r8, r8, r0
 8011dc0:	e7e9      	b.n	8011d96 <__sflush_r+0xda>
 8011dc2:	bf00      	nop
 8011dc4:	20400001 	.word	0x20400001

08011dc8 <_fflush_r>:
 8011dc8:	b538      	push	{r3, r4, r5, lr}
 8011dca:	690b      	ldr	r3, [r1, #16]
 8011dcc:	4605      	mov	r5, r0
 8011dce:	460c      	mov	r4, r1
 8011dd0:	b913      	cbnz	r3, 8011dd8 <_fflush_r+0x10>
 8011dd2:	2500      	movs	r5, #0
 8011dd4:	4628      	mov	r0, r5
 8011dd6:	bd38      	pop	{r3, r4, r5, pc}
 8011dd8:	b118      	cbz	r0, 8011de2 <_fflush_r+0x1a>
 8011dda:	6983      	ldr	r3, [r0, #24]
 8011ddc:	b90b      	cbnz	r3, 8011de2 <_fflush_r+0x1a>
 8011dde:	f7fe f8d3 	bl	800ff88 <__sinit>
 8011de2:	4b14      	ldr	r3, [pc, #80]	; (8011e34 <_fflush_r+0x6c>)
 8011de4:	429c      	cmp	r4, r3
 8011de6:	d11b      	bne.n	8011e20 <_fflush_r+0x58>
 8011de8:	686c      	ldr	r4, [r5, #4]
 8011dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d0ef      	beq.n	8011dd2 <_fflush_r+0xa>
 8011df2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011df4:	07d0      	lsls	r0, r2, #31
 8011df6:	d404      	bmi.n	8011e02 <_fflush_r+0x3a>
 8011df8:	0599      	lsls	r1, r3, #22
 8011dfa:	d402      	bmi.n	8011e02 <_fflush_r+0x3a>
 8011dfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011dfe:	f7fe f986 	bl	801010e <__retarget_lock_acquire_recursive>
 8011e02:	4628      	mov	r0, r5
 8011e04:	4621      	mov	r1, r4
 8011e06:	f7ff ff59 	bl	8011cbc <__sflush_r>
 8011e0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011e0c:	07da      	lsls	r2, r3, #31
 8011e0e:	4605      	mov	r5, r0
 8011e10:	d4e0      	bmi.n	8011dd4 <_fflush_r+0xc>
 8011e12:	89a3      	ldrh	r3, [r4, #12]
 8011e14:	059b      	lsls	r3, r3, #22
 8011e16:	d4dd      	bmi.n	8011dd4 <_fflush_r+0xc>
 8011e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011e1a:	f7fe f979 	bl	8010110 <__retarget_lock_release_recursive>
 8011e1e:	e7d9      	b.n	8011dd4 <_fflush_r+0xc>
 8011e20:	4b05      	ldr	r3, [pc, #20]	; (8011e38 <_fflush_r+0x70>)
 8011e22:	429c      	cmp	r4, r3
 8011e24:	d101      	bne.n	8011e2a <_fflush_r+0x62>
 8011e26:	68ac      	ldr	r4, [r5, #8]
 8011e28:	e7df      	b.n	8011dea <_fflush_r+0x22>
 8011e2a:	4b04      	ldr	r3, [pc, #16]	; (8011e3c <_fflush_r+0x74>)
 8011e2c:	429c      	cmp	r4, r3
 8011e2e:	bf08      	it	eq
 8011e30:	68ec      	ldreq	r4, [r5, #12]
 8011e32:	e7da      	b.n	8011dea <_fflush_r+0x22>
 8011e34:	08015454 	.word	0x08015454
 8011e38:	08015474 	.word	0x08015474
 8011e3c:	08015434 	.word	0x08015434

08011e40 <_localeconv_r>:
 8011e40:	4800      	ldr	r0, [pc, #0]	; (8011e44 <_localeconv_r+0x4>)
 8011e42:	4770      	bx	lr
 8011e44:	200001f4 	.word	0x200001f4

08011e48 <_lseek_r>:
 8011e48:	b538      	push	{r3, r4, r5, lr}
 8011e4a:	4d07      	ldr	r5, [pc, #28]	; (8011e68 <_lseek_r+0x20>)
 8011e4c:	4604      	mov	r4, r0
 8011e4e:	4608      	mov	r0, r1
 8011e50:	4611      	mov	r1, r2
 8011e52:	2200      	movs	r2, #0
 8011e54:	602a      	str	r2, [r5, #0]
 8011e56:	461a      	mov	r2, r3
 8011e58:	f7f3 ff96 	bl	8005d88 <_lseek>
 8011e5c:	1c43      	adds	r3, r0, #1
 8011e5e:	d102      	bne.n	8011e66 <_lseek_r+0x1e>
 8011e60:	682b      	ldr	r3, [r5, #0]
 8011e62:	b103      	cbz	r3, 8011e66 <_lseek_r+0x1e>
 8011e64:	6023      	str	r3, [r4, #0]
 8011e66:	bd38      	pop	{r3, r4, r5, pc}
 8011e68:	20005b68 	.word	0x20005b68

08011e6c <__swhatbuf_r>:
 8011e6c:	b570      	push	{r4, r5, r6, lr}
 8011e6e:	460e      	mov	r6, r1
 8011e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e74:	2900      	cmp	r1, #0
 8011e76:	b096      	sub	sp, #88	; 0x58
 8011e78:	4614      	mov	r4, r2
 8011e7a:	461d      	mov	r5, r3
 8011e7c:	da08      	bge.n	8011e90 <__swhatbuf_r+0x24>
 8011e7e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011e82:	2200      	movs	r2, #0
 8011e84:	602a      	str	r2, [r5, #0]
 8011e86:	061a      	lsls	r2, r3, #24
 8011e88:	d410      	bmi.n	8011eac <__swhatbuf_r+0x40>
 8011e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e8e:	e00e      	b.n	8011eae <__swhatbuf_r+0x42>
 8011e90:	466a      	mov	r2, sp
 8011e92:	f000 fe2f 	bl	8012af4 <_fstat_r>
 8011e96:	2800      	cmp	r0, #0
 8011e98:	dbf1      	blt.n	8011e7e <__swhatbuf_r+0x12>
 8011e9a:	9a01      	ldr	r2, [sp, #4]
 8011e9c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011ea0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011ea4:	425a      	negs	r2, r3
 8011ea6:	415a      	adcs	r2, r3
 8011ea8:	602a      	str	r2, [r5, #0]
 8011eaa:	e7ee      	b.n	8011e8a <__swhatbuf_r+0x1e>
 8011eac:	2340      	movs	r3, #64	; 0x40
 8011eae:	2000      	movs	r0, #0
 8011eb0:	6023      	str	r3, [r4, #0]
 8011eb2:	b016      	add	sp, #88	; 0x58
 8011eb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08011eb8 <__smakebuf_r>:
 8011eb8:	898b      	ldrh	r3, [r1, #12]
 8011eba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011ebc:	079d      	lsls	r5, r3, #30
 8011ebe:	4606      	mov	r6, r0
 8011ec0:	460c      	mov	r4, r1
 8011ec2:	d507      	bpl.n	8011ed4 <__smakebuf_r+0x1c>
 8011ec4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011ec8:	6023      	str	r3, [r4, #0]
 8011eca:	6123      	str	r3, [r4, #16]
 8011ecc:	2301      	movs	r3, #1
 8011ece:	6163      	str	r3, [r4, #20]
 8011ed0:	b002      	add	sp, #8
 8011ed2:	bd70      	pop	{r4, r5, r6, pc}
 8011ed4:	ab01      	add	r3, sp, #4
 8011ed6:	466a      	mov	r2, sp
 8011ed8:	f7ff ffc8 	bl	8011e6c <__swhatbuf_r>
 8011edc:	9900      	ldr	r1, [sp, #0]
 8011ede:	4605      	mov	r5, r0
 8011ee0:	4630      	mov	r0, r6
 8011ee2:	f7fe f94d 	bl	8010180 <_malloc_r>
 8011ee6:	b948      	cbnz	r0, 8011efc <__smakebuf_r+0x44>
 8011ee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011eec:	059a      	lsls	r2, r3, #22
 8011eee:	d4ef      	bmi.n	8011ed0 <__smakebuf_r+0x18>
 8011ef0:	f023 0303 	bic.w	r3, r3, #3
 8011ef4:	f043 0302 	orr.w	r3, r3, #2
 8011ef8:	81a3      	strh	r3, [r4, #12]
 8011efa:	e7e3      	b.n	8011ec4 <__smakebuf_r+0xc>
 8011efc:	4b0d      	ldr	r3, [pc, #52]	; (8011f34 <__smakebuf_r+0x7c>)
 8011efe:	62b3      	str	r3, [r6, #40]	; 0x28
 8011f00:	89a3      	ldrh	r3, [r4, #12]
 8011f02:	6020      	str	r0, [r4, #0]
 8011f04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011f08:	81a3      	strh	r3, [r4, #12]
 8011f0a:	9b00      	ldr	r3, [sp, #0]
 8011f0c:	6163      	str	r3, [r4, #20]
 8011f0e:	9b01      	ldr	r3, [sp, #4]
 8011f10:	6120      	str	r0, [r4, #16]
 8011f12:	b15b      	cbz	r3, 8011f2c <__smakebuf_r+0x74>
 8011f14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f18:	4630      	mov	r0, r6
 8011f1a:	f000 fdfd 	bl	8012b18 <_isatty_r>
 8011f1e:	b128      	cbz	r0, 8011f2c <__smakebuf_r+0x74>
 8011f20:	89a3      	ldrh	r3, [r4, #12]
 8011f22:	f023 0303 	bic.w	r3, r3, #3
 8011f26:	f043 0301 	orr.w	r3, r3, #1
 8011f2a:	81a3      	strh	r3, [r4, #12]
 8011f2c:	89a0      	ldrh	r0, [r4, #12]
 8011f2e:	4305      	orrs	r5, r0
 8011f30:	81a5      	strh	r5, [r4, #12]
 8011f32:	e7cd      	b.n	8011ed0 <__smakebuf_r+0x18>
 8011f34:	0800ff21 	.word	0x0800ff21

08011f38 <malloc>:
 8011f38:	4b02      	ldr	r3, [pc, #8]	; (8011f44 <malloc+0xc>)
 8011f3a:	4601      	mov	r1, r0
 8011f3c:	6818      	ldr	r0, [r3, #0]
 8011f3e:	f7fe b91f 	b.w	8010180 <_malloc_r>
 8011f42:	bf00      	nop
 8011f44:	200000a0 	.word	0x200000a0

08011f48 <__malloc_lock>:
 8011f48:	4801      	ldr	r0, [pc, #4]	; (8011f50 <__malloc_lock+0x8>)
 8011f4a:	f7fe b8e0 	b.w	801010e <__retarget_lock_acquire_recursive>
 8011f4e:	bf00      	nop
 8011f50:	20005b5c 	.word	0x20005b5c

08011f54 <__malloc_unlock>:
 8011f54:	4801      	ldr	r0, [pc, #4]	; (8011f5c <__malloc_unlock+0x8>)
 8011f56:	f7fe b8db 	b.w	8010110 <__retarget_lock_release_recursive>
 8011f5a:	bf00      	nop
 8011f5c:	20005b5c 	.word	0x20005b5c

08011f60 <_Balloc>:
 8011f60:	b570      	push	{r4, r5, r6, lr}
 8011f62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011f64:	4604      	mov	r4, r0
 8011f66:	460d      	mov	r5, r1
 8011f68:	b976      	cbnz	r6, 8011f88 <_Balloc+0x28>
 8011f6a:	2010      	movs	r0, #16
 8011f6c:	f7ff ffe4 	bl	8011f38 <malloc>
 8011f70:	4602      	mov	r2, r0
 8011f72:	6260      	str	r0, [r4, #36]	; 0x24
 8011f74:	b920      	cbnz	r0, 8011f80 <_Balloc+0x20>
 8011f76:	4b18      	ldr	r3, [pc, #96]	; (8011fd8 <_Balloc+0x78>)
 8011f78:	4818      	ldr	r0, [pc, #96]	; (8011fdc <_Balloc+0x7c>)
 8011f7a:	2166      	movs	r1, #102	; 0x66
 8011f7c:	f000 fd8a 	bl	8012a94 <__assert_func>
 8011f80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011f84:	6006      	str	r6, [r0, #0]
 8011f86:	60c6      	str	r6, [r0, #12]
 8011f88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011f8a:	68f3      	ldr	r3, [r6, #12]
 8011f8c:	b183      	cbz	r3, 8011fb0 <_Balloc+0x50>
 8011f8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011f90:	68db      	ldr	r3, [r3, #12]
 8011f92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011f96:	b9b8      	cbnz	r0, 8011fc8 <_Balloc+0x68>
 8011f98:	2101      	movs	r1, #1
 8011f9a:	fa01 f605 	lsl.w	r6, r1, r5
 8011f9e:	1d72      	adds	r2, r6, #5
 8011fa0:	0092      	lsls	r2, r2, #2
 8011fa2:	4620      	mov	r0, r4
 8011fa4:	f000 fb60 	bl	8012668 <_calloc_r>
 8011fa8:	b160      	cbz	r0, 8011fc4 <_Balloc+0x64>
 8011faa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011fae:	e00e      	b.n	8011fce <_Balloc+0x6e>
 8011fb0:	2221      	movs	r2, #33	; 0x21
 8011fb2:	2104      	movs	r1, #4
 8011fb4:	4620      	mov	r0, r4
 8011fb6:	f000 fb57 	bl	8012668 <_calloc_r>
 8011fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011fbc:	60f0      	str	r0, [r6, #12]
 8011fbe:	68db      	ldr	r3, [r3, #12]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d1e4      	bne.n	8011f8e <_Balloc+0x2e>
 8011fc4:	2000      	movs	r0, #0
 8011fc6:	bd70      	pop	{r4, r5, r6, pc}
 8011fc8:	6802      	ldr	r2, [r0, #0]
 8011fca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011fce:	2300      	movs	r3, #0
 8011fd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011fd4:	e7f7      	b.n	8011fc6 <_Balloc+0x66>
 8011fd6:	bf00      	nop
 8011fd8:	080154d9 	.word	0x080154d9
 8011fdc:	0801555c 	.word	0x0801555c

08011fe0 <_Bfree>:
 8011fe0:	b570      	push	{r4, r5, r6, lr}
 8011fe2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011fe4:	4605      	mov	r5, r0
 8011fe6:	460c      	mov	r4, r1
 8011fe8:	b976      	cbnz	r6, 8012008 <_Bfree+0x28>
 8011fea:	2010      	movs	r0, #16
 8011fec:	f7ff ffa4 	bl	8011f38 <malloc>
 8011ff0:	4602      	mov	r2, r0
 8011ff2:	6268      	str	r0, [r5, #36]	; 0x24
 8011ff4:	b920      	cbnz	r0, 8012000 <_Bfree+0x20>
 8011ff6:	4b09      	ldr	r3, [pc, #36]	; (801201c <_Bfree+0x3c>)
 8011ff8:	4809      	ldr	r0, [pc, #36]	; (8012020 <_Bfree+0x40>)
 8011ffa:	218a      	movs	r1, #138	; 0x8a
 8011ffc:	f000 fd4a 	bl	8012a94 <__assert_func>
 8012000:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012004:	6006      	str	r6, [r0, #0]
 8012006:	60c6      	str	r6, [r0, #12]
 8012008:	b13c      	cbz	r4, 801201a <_Bfree+0x3a>
 801200a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801200c:	6862      	ldr	r2, [r4, #4]
 801200e:	68db      	ldr	r3, [r3, #12]
 8012010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012014:	6021      	str	r1, [r4, #0]
 8012016:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801201a:	bd70      	pop	{r4, r5, r6, pc}
 801201c:	080154d9 	.word	0x080154d9
 8012020:	0801555c 	.word	0x0801555c

08012024 <__multadd>:
 8012024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012028:	690d      	ldr	r5, [r1, #16]
 801202a:	4607      	mov	r7, r0
 801202c:	460c      	mov	r4, r1
 801202e:	461e      	mov	r6, r3
 8012030:	f101 0c14 	add.w	ip, r1, #20
 8012034:	2000      	movs	r0, #0
 8012036:	f8dc 3000 	ldr.w	r3, [ip]
 801203a:	b299      	uxth	r1, r3
 801203c:	fb02 6101 	mla	r1, r2, r1, r6
 8012040:	0c1e      	lsrs	r6, r3, #16
 8012042:	0c0b      	lsrs	r3, r1, #16
 8012044:	fb02 3306 	mla	r3, r2, r6, r3
 8012048:	b289      	uxth	r1, r1
 801204a:	3001      	adds	r0, #1
 801204c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012050:	4285      	cmp	r5, r0
 8012052:	f84c 1b04 	str.w	r1, [ip], #4
 8012056:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801205a:	dcec      	bgt.n	8012036 <__multadd+0x12>
 801205c:	b30e      	cbz	r6, 80120a2 <__multadd+0x7e>
 801205e:	68a3      	ldr	r3, [r4, #8]
 8012060:	42ab      	cmp	r3, r5
 8012062:	dc19      	bgt.n	8012098 <__multadd+0x74>
 8012064:	6861      	ldr	r1, [r4, #4]
 8012066:	4638      	mov	r0, r7
 8012068:	3101      	adds	r1, #1
 801206a:	f7ff ff79 	bl	8011f60 <_Balloc>
 801206e:	4680      	mov	r8, r0
 8012070:	b928      	cbnz	r0, 801207e <__multadd+0x5a>
 8012072:	4602      	mov	r2, r0
 8012074:	4b0c      	ldr	r3, [pc, #48]	; (80120a8 <__multadd+0x84>)
 8012076:	480d      	ldr	r0, [pc, #52]	; (80120ac <__multadd+0x88>)
 8012078:	21b5      	movs	r1, #181	; 0xb5
 801207a:	f000 fd0b 	bl	8012a94 <__assert_func>
 801207e:	6922      	ldr	r2, [r4, #16]
 8012080:	3202      	adds	r2, #2
 8012082:	f104 010c 	add.w	r1, r4, #12
 8012086:	0092      	lsls	r2, r2, #2
 8012088:	300c      	adds	r0, #12
 801208a:	f7fe f842 	bl	8010112 <memcpy>
 801208e:	4621      	mov	r1, r4
 8012090:	4638      	mov	r0, r7
 8012092:	f7ff ffa5 	bl	8011fe0 <_Bfree>
 8012096:	4644      	mov	r4, r8
 8012098:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801209c:	3501      	adds	r5, #1
 801209e:	615e      	str	r6, [r3, #20]
 80120a0:	6125      	str	r5, [r4, #16]
 80120a2:	4620      	mov	r0, r4
 80120a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120a8:	0801554b 	.word	0x0801554b
 80120ac:	0801555c 	.word	0x0801555c

080120b0 <__hi0bits>:
 80120b0:	0c03      	lsrs	r3, r0, #16
 80120b2:	041b      	lsls	r3, r3, #16
 80120b4:	b9d3      	cbnz	r3, 80120ec <__hi0bits+0x3c>
 80120b6:	0400      	lsls	r0, r0, #16
 80120b8:	2310      	movs	r3, #16
 80120ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80120be:	bf04      	itt	eq
 80120c0:	0200      	lsleq	r0, r0, #8
 80120c2:	3308      	addeq	r3, #8
 80120c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80120c8:	bf04      	itt	eq
 80120ca:	0100      	lsleq	r0, r0, #4
 80120cc:	3304      	addeq	r3, #4
 80120ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80120d2:	bf04      	itt	eq
 80120d4:	0080      	lsleq	r0, r0, #2
 80120d6:	3302      	addeq	r3, #2
 80120d8:	2800      	cmp	r0, #0
 80120da:	db05      	blt.n	80120e8 <__hi0bits+0x38>
 80120dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80120e0:	f103 0301 	add.w	r3, r3, #1
 80120e4:	bf08      	it	eq
 80120e6:	2320      	moveq	r3, #32
 80120e8:	4618      	mov	r0, r3
 80120ea:	4770      	bx	lr
 80120ec:	2300      	movs	r3, #0
 80120ee:	e7e4      	b.n	80120ba <__hi0bits+0xa>

080120f0 <__lo0bits>:
 80120f0:	6803      	ldr	r3, [r0, #0]
 80120f2:	f013 0207 	ands.w	r2, r3, #7
 80120f6:	4601      	mov	r1, r0
 80120f8:	d00b      	beq.n	8012112 <__lo0bits+0x22>
 80120fa:	07da      	lsls	r2, r3, #31
 80120fc:	d423      	bmi.n	8012146 <__lo0bits+0x56>
 80120fe:	0798      	lsls	r0, r3, #30
 8012100:	bf49      	itett	mi
 8012102:	085b      	lsrmi	r3, r3, #1
 8012104:	089b      	lsrpl	r3, r3, #2
 8012106:	2001      	movmi	r0, #1
 8012108:	600b      	strmi	r3, [r1, #0]
 801210a:	bf5c      	itt	pl
 801210c:	600b      	strpl	r3, [r1, #0]
 801210e:	2002      	movpl	r0, #2
 8012110:	4770      	bx	lr
 8012112:	b298      	uxth	r0, r3
 8012114:	b9a8      	cbnz	r0, 8012142 <__lo0bits+0x52>
 8012116:	0c1b      	lsrs	r3, r3, #16
 8012118:	2010      	movs	r0, #16
 801211a:	b2da      	uxtb	r2, r3
 801211c:	b90a      	cbnz	r2, 8012122 <__lo0bits+0x32>
 801211e:	3008      	adds	r0, #8
 8012120:	0a1b      	lsrs	r3, r3, #8
 8012122:	071a      	lsls	r2, r3, #28
 8012124:	bf04      	itt	eq
 8012126:	091b      	lsreq	r3, r3, #4
 8012128:	3004      	addeq	r0, #4
 801212a:	079a      	lsls	r2, r3, #30
 801212c:	bf04      	itt	eq
 801212e:	089b      	lsreq	r3, r3, #2
 8012130:	3002      	addeq	r0, #2
 8012132:	07da      	lsls	r2, r3, #31
 8012134:	d403      	bmi.n	801213e <__lo0bits+0x4e>
 8012136:	085b      	lsrs	r3, r3, #1
 8012138:	f100 0001 	add.w	r0, r0, #1
 801213c:	d005      	beq.n	801214a <__lo0bits+0x5a>
 801213e:	600b      	str	r3, [r1, #0]
 8012140:	4770      	bx	lr
 8012142:	4610      	mov	r0, r2
 8012144:	e7e9      	b.n	801211a <__lo0bits+0x2a>
 8012146:	2000      	movs	r0, #0
 8012148:	4770      	bx	lr
 801214a:	2020      	movs	r0, #32
 801214c:	4770      	bx	lr
	...

08012150 <__i2b>:
 8012150:	b510      	push	{r4, lr}
 8012152:	460c      	mov	r4, r1
 8012154:	2101      	movs	r1, #1
 8012156:	f7ff ff03 	bl	8011f60 <_Balloc>
 801215a:	4602      	mov	r2, r0
 801215c:	b928      	cbnz	r0, 801216a <__i2b+0x1a>
 801215e:	4b05      	ldr	r3, [pc, #20]	; (8012174 <__i2b+0x24>)
 8012160:	4805      	ldr	r0, [pc, #20]	; (8012178 <__i2b+0x28>)
 8012162:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012166:	f000 fc95 	bl	8012a94 <__assert_func>
 801216a:	2301      	movs	r3, #1
 801216c:	6144      	str	r4, [r0, #20]
 801216e:	6103      	str	r3, [r0, #16]
 8012170:	bd10      	pop	{r4, pc}
 8012172:	bf00      	nop
 8012174:	0801554b 	.word	0x0801554b
 8012178:	0801555c 	.word	0x0801555c

0801217c <__multiply>:
 801217c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012180:	4691      	mov	r9, r2
 8012182:	690a      	ldr	r2, [r1, #16]
 8012184:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012188:	429a      	cmp	r2, r3
 801218a:	bfb8      	it	lt
 801218c:	460b      	movlt	r3, r1
 801218e:	460c      	mov	r4, r1
 8012190:	bfbc      	itt	lt
 8012192:	464c      	movlt	r4, r9
 8012194:	4699      	movlt	r9, r3
 8012196:	6927      	ldr	r7, [r4, #16]
 8012198:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801219c:	68a3      	ldr	r3, [r4, #8]
 801219e:	6861      	ldr	r1, [r4, #4]
 80121a0:	eb07 060a 	add.w	r6, r7, sl
 80121a4:	42b3      	cmp	r3, r6
 80121a6:	b085      	sub	sp, #20
 80121a8:	bfb8      	it	lt
 80121aa:	3101      	addlt	r1, #1
 80121ac:	f7ff fed8 	bl	8011f60 <_Balloc>
 80121b0:	b930      	cbnz	r0, 80121c0 <__multiply+0x44>
 80121b2:	4602      	mov	r2, r0
 80121b4:	4b44      	ldr	r3, [pc, #272]	; (80122c8 <__multiply+0x14c>)
 80121b6:	4845      	ldr	r0, [pc, #276]	; (80122cc <__multiply+0x150>)
 80121b8:	f240 115d 	movw	r1, #349	; 0x15d
 80121bc:	f000 fc6a 	bl	8012a94 <__assert_func>
 80121c0:	f100 0514 	add.w	r5, r0, #20
 80121c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80121c8:	462b      	mov	r3, r5
 80121ca:	2200      	movs	r2, #0
 80121cc:	4543      	cmp	r3, r8
 80121ce:	d321      	bcc.n	8012214 <__multiply+0x98>
 80121d0:	f104 0314 	add.w	r3, r4, #20
 80121d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80121d8:	f109 0314 	add.w	r3, r9, #20
 80121dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80121e0:	9202      	str	r2, [sp, #8]
 80121e2:	1b3a      	subs	r2, r7, r4
 80121e4:	3a15      	subs	r2, #21
 80121e6:	f022 0203 	bic.w	r2, r2, #3
 80121ea:	3204      	adds	r2, #4
 80121ec:	f104 0115 	add.w	r1, r4, #21
 80121f0:	428f      	cmp	r7, r1
 80121f2:	bf38      	it	cc
 80121f4:	2204      	movcc	r2, #4
 80121f6:	9201      	str	r2, [sp, #4]
 80121f8:	9a02      	ldr	r2, [sp, #8]
 80121fa:	9303      	str	r3, [sp, #12]
 80121fc:	429a      	cmp	r2, r3
 80121fe:	d80c      	bhi.n	801221a <__multiply+0x9e>
 8012200:	2e00      	cmp	r6, #0
 8012202:	dd03      	ble.n	801220c <__multiply+0x90>
 8012204:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012208:	2b00      	cmp	r3, #0
 801220a:	d05a      	beq.n	80122c2 <__multiply+0x146>
 801220c:	6106      	str	r6, [r0, #16]
 801220e:	b005      	add	sp, #20
 8012210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012214:	f843 2b04 	str.w	r2, [r3], #4
 8012218:	e7d8      	b.n	80121cc <__multiply+0x50>
 801221a:	f8b3 a000 	ldrh.w	sl, [r3]
 801221e:	f1ba 0f00 	cmp.w	sl, #0
 8012222:	d024      	beq.n	801226e <__multiply+0xf2>
 8012224:	f104 0e14 	add.w	lr, r4, #20
 8012228:	46a9      	mov	r9, r5
 801222a:	f04f 0c00 	mov.w	ip, #0
 801222e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012232:	f8d9 1000 	ldr.w	r1, [r9]
 8012236:	fa1f fb82 	uxth.w	fp, r2
 801223a:	b289      	uxth	r1, r1
 801223c:	fb0a 110b 	mla	r1, sl, fp, r1
 8012240:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012244:	f8d9 2000 	ldr.w	r2, [r9]
 8012248:	4461      	add	r1, ip
 801224a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801224e:	fb0a c20b 	mla	r2, sl, fp, ip
 8012252:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012256:	b289      	uxth	r1, r1
 8012258:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801225c:	4577      	cmp	r7, lr
 801225e:	f849 1b04 	str.w	r1, [r9], #4
 8012262:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012266:	d8e2      	bhi.n	801222e <__multiply+0xb2>
 8012268:	9a01      	ldr	r2, [sp, #4]
 801226a:	f845 c002 	str.w	ip, [r5, r2]
 801226e:	9a03      	ldr	r2, [sp, #12]
 8012270:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012274:	3304      	adds	r3, #4
 8012276:	f1b9 0f00 	cmp.w	r9, #0
 801227a:	d020      	beq.n	80122be <__multiply+0x142>
 801227c:	6829      	ldr	r1, [r5, #0]
 801227e:	f104 0c14 	add.w	ip, r4, #20
 8012282:	46ae      	mov	lr, r5
 8012284:	f04f 0a00 	mov.w	sl, #0
 8012288:	f8bc b000 	ldrh.w	fp, [ip]
 801228c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012290:	fb09 220b 	mla	r2, r9, fp, r2
 8012294:	4492      	add	sl, r2
 8012296:	b289      	uxth	r1, r1
 8012298:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801229c:	f84e 1b04 	str.w	r1, [lr], #4
 80122a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80122a4:	f8be 1000 	ldrh.w	r1, [lr]
 80122a8:	0c12      	lsrs	r2, r2, #16
 80122aa:	fb09 1102 	mla	r1, r9, r2, r1
 80122ae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80122b2:	4567      	cmp	r7, ip
 80122b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80122b8:	d8e6      	bhi.n	8012288 <__multiply+0x10c>
 80122ba:	9a01      	ldr	r2, [sp, #4]
 80122bc:	50a9      	str	r1, [r5, r2]
 80122be:	3504      	adds	r5, #4
 80122c0:	e79a      	b.n	80121f8 <__multiply+0x7c>
 80122c2:	3e01      	subs	r6, #1
 80122c4:	e79c      	b.n	8012200 <__multiply+0x84>
 80122c6:	bf00      	nop
 80122c8:	0801554b 	.word	0x0801554b
 80122cc:	0801555c 	.word	0x0801555c

080122d0 <__pow5mult>:
 80122d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80122d4:	4615      	mov	r5, r2
 80122d6:	f012 0203 	ands.w	r2, r2, #3
 80122da:	4606      	mov	r6, r0
 80122dc:	460f      	mov	r7, r1
 80122de:	d007      	beq.n	80122f0 <__pow5mult+0x20>
 80122e0:	4c25      	ldr	r4, [pc, #148]	; (8012378 <__pow5mult+0xa8>)
 80122e2:	3a01      	subs	r2, #1
 80122e4:	2300      	movs	r3, #0
 80122e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80122ea:	f7ff fe9b 	bl	8012024 <__multadd>
 80122ee:	4607      	mov	r7, r0
 80122f0:	10ad      	asrs	r5, r5, #2
 80122f2:	d03d      	beq.n	8012370 <__pow5mult+0xa0>
 80122f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80122f6:	b97c      	cbnz	r4, 8012318 <__pow5mult+0x48>
 80122f8:	2010      	movs	r0, #16
 80122fa:	f7ff fe1d 	bl	8011f38 <malloc>
 80122fe:	4602      	mov	r2, r0
 8012300:	6270      	str	r0, [r6, #36]	; 0x24
 8012302:	b928      	cbnz	r0, 8012310 <__pow5mult+0x40>
 8012304:	4b1d      	ldr	r3, [pc, #116]	; (801237c <__pow5mult+0xac>)
 8012306:	481e      	ldr	r0, [pc, #120]	; (8012380 <__pow5mult+0xb0>)
 8012308:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801230c:	f000 fbc2 	bl	8012a94 <__assert_func>
 8012310:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012314:	6004      	str	r4, [r0, #0]
 8012316:	60c4      	str	r4, [r0, #12]
 8012318:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801231c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012320:	b94c      	cbnz	r4, 8012336 <__pow5mult+0x66>
 8012322:	f240 2171 	movw	r1, #625	; 0x271
 8012326:	4630      	mov	r0, r6
 8012328:	f7ff ff12 	bl	8012150 <__i2b>
 801232c:	2300      	movs	r3, #0
 801232e:	f8c8 0008 	str.w	r0, [r8, #8]
 8012332:	4604      	mov	r4, r0
 8012334:	6003      	str	r3, [r0, #0]
 8012336:	f04f 0900 	mov.w	r9, #0
 801233a:	07eb      	lsls	r3, r5, #31
 801233c:	d50a      	bpl.n	8012354 <__pow5mult+0x84>
 801233e:	4639      	mov	r1, r7
 8012340:	4622      	mov	r2, r4
 8012342:	4630      	mov	r0, r6
 8012344:	f7ff ff1a 	bl	801217c <__multiply>
 8012348:	4639      	mov	r1, r7
 801234a:	4680      	mov	r8, r0
 801234c:	4630      	mov	r0, r6
 801234e:	f7ff fe47 	bl	8011fe0 <_Bfree>
 8012352:	4647      	mov	r7, r8
 8012354:	106d      	asrs	r5, r5, #1
 8012356:	d00b      	beq.n	8012370 <__pow5mult+0xa0>
 8012358:	6820      	ldr	r0, [r4, #0]
 801235a:	b938      	cbnz	r0, 801236c <__pow5mult+0x9c>
 801235c:	4622      	mov	r2, r4
 801235e:	4621      	mov	r1, r4
 8012360:	4630      	mov	r0, r6
 8012362:	f7ff ff0b 	bl	801217c <__multiply>
 8012366:	6020      	str	r0, [r4, #0]
 8012368:	f8c0 9000 	str.w	r9, [r0]
 801236c:	4604      	mov	r4, r0
 801236e:	e7e4      	b.n	801233a <__pow5mult+0x6a>
 8012370:	4638      	mov	r0, r7
 8012372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012376:	bf00      	nop
 8012378:	080156a8 	.word	0x080156a8
 801237c:	080154d9 	.word	0x080154d9
 8012380:	0801555c 	.word	0x0801555c

08012384 <__lshift>:
 8012384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012388:	460c      	mov	r4, r1
 801238a:	6849      	ldr	r1, [r1, #4]
 801238c:	6923      	ldr	r3, [r4, #16]
 801238e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012392:	68a3      	ldr	r3, [r4, #8]
 8012394:	4607      	mov	r7, r0
 8012396:	4691      	mov	r9, r2
 8012398:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801239c:	f108 0601 	add.w	r6, r8, #1
 80123a0:	42b3      	cmp	r3, r6
 80123a2:	db0b      	blt.n	80123bc <__lshift+0x38>
 80123a4:	4638      	mov	r0, r7
 80123a6:	f7ff fddb 	bl	8011f60 <_Balloc>
 80123aa:	4605      	mov	r5, r0
 80123ac:	b948      	cbnz	r0, 80123c2 <__lshift+0x3e>
 80123ae:	4602      	mov	r2, r0
 80123b0:	4b2a      	ldr	r3, [pc, #168]	; (801245c <__lshift+0xd8>)
 80123b2:	482b      	ldr	r0, [pc, #172]	; (8012460 <__lshift+0xdc>)
 80123b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80123b8:	f000 fb6c 	bl	8012a94 <__assert_func>
 80123bc:	3101      	adds	r1, #1
 80123be:	005b      	lsls	r3, r3, #1
 80123c0:	e7ee      	b.n	80123a0 <__lshift+0x1c>
 80123c2:	2300      	movs	r3, #0
 80123c4:	f100 0114 	add.w	r1, r0, #20
 80123c8:	f100 0210 	add.w	r2, r0, #16
 80123cc:	4618      	mov	r0, r3
 80123ce:	4553      	cmp	r3, sl
 80123d0:	db37      	blt.n	8012442 <__lshift+0xbe>
 80123d2:	6920      	ldr	r0, [r4, #16]
 80123d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80123d8:	f104 0314 	add.w	r3, r4, #20
 80123dc:	f019 091f 	ands.w	r9, r9, #31
 80123e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80123e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80123e8:	d02f      	beq.n	801244a <__lshift+0xc6>
 80123ea:	f1c9 0e20 	rsb	lr, r9, #32
 80123ee:	468a      	mov	sl, r1
 80123f0:	f04f 0c00 	mov.w	ip, #0
 80123f4:	681a      	ldr	r2, [r3, #0]
 80123f6:	fa02 f209 	lsl.w	r2, r2, r9
 80123fa:	ea42 020c 	orr.w	r2, r2, ip
 80123fe:	f84a 2b04 	str.w	r2, [sl], #4
 8012402:	f853 2b04 	ldr.w	r2, [r3], #4
 8012406:	4298      	cmp	r0, r3
 8012408:	fa22 fc0e 	lsr.w	ip, r2, lr
 801240c:	d8f2      	bhi.n	80123f4 <__lshift+0x70>
 801240e:	1b03      	subs	r3, r0, r4
 8012410:	3b15      	subs	r3, #21
 8012412:	f023 0303 	bic.w	r3, r3, #3
 8012416:	3304      	adds	r3, #4
 8012418:	f104 0215 	add.w	r2, r4, #21
 801241c:	4290      	cmp	r0, r2
 801241e:	bf38      	it	cc
 8012420:	2304      	movcc	r3, #4
 8012422:	f841 c003 	str.w	ip, [r1, r3]
 8012426:	f1bc 0f00 	cmp.w	ip, #0
 801242a:	d001      	beq.n	8012430 <__lshift+0xac>
 801242c:	f108 0602 	add.w	r6, r8, #2
 8012430:	3e01      	subs	r6, #1
 8012432:	4638      	mov	r0, r7
 8012434:	612e      	str	r6, [r5, #16]
 8012436:	4621      	mov	r1, r4
 8012438:	f7ff fdd2 	bl	8011fe0 <_Bfree>
 801243c:	4628      	mov	r0, r5
 801243e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012442:	f842 0f04 	str.w	r0, [r2, #4]!
 8012446:	3301      	adds	r3, #1
 8012448:	e7c1      	b.n	80123ce <__lshift+0x4a>
 801244a:	3904      	subs	r1, #4
 801244c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012450:	f841 2f04 	str.w	r2, [r1, #4]!
 8012454:	4298      	cmp	r0, r3
 8012456:	d8f9      	bhi.n	801244c <__lshift+0xc8>
 8012458:	e7ea      	b.n	8012430 <__lshift+0xac>
 801245a:	bf00      	nop
 801245c:	0801554b 	.word	0x0801554b
 8012460:	0801555c 	.word	0x0801555c

08012464 <__mcmp>:
 8012464:	b530      	push	{r4, r5, lr}
 8012466:	6902      	ldr	r2, [r0, #16]
 8012468:	690c      	ldr	r4, [r1, #16]
 801246a:	1b12      	subs	r2, r2, r4
 801246c:	d10e      	bne.n	801248c <__mcmp+0x28>
 801246e:	f100 0314 	add.w	r3, r0, #20
 8012472:	3114      	adds	r1, #20
 8012474:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012478:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801247c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012480:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012484:	42a5      	cmp	r5, r4
 8012486:	d003      	beq.n	8012490 <__mcmp+0x2c>
 8012488:	d305      	bcc.n	8012496 <__mcmp+0x32>
 801248a:	2201      	movs	r2, #1
 801248c:	4610      	mov	r0, r2
 801248e:	bd30      	pop	{r4, r5, pc}
 8012490:	4283      	cmp	r3, r0
 8012492:	d3f3      	bcc.n	801247c <__mcmp+0x18>
 8012494:	e7fa      	b.n	801248c <__mcmp+0x28>
 8012496:	f04f 32ff 	mov.w	r2, #4294967295
 801249a:	e7f7      	b.n	801248c <__mcmp+0x28>

0801249c <__mdiff>:
 801249c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124a0:	460c      	mov	r4, r1
 80124a2:	4606      	mov	r6, r0
 80124a4:	4611      	mov	r1, r2
 80124a6:	4620      	mov	r0, r4
 80124a8:	4690      	mov	r8, r2
 80124aa:	f7ff ffdb 	bl	8012464 <__mcmp>
 80124ae:	1e05      	subs	r5, r0, #0
 80124b0:	d110      	bne.n	80124d4 <__mdiff+0x38>
 80124b2:	4629      	mov	r1, r5
 80124b4:	4630      	mov	r0, r6
 80124b6:	f7ff fd53 	bl	8011f60 <_Balloc>
 80124ba:	b930      	cbnz	r0, 80124ca <__mdiff+0x2e>
 80124bc:	4b3a      	ldr	r3, [pc, #232]	; (80125a8 <__mdiff+0x10c>)
 80124be:	4602      	mov	r2, r0
 80124c0:	f240 2132 	movw	r1, #562	; 0x232
 80124c4:	4839      	ldr	r0, [pc, #228]	; (80125ac <__mdiff+0x110>)
 80124c6:	f000 fae5 	bl	8012a94 <__assert_func>
 80124ca:	2301      	movs	r3, #1
 80124cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80124d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124d4:	bfa4      	itt	ge
 80124d6:	4643      	movge	r3, r8
 80124d8:	46a0      	movge	r8, r4
 80124da:	4630      	mov	r0, r6
 80124dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80124e0:	bfa6      	itte	ge
 80124e2:	461c      	movge	r4, r3
 80124e4:	2500      	movge	r5, #0
 80124e6:	2501      	movlt	r5, #1
 80124e8:	f7ff fd3a 	bl	8011f60 <_Balloc>
 80124ec:	b920      	cbnz	r0, 80124f8 <__mdiff+0x5c>
 80124ee:	4b2e      	ldr	r3, [pc, #184]	; (80125a8 <__mdiff+0x10c>)
 80124f0:	4602      	mov	r2, r0
 80124f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80124f6:	e7e5      	b.n	80124c4 <__mdiff+0x28>
 80124f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80124fc:	6926      	ldr	r6, [r4, #16]
 80124fe:	60c5      	str	r5, [r0, #12]
 8012500:	f104 0914 	add.w	r9, r4, #20
 8012504:	f108 0514 	add.w	r5, r8, #20
 8012508:	f100 0e14 	add.w	lr, r0, #20
 801250c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012510:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012514:	f108 0210 	add.w	r2, r8, #16
 8012518:	46f2      	mov	sl, lr
 801251a:	2100      	movs	r1, #0
 801251c:	f859 3b04 	ldr.w	r3, [r9], #4
 8012520:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012524:	fa1f f883 	uxth.w	r8, r3
 8012528:	fa11 f18b 	uxtah	r1, r1, fp
 801252c:	0c1b      	lsrs	r3, r3, #16
 801252e:	eba1 0808 	sub.w	r8, r1, r8
 8012532:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012536:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801253a:	fa1f f888 	uxth.w	r8, r8
 801253e:	1419      	asrs	r1, r3, #16
 8012540:	454e      	cmp	r6, r9
 8012542:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012546:	f84a 3b04 	str.w	r3, [sl], #4
 801254a:	d8e7      	bhi.n	801251c <__mdiff+0x80>
 801254c:	1b33      	subs	r3, r6, r4
 801254e:	3b15      	subs	r3, #21
 8012550:	f023 0303 	bic.w	r3, r3, #3
 8012554:	3304      	adds	r3, #4
 8012556:	3415      	adds	r4, #21
 8012558:	42a6      	cmp	r6, r4
 801255a:	bf38      	it	cc
 801255c:	2304      	movcc	r3, #4
 801255e:	441d      	add	r5, r3
 8012560:	4473      	add	r3, lr
 8012562:	469e      	mov	lr, r3
 8012564:	462e      	mov	r6, r5
 8012566:	4566      	cmp	r6, ip
 8012568:	d30e      	bcc.n	8012588 <__mdiff+0xec>
 801256a:	f10c 0203 	add.w	r2, ip, #3
 801256e:	1b52      	subs	r2, r2, r5
 8012570:	f022 0203 	bic.w	r2, r2, #3
 8012574:	3d03      	subs	r5, #3
 8012576:	45ac      	cmp	ip, r5
 8012578:	bf38      	it	cc
 801257a:	2200      	movcc	r2, #0
 801257c:	441a      	add	r2, r3
 801257e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012582:	b17b      	cbz	r3, 80125a4 <__mdiff+0x108>
 8012584:	6107      	str	r7, [r0, #16]
 8012586:	e7a3      	b.n	80124d0 <__mdiff+0x34>
 8012588:	f856 8b04 	ldr.w	r8, [r6], #4
 801258c:	fa11 f288 	uxtah	r2, r1, r8
 8012590:	1414      	asrs	r4, r2, #16
 8012592:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012596:	b292      	uxth	r2, r2
 8012598:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801259c:	f84e 2b04 	str.w	r2, [lr], #4
 80125a0:	1421      	asrs	r1, r4, #16
 80125a2:	e7e0      	b.n	8012566 <__mdiff+0xca>
 80125a4:	3f01      	subs	r7, #1
 80125a6:	e7ea      	b.n	801257e <__mdiff+0xe2>
 80125a8:	0801554b 	.word	0x0801554b
 80125ac:	0801555c 	.word	0x0801555c

080125b0 <__d2b>:
 80125b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80125b4:	4689      	mov	r9, r1
 80125b6:	2101      	movs	r1, #1
 80125b8:	ec57 6b10 	vmov	r6, r7, d0
 80125bc:	4690      	mov	r8, r2
 80125be:	f7ff fccf 	bl	8011f60 <_Balloc>
 80125c2:	4604      	mov	r4, r0
 80125c4:	b930      	cbnz	r0, 80125d4 <__d2b+0x24>
 80125c6:	4602      	mov	r2, r0
 80125c8:	4b25      	ldr	r3, [pc, #148]	; (8012660 <__d2b+0xb0>)
 80125ca:	4826      	ldr	r0, [pc, #152]	; (8012664 <__d2b+0xb4>)
 80125cc:	f240 310a 	movw	r1, #778	; 0x30a
 80125d0:	f000 fa60 	bl	8012a94 <__assert_func>
 80125d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80125d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80125dc:	bb35      	cbnz	r5, 801262c <__d2b+0x7c>
 80125de:	2e00      	cmp	r6, #0
 80125e0:	9301      	str	r3, [sp, #4]
 80125e2:	d028      	beq.n	8012636 <__d2b+0x86>
 80125e4:	4668      	mov	r0, sp
 80125e6:	9600      	str	r6, [sp, #0]
 80125e8:	f7ff fd82 	bl	80120f0 <__lo0bits>
 80125ec:	9900      	ldr	r1, [sp, #0]
 80125ee:	b300      	cbz	r0, 8012632 <__d2b+0x82>
 80125f0:	9a01      	ldr	r2, [sp, #4]
 80125f2:	f1c0 0320 	rsb	r3, r0, #32
 80125f6:	fa02 f303 	lsl.w	r3, r2, r3
 80125fa:	430b      	orrs	r3, r1
 80125fc:	40c2      	lsrs	r2, r0
 80125fe:	6163      	str	r3, [r4, #20]
 8012600:	9201      	str	r2, [sp, #4]
 8012602:	9b01      	ldr	r3, [sp, #4]
 8012604:	61a3      	str	r3, [r4, #24]
 8012606:	2b00      	cmp	r3, #0
 8012608:	bf14      	ite	ne
 801260a:	2202      	movne	r2, #2
 801260c:	2201      	moveq	r2, #1
 801260e:	6122      	str	r2, [r4, #16]
 8012610:	b1d5      	cbz	r5, 8012648 <__d2b+0x98>
 8012612:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012616:	4405      	add	r5, r0
 8012618:	f8c9 5000 	str.w	r5, [r9]
 801261c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012620:	f8c8 0000 	str.w	r0, [r8]
 8012624:	4620      	mov	r0, r4
 8012626:	b003      	add	sp, #12
 8012628:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801262c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012630:	e7d5      	b.n	80125de <__d2b+0x2e>
 8012632:	6161      	str	r1, [r4, #20]
 8012634:	e7e5      	b.n	8012602 <__d2b+0x52>
 8012636:	a801      	add	r0, sp, #4
 8012638:	f7ff fd5a 	bl	80120f0 <__lo0bits>
 801263c:	9b01      	ldr	r3, [sp, #4]
 801263e:	6163      	str	r3, [r4, #20]
 8012640:	2201      	movs	r2, #1
 8012642:	6122      	str	r2, [r4, #16]
 8012644:	3020      	adds	r0, #32
 8012646:	e7e3      	b.n	8012610 <__d2b+0x60>
 8012648:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801264c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012650:	f8c9 0000 	str.w	r0, [r9]
 8012654:	6918      	ldr	r0, [r3, #16]
 8012656:	f7ff fd2b 	bl	80120b0 <__hi0bits>
 801265a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801265e:	e7df      	b.n	8012620 <__d2b+0x70>
 8012660:	0801554b 	.word	0x0801554b
 8012664:	0801555c 	.word	0x0801555c

08012668 <_calloc_r>:
 8012668:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801266a:	fba1 2402 	umull	r2, r4, r1, r2
 801266e:	b94c      	cbnz	r4, 8012684 <_calloc_r+0x1c>
 8012670:	4611      	mov	r1, r2
 8012672:	9201      	str	r2, [sp, #4]
 8012674:	f7fd fd84 	bl	8010180 <_malloc_r>
 8012678:	9a01      	ldr	r2, [sp, #4]
 801267a:	4605      	mov	r5, r0
 801267c:	b930      	cbnz	r0, 801268c <_calloc_r+0x24>
 801267e:	4628      	mov	r0, r5
 8012680:	b003      	add	sp, #12
 8012682:	bd30      	pop	{r4, r5, pc}
 8012684:	220c      	movs	r2, #12
 8012686:	6002      	str	r2, [r0, #0]
 8012688:	2500      	movs	r5, #0
 801268a:	e7f8      	b.n	801267e <_calloc_r+0x16>
 801268c:	4621      	mov	r1, r4
 801268e:	f7fd fd4e 	bl	801012e <memset>
 8012692:	e7f4      	b.n	801267e <_calloc_r+0x16>

08012694 <_free_r>:
 8012694:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012696:	2900      	cmp	r1, #0
 8012698:	d044      	beq.n	8012724 <_free_r+0x90>
 801269a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801269e:	9001      	str	r0, [sp, #4]
 80126a0:	2b00      	cmp	r3, #0
 80126a2:	f1a1 0404 	sub.w	r4, r1, #4
 80126a6:	bfb8      	it	lt
 80126a8:	18e4      	addlt	r4, r4, r3
 80126aa:	f7ff fc4d 	bl	8011f48 <__malloc_lock>
 80126ae:	4a1e      	ldr	r2, [pc, #120]	; (8012728 <_free_r+0x94>)
 80126b0:	9801      	ldr	r0, [sp, #4]
 80126b2:	6813      	ldr	r3, [r2, #0]
 80126b4:	b933      	cbnz	r3, 80126c4 <_free_r+0x30>
 80126b6:	6063      	str	r3, [r4, #4]
 80126b8:	6014      	str	r4, [r2, #0]
 80126ba:	b003      	add	sp, #12
 80126bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80126c0:	f7ff bc48 	b.w	8011f54 <__malloc_unlock>
 80126c4:	42a3      	cmp	r3, r4
 80126c6:	d908      	bls.n	80126da <_free_r+0x46>
 80126c8:	6825      	ldr	r5, [r4, #0]
 80126ca:	1961      	adds	r1, r4, r5
 80126cc:	428b      	cmp	r3, r1
 80126ce:	bf01      	itttt	eq
 80126d0:	6819      	ldreq	r1, [r3, #0]
 80126d2:	685b      	ldreq	r3, [r3, #4]
 80126d4:	1949      	addeq	r1, r1, r5
 80126d6:	6021      	streq	r1, [r4, #0]
 80126d8:	e7ed      	b.n	80126b6 <_free_r+0x22>
 80126da:	461a      	mov	r2, r3
 80126dc:	685b      	ldr	r3, [r3, #4]
 80126de:	b10b      	cbz	r3, 80126e4 <_free_r+0x50>
 80126e0:	42a3      	cmp	r3, r4
 80126e2:	d9fa      	bls.n	80126da <_free_r+0x46>
 80126e4:	6811      	ldr	r1, [r2, #0]
 80126e6:	1855      	adds	r5, r2, r1
 80126e8:	42a5      	cmp	r5, r4
 80126ea:	d10b      	bne.n	8012704 <_free_r+0x70>
 80126ec:	6824      	ldr	r4, [r4, #0]
 80126ee:	4421      	add	r1, r4
 80126f0:	1854      	adds	r4, r2, r1
 80126f2:	42a3      	cmp	r3, r4
 80126f4:	6011      	str	r1, [r2, #0]
 80126f6:	d1e0      	bne.n	80126ba <_free_r+0x26>
 80126f8:	681c      	ldr	r4, [r3, #0]
 80126fa:	685b      	ldr	r3, [r3, #4]
 80126fc:	6053      	str	r3, [r2, #4]
 80126fe:	4421      	add	r1, r4
 8012700:	6011      	str	r1, [r2, #0]
 8012702:	e7da      	b.n	80126ba <_free_r+0x26>
 8012704:	d902      	bls.n	801270c <_free_r+0x78>
 8012706:	230c      	movs	r3, #12
 8012708:	6003      	str	r3, [r0, #0]
 801270a:	e7d6      	b.n	80126ba <_free_r+0x26>
 801270c:	6825      	ldr	r5, [r4, #0]
 801270e:	1961      	adds	r1, r4, r5
 8012710:	428b      	cmp	r3, r1
 8012712:	bf04      	itt	eq
 8012714:	6819      	ldreq	r1, [r3, #0]
 8012716:	685b      	ldreq	r3, [r3, #4]
 8012718:	6063      	str	r3, [r4, #4]
 801271a:	bf04      	itt	eq
 801271c:	1949      	addeq	r1, r1, r5
 801271e:	6021      	streq	r1, [r4, #0]
 8012720:	6054      	str	r4, [r2, #4]
 8012722:	e7ca      	b.n	80126ba <_free_r+0x26>
 8012724:	b003      	add	sp, #12
 8012726:	bd30      	pop	{r4, r5, pc}
 8012728:	20005b60 	.word	0x20005b60

0801272c <__sfputc_r>:
 801272c:	6893      	ldr	r3, [r2, #8]
 801272e:	3b01      	subs	r3, #1
 8012730:	2b00      	cmp	r3, #0
 8012732:	b410      	push	{r4}
 8012734:	6093      	str	r3, [r2, #8]
 8012736:	da08      	bge.n	801274a <__sfputc_r+0x1e>
 8012738:	6994      	ldr	r4, [r2, #24]
 801273a:	42a3      	cmp	r3, r4
 801273c:	db01      	blt.n	8012742 <__sfputc_r+0x16>
 801273e:	290a      	cmp	r1, #10
 8012740:	d103      	bne.n	801274a <__sfputc_r+0x1e>
 8012742:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012746:	f7fe bb5b 	b.w	8010e00 <__swbuf_r>
 801274a:	6813      	ldr	r3, [r2, #0]
 801274c:	1c58      	adds	r0, r3, #1
 801274e:	6010      	str	r0, [r2, #0]
 8012750:	7019      	strb	r1, [r3, #0]
 8012752:	4608      	mov	r0, r1
 8012754:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012758:	4770      	bx	lr

0801275a <__sfputs_r>:
 801275a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801275c:	4606      	mov	r6, r0
 801275e:	460f      	mov	r7, r1
 8012760:	4614      	mov	r4, r2
 8012762:	18d5      	adds	r5, r2, r3
 8012764:	42ac      	cmp	r4, r5
 8012766:	d101      	bne.n	801276c <__sfputs_r+0x12>
 8012768:	2000      	movs	r0, #0
 801276a:	e007      	b.n	801277c <__sfputs_r+0x22>
 801276c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012770:	463a      	mov	r2, r7
 8012772:	4630      	mov	r0, r6
 8012774:	f7ff ffda 	bl	801272c <__sfputc_r>
 8012778:	1c43      	adds	r3, r0, #1
 801277a:	d1f3      	bne.n	8012764 <__sfputs_r+0xa>
 801277c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012780 <_vfiprintf_r>:
 8012780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012784:	460d      	mov	r5, r1
 8012786:	b09d      	sub	sp, #116	; 0x74
 8012788:	4614      	mov	r4, r2
 801278a:	4698      	mov	r8, r3
 801278c:	4606      	mov	r6, r0
 801278e:	b118      	cbz	r0, 8012798 <_vfiprintf_r+0x18>
 8012790:	6983      	ldr	r3, [r0, #24]
 8012792:	b90b      	cbnz	r3, 8012798 <_vfiprintf_r+0x18>
 8012794:	f7fd fbf8 	bl	800ff88 <__sinit>
 8012798:	4b89      	ldr	r3, [pc, #548]	; (80129c0 <_vfiprintf_r+0x240>)
 801279a:	429d      	cmp	r5, r3
 801279c:	d11b      	bne.n	80127d6 <_vfiprintf_r+0x56>
 801279e:	6875      	ldr	r5, [r6, #4]
 80127a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80127a2:	07d9      	lsls	r1, r3, #31
 80127a4:	d405      	bmi.n	80127b2 <_vfiprintf_r+0x32>
 80127a6:	89ab      	ldrh	r3, [r5, #12]
 80127a8:	059a      	lsls	r2, r3, #22
 80127aa:	d402      	bmi.n	80127b2 <_vfiprintf_r+0x32>
 80127ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80127ae:	f7fd fcae 	bl	801010e <__retarget_lock_acquire_recursive>
 80127b2:	89ab      	ldrh	r3, [r5, #12]
 80127b4:	071b      	lsls	r3, r3, #28
 80127b6:	d501      	bpl.n	80127bc <_vfiprintf_r+0x3c>
 80127b8:	692b      	ldr	r3, [r5, #16]
 80127ba:	b9eb      	cbnz	r3, 80127f8 <_vfiprintf_r+0x78>
 80127bc:	4629      	mov	r1, r5
 80127be:	4630      	mov	r0, r6
 80127c0:	f7fe fb82 	bl	8010ec8 <__swsetup_r>
 80127c4:	b1c0      	cbz	r0, 80127f8 <_vfiprintf_r+0x78>
 80127c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80127c8:	07dc      	lsls	r4, r3, #31
 80127ca:	d50e      	bpl.n	80127ea <_vfiprintf_r+0x6a>
 80127cc:	f04f 30ff 	mov.w	r0, #4294967295
 80127d0:	b01d      	add	sp, #116	; 0x74
 80127d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127d6:	4b7b      	ldr	r3, [pc, #492]	; (80129c4 <_vfiprintf_r+0x244>)
 80127d8:	429d      	cmp	r5, r3
 80127da:	d101      	bne.n	80127e0 <_vfiprintf_r+0x60>
 80127dc:	68b5      	ldr	r5, [r6, #8]
 80127de:	e7df      	b.n	80127a0 <_vfiprintf_r+0x20>
 80127e0:	4b79      	ldr	r3, [pc, #484]	; (80129c8 <_vfiprintf_r+0x248>)
 80127e2:	429d      	cmp	r5, r3
 80127e4:	bf08      	it	eq
 80127e6:	68f5      	ldreq	r5, [r6, #12]
 80127e8:	e7da      	b.n	80127a0 <_vfiprintf_r+0x20>
 80127ea:	89ab      	ldrh	r3, [r5, #12]
 80127ec:	0598      	lsls	r0, r3, #22
 80127ee:	d4ed      	bmi.n	80127cc <_vfiprintf_r+0x4c>
 80127f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80127f2:	f7fd fc8d 	bl	8010110 <__retarget_lock_release_recursive>
 80127f6:	e7e9      	b.n	80127cc <_vfiprintf_r+0x4c>
 80127f8:	2300      	movs	r3, #0
 80127fa:	9309      	str	r3, [sp, #36]	; 0x24
 80127fc:	2320      	movs	r3, #32
 80127fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012802:	f8cd 800c 	str.w	r8, [sp, #12]
 8012806:	2330      	movs	r3, #48	; 0x30
 8012808:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80129cc <_vfiprintf_r+0x24c>
 801280c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012810:	f04f 0901 	mov.w	r9, #1
 8012814:	4623      	mov	r3, r4
 8012816:	469a      	mov	sl, r3
 8012818:	f813 2b01 	ldrb.w	r2, [r3], #1
 801281c:	b10a      	cbz	r2, 8012822 <_vfiprintf_r+0xa2>
 801281e:	2a25      	cmp	r2, #37	; 0x25
 8012820:	d1f9      	bne.n	8012816 <_vfiprintf_r+0x96>
 8012822:	ebba 0b04 	subs.w	fp, sl, r4
 8012826:	d00b      	beq.n	8012840 <_vfiprintf_r+0xc0>
 8012828:	465b      	mov	r3, fp
 801282a:	4622      	mov	r2, r4
 801282c:	4629      	mov	r1, r5
 801282e:	4630      	mov	r0, r6
 8012830:	f7ff ff93 	bl	801275a <__sfputs_r>
 8012834:	3001      	adds	r0, #1
 8012836:	f000 80aa 	beq.w	801298e <_vfiprintf_r+0x20e>
 801283a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801283c:	445a      	add	r2, fp
 801283e:	9209      	str	r2, [sp, #36]	; 0x24
 8012840:	f89a 3000 	ldrb.w	r3, [sl]
 8012844:	2b00      	cmp	r3, #0
 8012846:	f000 80a2 	beq.w	801298e <_vfiprintf_r+0x20e>
 801284a:	2300      	movs	r3, #0
 801284c:	f04f 32ff 	mov.w	r2, #4294967295
 8012850:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012854:	f10a 0a01 	add.w	sl, sl, #1
 8012858:	9304      	str	r3, [sp, #16]
 801285a:	9307      	str	r3, [sp, #28]
 801285c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012860:	931a      	str	r3, [sp, #104]	; 0x68
 8012862:	4654      	mov	r4, sl
 8012864:	2205      	movs	r2, #5
 8012866:	f814 1b01 	ldrb.w	r1, [r4], #1
 801286a:	4858      	ldr	r0, [pc, #352]	; (80129cc <_vfiprintf_r+0x24c>)
 801286c:	f7ed fcb8 	bl	80001e0 <memchr>
 8012870:	9a04      	ldr	r2, [sp, #16]
 8012872:	b9d8      	cbnz	r0, 80128ac <_vfiprintf_r+0x12c>
 8012874:	06d1      	lsls	r1, r2, #27
 8012876:	bf44      	itt	mi
 8012878:	2320      	movmi	r3, #32
 801287a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801287e:	0713      	lsls	r3, r2, #28
 8012880:	bf44      	itt	mi
 8012882:	232b      	movmi	r3, #43	; 0x2b
 8012884:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012888:	f89a 3000 	ldrb.w	r3, [sl]
 801288c:	2b2a      	cmp	r3, #42	; 0x2a
 801288e:	d015      	beq.n	80128bc <_vfiprintf_r+0x13c>
 8012890:	9a07      	ldr	r2, [sp, #28]
 8012892:	4654      	mov	r4, sl
 8012894:	2000      	movs	r0, #0
 8012896:	f04f 0c0a 	mov.w	ip, #10
 801289a:	4621      	mov	r1, r4
 801289c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80128a0:	3b30      	subs	r3, #48	; 0x30
 80128a2:	2b09      	cmp	r3, #9
 80128a4:	d94e      	bls.n	8012944 <_vfiprintf_r+0x1c4>
 80128a6:	b1b0      	cbz	r0, 80128d6 <_vfiprintf_r+0x156>
 80128a8:	9207      	str	r2, [sp, #28]
 80128aa:	e014      	b.n	80128d6 <_vfiprintf_r+0x156>
 80128ac:	eba0 0308 	sub.w	r3, r0, r8
 80128b0:	fa09 f303 	lsl.w	r3, r9, r3
 80128b4:	4313      	orrs	r3, r2
 80128b6:	9304      	str	r3, [sp, #16]
 80128b8:	46a2      	mov	sl, r4
 80128ba:	e7d2      	b.n	8012862 <_vfiprintf_r+0xe2>
 80128bc:	9b03      	ldr	r3, [sp, #12]
 80128be:	1d19      	adds	r1, r3, #4
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	9103      	str	r1, [sp, #12]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	bfbb      	ittet	lt
 80128c8:	425b      	neglt	r3, r3
 80128ca:	f042 0202 	orrlt.w	r2, r2, #2
 80128ce:	9307      	strge	r3, [sp, #28]
 80128d0:	9307      	strlt	r3, [sp, #28]
 80128d2:	bfb8      	it	lt
 80128d4:	9204      	strlt	r2, [sp, #16]
 80128d6:	7823      	ldrb	r3, [r4, #0]
 80128d8:	2b2e      	cmp	r3, #46	; 0x2e
 80128da:	d10c      	bne.n	80128f6 <_vfiprintf_r+0x176>
 80128dc:	7863      	ldrb	r3, [r4, #1]
 80128de:	2b2a      	cmp	r3, #42	; 0x2a
 80128e0:	d135      	bne.n	801294e <_vfiprintf_r+0x1ce>
 80128e2:	9b03      	ldr	r3, [sp, #12]
 80128e4:	1d1a      	adds	r2, r3, #4
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	9203      	str	r2, [sp, #12]
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	bfb8      	it	lt
 80128ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80128f2:	3402      	adds	r4, #2
 80128f4:	9305      	str	r3, [sp, #20]
 80128f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80129dc <_vfiprintf_r+0x25c>
 80128fa:	7821      	ldrb	r1, [r4, #0]
 80128fc:	2203      	movs	r2, #3
 80128fe:	4650      	mov	r0, sl
 8012900:	f7ed fc6e 	bl	80001e0 <memchr>
 8012904:	b140      	cbz	r0, 8012918 <_vfiprintf_r+0x198>
 8012906:	2340      	movs	r3, #64	; 0x40
 8012908:	eba0 000a 	sub.w	r0, r0, sl
 801290c:	fa03 f000 	lsl.w	r0, r3, r0
 8012910:	9b04      	ldr	r3, [sp, #16]
 8012912:	4303      	orrs	r3, r0
 8012914:	3401      	adds	r4, #1
 8012916:	9304      	str	r3, [sp, #16]
 8012918:	f814 1b01 	ldrb.w	r1, [r4], #1
 801291c:	482c      	ldr	r0, [pc, #176]	; (80129d0 <_vfiprintf_r+0x250>)
 801291e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012922:	2206      	movs	r2, #6
 8012924:	f7ed fc5c 	bl	80001e0 <memchr>
 8012928:	2800      	cmp	r0, #0
 801292a:	d03f      	beq.n	80129ac <_vfiprintf_r+0x22c>
 801292c:	4b29      	ldr	r3, [pc, #164]	; (80129d4 <_vfiprintf_r+0x254>)
 801292e:	bb1b      	cbnz	r3, 8012978 <_vfiprintf_r+0x1f8>
 8012930:	9b03      	ldr	r3, [sp, #12]
 8012932:	3307      	adds	r3, #7
 8012934:	f023 0307 	bic.w	r3, r3, #7
 8012938:	3308      	adds	r3, #8
 801293a:	9303      	str	r3, [sp, #12]
 801293c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801293e:	443b      	add	r3, r7
 8012940:	9309      	str	r3, [sp, #36]	; 0x24
 8012942:	e767      	b.n	8012814 <_vfiprintf_r+0x94>
 8012944:	fb0c 3202 	mla	r2, ip, r2, r3
 8012948:	460c      	mov	r4, r1
 801294a:	2001      	movs	r0, #1
 801294c:	e7a5      	b.n	801289a <_vfiprintf_r+0x11a>
 801294e:	2300      	movs	r3, #0
 8012950:	3401      	adds	r4, #1
 8012952:	9305      	str	r3, [sp, #20]
 8012954:	4619      	mov	r1, r3
 8012956:	f04f 0c0a 	mov.w	ip, #10
 801295a:	4620      	mov	r0, r4
 801295c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012960:	3a30      	subs	r2, #48	; 0x30
 8012962:	2a09      	cmp	r2, #9
 8012964:	d903      	bls.n	801296e <_vfiprintf_r+0x1ee>
 8012966:	2b00      	cmp	r3, #0
 8012968:	d0c5      	beq.n	80128f6 <_vfiprintf_r+0x176>
 801296a:	9105      	str	r1, [sp, #20]
 801296c:	e7c3      	b.n	80128f6 <_vfiprintf_r+0x176>
 801296e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012972:	4604      	mov	r4, r0
 8012974:	2301      	movs	r3, #1
 8012976:	e7f0      	b.n	801295a <_vfiprintf_r+0x1da>
 8012978:	ab03      	add	r3, sp, #12
 801297a:	9300      	str	r3, [sp, #0]
 801297c:	462a      	mov	r2, r5
 801297e:	4b16      	ldr	r3, [pc, #88]	; (80129d8 <_vfiprintf_r+0x258>)
 8012980:	a904      	add	r1, sp, #16
 8012982:	4630      	mov	r0, r6
 8012984:	f7fd fd10 	bl	80103a8 <_printf_float>
 8012988:	4607      	mov	r7, r0
 801298a:	1c78      	adds	r0, r7, #1
 801298c:	d1d6      	bne.n	801293c <_vfiprintf_r+0x1bc>
 801298e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012990:	07d9      	lsls	r1, r3, #31
 8012992:	d405      	bmi.n	80129a0 <_vfiprintf_r+0x220>
 8012994:	89ab      	ldrh	r3, [r5, #12]
 8012996:	059a      	lsls	r2, r3, #22
 8012998:	d402      	bmi.n	80129a0 <_vfiprintf_r+0x220>
 801299a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801299c:	f7fd fbb8 	bl	8010110 <__retarget_lock_release_recursive>
 80129a0:	89ab      	ldrh	r3, [r5, #12]
 80129a2:	065b      	lsls	r3, r3, #25
 80129a4:	f53f af12 	bmi.w	80127cc <_vfiprintf_r+0x4c>
 80129a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80129aa:	e711      	b.n	80127d0 <_vfiprintf_r+0x50>
 80129ac:	ab03      	add	r3, sp, #12
 80129ae:	9300      	str	r3, [sp, #0]
 80129b0:	462a      	mov	r2, r5
 80129b2:	4b09      	ldr	r3, [pc, #36]	; (80129d8 <_vfiprintf_r+0x258>)
 80129b4:	a904      	add	r1, sp, #16
 80129b6:	4630      	mov	r0, r6
 80129b8:	f7fd ff9a 	bl	80108f0 <_printf_i>
 80129bc:	e7e4      	b.n	8012988 <_vfiprintf_r+0x208>
 80129be:	bf00      	nop
 80129c0:	08015454 	.word	0x08015454
 80129c4:	08015474 	.word	0x08015474
 80129c8:	08015434 	.word	0x08015434
 80129cc:	080156b4 	.word	0x080156b4
 80129d0:	080156be 	.word	0x080156be
 80129d4:	080103a9 	.word	0x080103a9
 80129d8:	0801275b 	.word	0x0801275b
 80129dc:	080156ba 	.word	0x080156ba

080129e0 <_putc_r>:
 80129e0:	b570      	push	{r4, r5, r6, lr}
 80129e2:	460d      	mov	r5, r1
 80129e4:	4614      	mov	r4, r2
 80129e6:	4606      	mov	r6, r0
 80129e8:	b118      	cbz	r0, 80129f2 <_putc_r+0x12>
 80129ea:	6983      	ldr	r3, [r0, #24]
 80129ec:	b90b      	cbnz	r3, 80129f2 <_putc_r+0x12>
 80129ee:	f7fd facb 	bl	800ff88 <__sinit>
 80129f2:	4b1c      	ldr	r3, [pc, #112]	; (8012a64 <_putc_r+0x84>)
 80129f4:	429c      	cmp	r4, r3
 80129f6:	d124      	bne.n	8012a42 <_putc_r+0x62>
 80129f8:	6874      	ldr	r4, [r6, #4]
 80129fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80129fc:	07d8      	lsls	r0, r3, #31
 80129fe:	d405      	bmi.n	8012a0c <_putc_r+0x2c>
 8012a00:	89a3      	ldrh	r3, [r4, #12]
 8012a02:	0599      	lsls	r1, r3, #22
 8012a04:	d402      	bmi.n	8012a0c <_putc_r+0x2c>
 8012a06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012a08:	f7fd fb81 	bl	801010e <__retarget_lock_acquire_recursive>
 8012a0c:	68a3      	ldr	r3, [r4, #8]
 8012a0e:	3b01      	subs	r3, #1
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	60a3      	str	r3, [r4, #8]
 8012a14:	da05      	bge.n	8012a22 <_putc_r+0x42>
 8012a16:	69a2      	ldr	r2, [r4, #24]
 8012a18:	4293      	cmp	r3, r2
 8012a1a:	db1c      	blt.n	8012a56 <_putc_r+0x76>
 8012a1c:	b2eb      	uxtb	r3, r5
 8012a1e:	2b0a      	cmp	r3, #10
 8012a20:	d019      	beq.n	8012a56 <_putc_r+0x76>
 8012a22:	6823      	ldr	r3, [r4, #0]
 8012a24:	1c5a      	adds	r2, r3, #1
 8012a26:	6022      	str	r2, [r4, #0]
 8012a28:	701d      	strb	r5, [r3, #0]
 8012a2a:	b2ed      	uxtb	r5, r5
 8012a2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012a2e:	07da      	lsls	r2, r3, #31
 8012a30:	d405      	bmi.n	8012a3e <_putc_r+0x5e>
 8012a32:	89a3      	ldrh	r3, [r4, #12]
 8012a34:	059b      	lsls	r3, r3, #22
 8012a36:	d402      	bmi.n	8012a3e <_putc_r+0x5e>
 8012a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012a3a:	f7fd fb69 	bl	8010110 <__retarget_lock_release_recursive>
 8012a3e:	4628      	mov	r0, r5
 8012a40:	bd70      	pop	{r4, r5, r6, pc}
 8012a42:	4b09      	ldr	r3, [pc, #36]	; (8012a68 <_putc_r+0x88>)
 8012a44:	429c      	cmp	r4, r3
 8012a46:	d101      	bne.n	8012a4c <_putc_r+0x6c>
 8012a48:	68b4      	ldr	r4, [r6, #8]
 8012a4a:	e7d6      	b.n	80129fa <_putc_r+0x1a>
 8012a4c:	4b07      	ldr	r3, [pc, #28]	; (8012a6c <_putc_r+0x8c>)
 8012a4e:	429c      	cmp	r4, r3
 8012a50:	bf08      	it	eq
 8012a52:	68f4      	ldreq	r4, [r6, #12]
 8012a54:	e7d1      	b.n	80129fa <_putc_r+0x1a>
 8012a56:	4629      	mov	r1, r5
 8012a58:	4622      	mov	r2, r4
 8012a5a:	4630      	mov	r0, r6
 8012a5c:	f7fe f9d0 	bl	8010e00 <__swbuf_r>
 8012a60:	4605      	mov	r5, r0
 8012a62:	e7e3      	b.n	8012a2c <_putc_r+0x4c>
 8012a64:	08015454 	.word	0x08015454
 8012a68:	08015474 	.word	0x08015474
 8012a6c:	08015434 	.word	0x08015434

08012a70 <_read_r>:
 8012a70:	b538      	push	{r3, r4, r5, lr}
 8012a72:	4d07      	ldr	r5, [pc, #28]	; (8012a90 <_read_r+0x20>)
 8012a74:	4604      	mov	r4, r0
 8012a76:	4608      	mov	r0, r1
 8012a78:	4611      	mov	r1, r2
 8012a7a:	2200      	movs	r2, #0
 8012a7c:	602a      	str	r2, [r5, #0]
 8012a7e:	461a      	mov	r2, r3
 8012a80:	f7f3 f93e 	bl	8005d00 <_read>
 8012a84:	1c43      	adds	r3, r0, #1
 8012a86:	d102      	bne.n	8012a8e <_read_r+0x1e>
 8012a88:	682b      	ldr	r3, [r5, #0]
 8012a8a:	b103      	cbz	r3, 8012a8e <_read_r+0x1e>
 8012a8c:	6023      	str	r3, [r4, #0]
 8012a8e:	bd38      	pop	{r3, r4, r5, pc}
 8012a90:	20005b68 	.word	0x20005b68

08012a94 <__assert_func>:
 8012a94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012a96:	4614      	mov	r4, r2
 8012a98:	461a      	mov	r2, r3
 8012a9a:	4b09      	ldr	r3, [pc, #36]	; (8012ac0 <__assert_func+0x2c>)
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	4605      	mov	r5, r0
 8012aa0:	68d8      	ldr	r0, [r3, #12]
 8012aa2:	b14c      	cbz	r4, 8012ab8 <__assert_func+0x24>
 8012aa4:	4b07      	ldr	r3, [pc, #28]	; (8012ac4 <__assert_func+0x30>)
 8012aa6:	9100      	str	r1, [sp, #0]
 8012aa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012aac:	4906      	ldr	r1, [pc, #24]	; (8012ac8 <__assert_func+0x34>)
 8012aae:	462b      	mov	r3, r5
 8012ab0:	f000 f80e 	bl	8012ad0 <fiprintf>
 8012ab4:	f000 f85f 	bl	8012b76 <abort>
 8012ab8:	4b04      	ldr	r3, [pc, #16]	; (8012acc <__assert_func+0x38>)
 8012aba:	461c      	mov	r4, r3
 8012abc:	e7f3      	b.n	8012aa6 <__assert_func+0x12>
 8012abe:	bf00      	nop
 8012ac0:	200000a0 	.word	0x200000a0
 8012ac4:	080156c5 	.word	0x080156c5
 8012ac8:	080156d2 	.word	0x080156d2
 8012acc:	08015700 	.word	0x08015700

08012ad0 <fiprintf>:
 8012ad0:	b40e      	push	{r1, r2, r3}
 8012ad2:	b503      	push	{r0, r1, lr}
 8012ad4:	4601      	mov	r1, r0
 8012ad6:	ab03      	add	r3, sp, #12
 8012ad8:	4805      	ldr	r0, [pc, #20]	; (8012af0 <fiprintf+0x20>)
 8012ada:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ade:	6800      	ldr	r0, [r0, #0]
 8012ae0:	9301      	str	r3, [sp, #4]
 8012ae2:	f7ff fe4d 	bl	8012780 <_vfiprintf_r>
 8012ae6:	b002      	add	sp, #8
 8012ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012aec:	b003      	add	sp, #12
 8012aee:	4770      	bx	lr
 8012af0:	200000a0 	.word	0x200000a0

08012af4 <_fstat_r>:
 8012af4:	b538      	push	{r3, r4, r5, lr}
 8012af6:	4d07      	ldr	r5, [pc, #28]	; (8012b14 <_fstat_r+0x20>)
 8012af8:	2300      	movs	r3, #0
 8012afa:	4604      	mov	r4, r0
 8012afc:	4608      	mov	r0, r1
 8012afe:	4611      	mov	r1, r2
 8012b00:	602b      	str	r3, [r5, #0]
 8012b02:	f7f3 f926 	bl	8005d52 <_fstat>
 8012b06:	1c43      	adds	r3, r0, #1
 8012b08:	d102      	bne.n	8012b10 <_fstat_r+0x1c>
 8012b0a:	682b      	ldr	r3, [r5, #0]
 8012b0c:	b103      	cbz	r3, 8012b10 <_fstat_r+0x1c>
 8012b0e:	6023      	str	r3, [r4, #0]
 8012b10:	bd38      	pop	{r3, r4, r5, pc}
 8012b12:	bf00      	nop
 8012b14:	20005b68 	.word	0x20005b68

08012b18 <_isatty_r>:
 8012b18:	b538      	push	{r3, r4, r5, lr}
 8012b1a:	4d06      	ldr	r5, [pc, #24]	; (8012b34 <_isatty_r+0x1c>)
 8012b1c:	2300      	movs	r3, #0
 8012b1e:	4604      	mov	r4, r0
 8012b20:	4608      	mov	r0, r1
 8012b22:	602b      	str	r3, [r5, #0]
 8012b24:	f7f3 f925 	bl	8005d72 <_isatty>
 8012b28:	1c43      	adds	r3, r0, #1
 8012b2a:	d102      	bne.n	8012b32 <_isatty_r+0x1a>
 8012b2c:	682b      	ldr	r3, [r5, #0]
 8012b2e:	b103      	cbz	r3, 8012b32 <_isatty_r+0x1a>
 8012b30:	6023      	str	r3, [r4, #0]
 8012b32:	bd38      	pop	{r3, r4, r5, pc}
 8012b34:	20005b68 	.word	0x20005b68

08012b38 <__ascii_mbtowc>:
 8012b38:	b082      	sub	sp, #8
 8012b3a:	b901      	cbnz	r1, 8012b3e <__ascii_mbtowc+0x6>
 8012b3c:	a901      	add	r1, sp, #4
 8012b3e:	b142      	cbz	r2, 8012b52 <__ascii_mbtowc+0x1a>
 8012b40:	b14b      	cbz	r3, 8012b56 <__ascii_mbtowc+0x1e>
 8012b42:	7813      	ldrb	r3, [r2, #0]
 8012b44:	600b      	str	r3, [r1, #0]
 8012b46:	7812      	ldrb	r2, [r2, #0]
 8012b48:	1e10      	subs	r0, r2, #0
 8012b4a:	bf18      	it	ne
 8012b4c:	2001      	movne	r0, #1
 8012b4e:	b002      	add	sp, #8
 8012b50:	4770      	bx	lr
 8012b52:	4610      	mov	r0, r2
 8012b54:	e7fb      	b.n	8012b4e <__ascii_mbtowc+0x16>
 8012b56:	f06f 0001 	mvn.w	r0, #1
 8012b5a:	e7f8      	b.n	8012b4e <__ascii_mbtowc+0x16>

08012b5c <__ascii_wctomb>:
 8012b5c:	b149      	cbz	r1, 8012b72 <__ascii_wctomb+0x16>
 8012b5e:	2aff      	cmp	r2, #255	; 0xff
 8012b60:	bf85      	ittet	hi
 8012b62:	238a      	movhi	r3, #138	; 0x8a
 8012b64:	6003      	strhi	r3, [r0, #0]
 8012b66:	700a      	strbls	r2, [r1, #0]
 8012b68:	f04f 30ff 	movhi.w	r0, #4294967295
 8012b6c:	bf98      	it	ls
 8012b6e:	2001      	movls	r0, #1
 8012b70:	4770      	bx	lr
 8012b72:	4608      	mov	r0, r1
 8012b74:	4770      	bx	lr

08012b76 <abort>:
 8012b76:	b508      	push	{r3, lr}
 8012b78:	2006      	movs	r0, #6
 8012b7a:	f000 f82b 	bl	8012bd4 <raise>
 8012b7e:	2001      	movs	r0, #1
 8012b80:	f7f3 f8b4 	bl	8005cec <_exit>

08012b84 <_raise_r>:
 8012b84:	291f      	cmp	r1, #31
 8012b86:	b538      	push	{r3, r4, r5, lr}
 8012b88:	4604      	mov	r4, r0
 8012b8a:	460d      	mov	r5, r1
 8012b8c:	d904      	bls.n	8012b98 <_raise_r+0x14>
 8012b8e:	2316      	movs	r3, #22
 8012b90:	6003      	str	r3, [r0, #0]
 8012b92:	f04f 30ff 	mov.w	r0, #4294967295
 8012b96:	bd38      	pop	{r3, r4, r5, pc}
 8012b98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012b9a:	b112      	cbz	r2, 8012ba2 <_raise_r+0x1e>
 8012b9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012ba0:	b94b      	cbnz	r3, 8012bb6 <_raise_r+0x32>
 8012ba2:	4620      	mov	r0, r4
 8012ba4:	f000 f830 	bl	8012c08 <_getpid_r>
 8012ba8:	462a      	mov	r2, r5
 8012baa:	4601      	mov	r1, r0
 8012bac:	4620      	mov	r0, r4
 8012bae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012bb2:	f000 b817 	b.w	8012be4 <_kill_r>
 8012bb6:	2b01      	cmp	r3, #1
 8012bb8:	d00a      	beq.n	8012bd0 <_raise_r+0x4c>
 8012bba:	1c59      	adds	r1, r3, #1
 8012bbc:	d103      	bne.n	8012bc6 <_raise_r+0x42>
 8012bbe:	2316      	movs	r3, #22
 8012bc0:	6003      	str	r3, [r0, #0]
 8012bc2:	2001      	movs	r0, #1
 8012bc4:	e7e7      	b.n	8012b96 <_raise_r+0x12>
 8012bc6:	2400      	movs	r4, #0
 8012bc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012bcc:	4628      	mov	r0, r5
 8012bce:	4798      	blx	r3
 8012bd0:	2000      	movs	r0, #0
 8012bd2:	e7e0      	b.n	8012b96 <_raise_r+0x12>

08012bd4 <raise>:
 8012bd4:	4b02      	ldr	r3, [pc, #8]	; (8012be0 <raise+0xc>)
 8012bd6:	4601      	mov	r1, r0
 8012bd8:	6818      	ldr	r0, [r3, #0]
 8012bda:	f7ff bfd3 	b.w	8012b84 <_raise_r>
 8012bde:	bf00      	nop
 8012be0:	200000a0 	.word	0x200000a0

08012be4 <_kill_r>:
 8012be4:	b538      	push	{r3, r4, r5, lr}
 8012be6:	4d07      	ldr	r5, [pc, #28]	; (8012c04 <_kill_r+0x20>)
 8012be8:	2300      	movs	r3, #0
 8012bea:	4604      	mov	r4, r0
 8012bec:	4608      	mov	r0, r1
 8012bee:	4611      	mov	r1, r2
 8012bf0:	602b      	str	r3, [r5, #0]
 8012bf2:	f7f3 f86b 	bl	8005ccc <_kill>
 8012bf6:	1c43      	adds	r3, r0, #1
 8012bf8:	d102      	bne.n	8012c00 <_kill_r+0x1c>
 8012bfa:	682b      	ldr	r3, [r5, #0]
 8012bfc:	b103      	cbz	r3, 8012c00 <_kill_r+0x1c>
 8012bfe:	6023      	str	r3, [r4, #0]
 8012c00:	bd38      	pop	{r3, r4, r5, pc}
 8012c02:	bf00      	nop
 8012c04:	20005b68 	.word	0x20005b68

08012c08 <_getpid_r>:
 8012c08:	f7f3 b858 	b.w	8005cbc <_getpid>
 8012c0c:	0000      	movs	r0, r0
	...

08012c10 <cos>:
 8012c10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012c12:	ec53 2b10 	vmov	r2, r3, d0
 8012c16:	4826      	ldr	r0, [pc, #152]	; (8012cb0 <cos+0xa0>)
 8012c18:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012c1c:	4281      	cmp	r1, r0
 8012c1e:	dc06      	bgt.n	8012c2e <cos+0x1e>
 8012c20:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8012ca8 <cos+0x98>
 8012c24:	b005      	add	sp, #20
 8012c26:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c2a:	f000 bef1 	b.w	8013a10 <__kernel_cos>
 8012c2e:	4821      	ldr	r0, [pc, #132]	; (8012cb4 <cos+0xa4>)
 8012c30:	4281      	cmp	r1, r0
 8012c32:	dd09      	ble.n	8012c48 <cos+0x38>
 8012c34:	ee10 0a10 	vmov	r0, s0
 8012c38:	4619      	mov	r1, r3
 8012c3a:	f7ed fb25 	bl	8000288 <__aeabi_dsub>
 8012c3e:	ec41 0b10 	vmov	d0, r0, r1
 8012c42:	b005      	add	sp, #20
 8012c44:	f85d fb04 	ldr.w	pc, [sp], #4
 8012c48:	4668      	mov	r0, sp
 8012c4a:	f000 fc21 	bl	8013490 <__ieee754_rem_pio2>
 8012c4e:	f000 0003 	and.w	r0, r0, #3
 8012c52:	2801      	cmp	r0, #1
 8012c54:	d00b      	beq.n	8012c6e <cos+0x5e>
 8012c56:	2802      	cmp	r0, #2
 8012c58:	d016      	beq.n	8012c88 <cos+0x78>
 8012c5a:	b9e0      	cbnz	r0, 8012c96 <cos+0x86>
 8012c5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012c60:	ed9d 0b00 	vldr	d0, [sp]
 8012c64:	f000 fed4 	bl	8013a10 <__kernel_cos>
 8012c68:	ec51 0b10 	vmov	r0, r1, d0
 8012c6c:	e7e7      	b.n	8012c3e <cos+0x2e>
 8012c6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012c72:	ed9d 0b00 	vldr	d0, [sp]
 8012c76:	f001 fae3 	bl	8014240 <__kernel_sin>
 8012c7a:	ec53 2b10 	vmov	r2, r3, d0
 8012c7e:	ee10 0a10 	vmov	r0, s0
 8012c82:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012c86:	e7da      	b.n	8012c3e <cos+0x2e>
 8012c88:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012c8c:	ed9d 0b00 	vldr	d0, [sp]
 8012c90:	f000 febe 	bl	8013a10 <__kernel_cos>
 8012c94:	e7f1      	b.n	8012c7a <cos+0x6a>
 8012c96:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012c9a:	ed9d 0b00 	vldr	d0, [sp]
 8012c9e:	2001      	movs	r0, #1
 8012ca0:	f001 face 	bl	8014240 <__kernel_sin>
 8012ca4:	e7e0      	b.n	8012c68 <cos+0x58>
 8012ca6:	bf00      	nop
	...
 8012cb0:	3fe921fb 	.word	0x3fe921fb
 8012cb4:	7fefffff 	.word	0x7fefffff

08012cb8 <round>:
 8012cb8:	ec51 0b10 	vmov	r0, r1, d0
 8012cbc:	b570      	push	{r4, r5, r6, lr}
 8012cbe:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8012cc2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8012cc6:	2c13      	cmp	r4, #19
 8012cc8:	ee10 2a10 	vmov	r2, s0
 8012ccc:	460b      	mov	r3, r1
 8012cce:	dc19      	bgt.n	8012d04 <round+0x4c>
 8012cd0:	2c00      	cmp	r4, #0
 8012cd2:	da09      	bge.n	8012ce8 <round+0x30>
 8012cd4:	3401      	adds	r4, #1
 8012cd6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8012cda:	d103      	bne.n	8012ce4 <round+0x2c>
 8012cdc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8012ce0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012ce4:	2200      	movs	r2, #0
 8012ce6:	e028      	b.n	8012d3a <round+0x82>
 8012ce8:	4d15      	ldr	r5, [pc, #84]	; (8012d40 <round+0x88>)
 8012cea:	4125      	asrs	r5, r4
 8012cec:	ea01 0605 	and.w	r6, r1, r5
 8012cf0:	4332      	orrs	r2, r6
 8012cf2:	d00e      	beq.n	8012d12 <round+0x5a>
 8012cf4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8012cf8:	fa42 f404 	asr.w	r4, r2, r4
 8012cfc:	4423      	add	r3, r4
 8012cfe:	ea23 0305 	bic.w	r3, r3, r5
 8012d02:	e7ef      	b.n	8012ce4 <round+0x2c>
 8012d04:	2c33      	cmp	r4, #51	; 0x33
 8012d06:	dd07      	ble.n	8012d18 <round+0x60>
 8012d08:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8012d0c:	d101      	bne.n	8012d12 <round+0x5a>
 8012d0e:	f7ed fabd 	bl	800028c <__adddf3>
 8012d12:	ec41 0b10 	vmov	d0, r0, r1
 8012d16:	bd70      	pop	{r4, r5, r6, pc}
 8012d18:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8012d1c:	f04f 35ff 	mov.w	r5, #4294967295
 8012d20:	40f5      	lsrs	r5, r6
 8012d22:	4228      	tst	r0, r5
 8012d24:	d0f5      	beq.n	8012d12 <round+0x5a>
 8012d26:	2101      	movs	r1, #1
 8012d28:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8012d2c:	fa01 f404 	lsl.w	r4, r1, r4
 8012d30:	1912      	adds	r2, r2, r4
 8012d32:	bf28      	it	cs
 8012d34:	185b      	addcs	r3, r3, r1
 8012d36:	ea22 0205 	bic.w	r2, r2, r5
 8012d3a:	4619      	mov	r1, r3
 8012d3c:	4610      	mov	r0, r2
 8012d3e:	e7e8      	b.n	8012d12 <round+0x5a>
 8012d40:	000fffff 	.word	0x000fffff
 8012d44:	00000000 	.word	0x00000000

08012d48 <sin>:
 8012d48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012d4a:	ec53 2b10 	vmov	r2, r3, d0
 8012d4e:	4828      	ldr	r0, [pc, #160]	; (8012df0 <sin+0xa8>)
 8012d50:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012d54:	4281      	cmp	r1, r0
 8012d56:	dc07      	bgt.n	8012d68 <sin+0x20>
 8012d58:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8012de8 <sin+0xa0>
 8012d5c:	2000      	movs	r0, #0
 8012d5e:	b005      	add	sp, #20
 8012d60:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d64:	f001 ba6c 	b.w	8014240 <__kernel_sin>
 8012d68:	4822      	ldr	r0, [pc, #136]	; (8012df4 <sin+0xac>)
 8012d6a:	4281      	cmp	r1, r0
 8012d6c:	dd09      	ble.n	8012d82 <sin+0x3a>
 8012d6e:	ee10 0a10 	vmov	r0, s0
 8012d72:	4619      	mov	r1, r3
 8012d74:	f7ed fa88 	bl	8000288 <__aeabi_dsub>
 8012d78:	ec41 0b10 	vmov	d0, r0, r1
 8012d7c:	b005      	add	sp, #20
 8012d7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012d82:	4668      	mov	r0, sp
 8012d84:	f000 fb84 	bl	8013490 <__ieee754_rem_pio2>
 8012d88:	f000 0003 	and.w	r0, r0, #3
 8012d8c:	2801      	cmp	r0, #1
 8012d8e:	d00c      	beq.n	8012daa <sin+0x62>
 8012d90:	2802      	cmp	r0, #2
 8012d92:	d011      	beq.n	8012db8 <sin+0x70>
 8012d94:	b9f0      	cbnz	r0, 8012dd4 <sin+0x8c>
 8012d96:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012d9a:	ed9d 0b00 	vldr	d0, [sp]
 8012d9e:	2001      	movs	r0, #1
 8012da0:	f001 fa4e 	bl	8014240 <__kernel_sin>
 8012da4:	ec51 0b10 	vmov	r0, r1, d0
 8012da8:	e7e6      	b.n	8012d78 <sin+0x30>
 8012daa:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012dae:	ed9d 0b00 	vldr	d0, [sp]
 8012db2:	f000 fe2d 	bl	8013a10 <__kernel_cos>
 8012db6:	e7f5      	b.n	8012da4 <sin+0x5c>
 8012db8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012dbc:	ed9d 0b00 	vldr	d0, [sp]
 8012dc0:	2001      	movs	r0, #1
 8012dc2:	f001 fa3d 	bl	8014240 <__kernel_sin>
 8012dc6:	ec53 2b10 	vmov	r2, r3, d0
 8012dca:	ee10 0a10 	vmov	r0, s0
 8012dce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012dd2:	e7d1      	b.n	8012d78 <sin+0x30>
 8012dd4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012dd8:	ed9d 0b00 	vldr	d0, [sp]
 8012ddc:	f000 fe18 	bl	8013a10 <__kernel_cos>
 8012de0:	e7f1      	b.n	8012dc6 <sin+0x7e>
 8012de2:	bf00      	nop
 8012de4:	f3af 8000 	nop.w
	...
 8012df0:	3fe921fb 	.word	0x3fe921fb
 8012df4:	7fefffff 	.word	0x7fefffff

08012df8 <tan>:
 8012df8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012dfa:	ec53 2b10 	vmov	r2, r3, d0
 8012dfe:	4816      	ldr	r0, [pc, #88]	; (8012e58 <tan+0x60>)
 8012e00:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012e04:	4281      	cmp	r1, r0
 8012e06:	dc07      	bgt.n	8012e18 <tan+0x20>
 8012e08:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8012e50 <tan+0x58>
 8012e0c:	2001      	movs	r0, #1
 8012e0e:	b005      	add	sp, #20
 8012e10:	f85d eb04 	ldr.w	lr, [sp], #4
 8012e14:	f001 bad4 	b.w	80143c0 <__kernel_tan>
 8012e18:	4810      	ldr	r0, [pc, #64]	; (8012e5c <tan+0x64>)
 8012e1a:	4281      	cmp	r1, r0
 8012e1c:	dd09      	ble.n	8012e32 <tan+0x3a>
 8012e1e:	ee10 0a10 	vmov	r0, s0
 8012e22:	4619      	mov	r1, r3
 8012e24:	f7ed fa30 	bl	8000288 <__aeabi_dsub>
 8012e28:	ec41 0b10 	vmov	d0, r0, r1
 8012e2c:	b005      	add	sp, #20
 8012e2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012e32:	4668      	mov	r0, sp
 8012e34:	f000 fb2c 	bl	8013490 <__ieee754_rem_pio2>
 8012e38:	0040      	lsls	r0, r0, #1
 8012e3a:	f000 0002 	and.w	r0, r0, #2
 8012e3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012e42:	ed9d 0b00 	vldr	d0, [sp]
 8012e46:	f1c0 0001 	rsb	r0, r0, #1
 8012e4a:	f001 fab9 	bl	80143c0 <__kernel_tan>
 8012e4e:	e7ed      	b.n	8012e2c <tan+0x34>
	...
 8012e58:	3fe921fb 	.word	0x3fe921fb
 8012e5c:	7fefffff 	.word	0x7fefffff

08012e60 <asin>:
 8012e60:	b538      	push	{r3, r4, r5, lr}
 8012e62:	ed2d 8b02 	vpush	{d8}
 8012e66:	ec55 4b10 	vmov	r4, r5, d0
 8012e6a:	f000 f831 	bl	8012ed0 <__ieee754_asin>
 8012e6e:	4622      	mov	r2, r4
 8012e70:	462b      	mov	r3, r5
 8012e72:	4620      	mov	r0, r4
 8012e74:	4629      	mov	r1, r5
 8012e76:	eeb0 8a40 	vmov.f32	s16, s0
 8012e7a:	eef0 8a60 	vmov.f32	s17, s1
 8012e7e:	f7ed fe55 	bl	8000b2c <__aeabi_dcmpun>
 8012e82:	b9a8      	cbnz	r0, 8012eb0 <asin+0x50>
 8012e84:	ec45 4b10 	vmov	d0, r4, r5
 8012e88:	f001 fe46 	bl	8014b18 <fabs>
 8012e8c:	4b0c      	ldr	r3, [pc, #48]	; (8012ec0 <asin+0x60>)
 8012e8e:	ec51 0b10 	vmov	r0, r1, d0
 8012e92:	2200      	movs	r2, #0
 8012e94:	f7ed fe40 	bl	8000b18 <__aeabi_dcmpgt>
 8012e98:	b150      	cbz	r0, 8012eb0 <asin+0x50>
 8012e9a:	f7fd f817 	bl	800fecc <__errno>
 8012e9e:	ecbd 8b02 	vpop	{d8}
 8012ea2:	2321      	movs	r3, #33	; 0x21
 8012ea4:	6003      	str	r3, [r0, #0]
 8012ea6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012eaa:	4806      	ldr	r0, [pc, #24]	; (8012ec4 <asin+0x64>)
 8012eac:	f001 bec0 	b.w	8014c30 <nan>
 8012eb0:	eeb0 0a48 	vmov.f32	s0, s16
 8012eb4:	eef0 0a68 	vmov.f32	s1, s17
 8012eb8:	ecbd 8b02 	vpop	{d8}
 8012ebc:	bd38      	pop	{r3, r4, r5, pc}
 8012ebe:	bf00      	nop
 8012ec0:	3ff00000 	.word	0x3ff00000
 8012ec4:	08015700 	.word	0x08015700

08012ec8 <atan2>:
 8012ec8:	f000 ba16 	b.w	80132f8 <__ieee754_atan2>
 8012ecc:	0000      	movs	r0, r0
	...

08012ed0 <__ieee754_asin>:
 8012ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ed4:	ed2d 8b04 	vpush	{d8-d9}
 8012ed8:	ec55 4b10 	vmov	r4, r5, d0
 8012edc:	4bcc      	ldr	r3, [pc, #816]	; (8013210 <__ieee754_asin+0x340>)
 8012ede:	b083      	sub	sp, #12
 8012ee0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8012ee4:	4598      	cmp	r8, r3
 8012ee6:	9501      	str	r5, [sp, #4]
 8012ee8:	dd35      	ble.n	8012f56 <__ieee754_asin+0x86>
 8012eea:	ee10 3a10 	vmov	r3, s0
 8012eee:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8012ef2:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8012ef6:	ea58 0303 	orrs.w	r3, r8, r3
 8012efa:	d117      	bne.n	8012f2c <__ieee754_asin+0x5c>
 8012efc:	a3aa      	add	r3, pc, #680	; (adr r3, 80131a8 <__ieee754_asin+0x2d8>)
 8012efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f02:	ee10 0a10 	vmov	r0, s0
 8012f06:	4629      	mov	r1, r5
 8012f08:	f7ed fb76 	bl	80005f8 <__aeabi_dmul>
 8012f0c:	a3a8      	add	r3, pc, #672	; (adr r3, 80131b0 <__ieee754_asin+0x2e0>)
 8012f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f12:	4606      	mov	r6, r0
 8012f14:	460f      	mov	r7, r1
 8012f16:	4620      	mov	r0, r4
 8012f18:	4629      	mov	r1, r5
 8012f1a:	f7ed fb6d 	bl	80005f8 <__aeabi_dmul>
 8012f1e:	4602      	mov	r2, r0
 8012f20:	460b      	mov	r3, r1
 8012f22:	4630      	mov	r0, r6
 8012f24:	4639      	mov	r1, r7
 8012f26:	f7ed f9b1 	bl	800028c <__adddf3>
 8012f2a:	e00b      	b.n	8012f44 <__ieee754_asin+0x74>
 8012f2c:	ee10 2a10 	vmov	r2, s0
 8012f30:	462b      	mov	r3, r5
 8012f32:	ee10 0a10 	vmov	r0, s0
 8012f36:	4629      	mov	r1, r5
 8012f38:	f7ed f9a6 	bl	8000288 <__aeabi_dsub>
 8012f3c:	4602      	mov	r2, r0
 8012f3e:	460b      	mov	r3, r1
 8012f40:	f7ed fc84 	bl	800084c <__aeabi_ddiv>
 8012f44:	4604      	mov	r4, r0
 8012f46:	460d      	mov	r5, r1
 8012f48:	ec45 4b10 	vmov	d0, r4, r5
 8012f4c:	b003      	add	sp, #12
 8012f4e:	ecbd 8b04 	vpop	{d8-d9}
 8012f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f56:	4baf      	ldr	r3, [pc, #700]	; (8013214 <__ieee754_asin+0x344>)
 8012f58:	4598      	cmp	r8, r3
 8012f5a:	dc11      	bgt.n	8012f80 <__ieee754_asin+0xb0>
 8012f5c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8012f60:	f280 80ae 	bge.w	80130c0 <__ieee754_asin+0x1f0>
 8012f64:	a394      	add	r3, pc, #592	; (adr r3, 80131b8 <__ieee754_asin+0x2e8>)
 8012f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f6a:	ee10 0a10 	vmov	r0, s0
 8012f6e:	4629      	mov	r1, r5
 8012f70:	f7ed f98c 	bl	800028c <__adddf3>
 8012f74:	4ba8      	ldr	r3, [pc, #672]	; (8013218 <__ieee754_asin+0x348>)
 8012f76:	2200      	movs	r2, #0
 8012f78:	f7ed fdce 	bl	8000b18 <__aeabi_dcmpgt>
 8012f7c:	2800      	cmp	r0, #0
 8012f7e:	d1e3      	bne.n	8012f48 <__ieee754_asin+0x78>
 8012f80:	ec45 4b10 	vmov	d0, r4, r5
 8012f84:	f001 fdc8 	bl	8014b18 <fabs>
 8012f88:	49a3      	ldr	r1, [pc, #652]	; (8013218 <__ieee754_asin+0x348>)
 8012f8a:	ec53 2b10 	vmov	r2, r3, d0
 8012f8e:	2000      	movs	r0, #0
 8012f90:	f7ed f97a 	bl	8000288 <__aeabi_dsub>
 8012f94:	4ba1      	ldr	r3, [pc, #644]	; (801321c <__ieee754_asin+0x34c>)
 8012f96:	2200      	movs	r2, #0
 8012f98:	f7ed fb2e 	bl	80005f8 <__aeabi_dmul>
 8012f9c:	a388      	add	r3, pc, #544	; (adr r3, 80131c0 <__ieee754_asin+0x2f0>)
 8012f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa2:	4604      	mov	r4, r0
 8012fa4:	460d      	mov	r5, r1
 8012fa6:	f7ed fb27 	bl	80005f8 <__aeabi_dmul>
 8012faa:	a387      	add	r3, pc, #540	; (adr r3, 80131c8 <__ieee754_asin+0x2f8>)
 8012fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fb0:	f7ed f96c 	bl	800028c <__adddf3>
 8012fb4:	4622      	mov	r2, r4
 8012fb6:	462b      	mov	r3, r5
 8012fb8:	f7ed fb1e 	bl	80005f8 <__aeabi_dmul>
 8012fbc:	a384      	add	r3, pc, #528	; (adr r3, 80131d0 <__ieee754_asin+0x300>)
 8012fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fc2:	f7ed f961 	bl	8000288 <__aeabi_dsub>
 8012fc6:	4622      	mov	r2, r4
 8012fc8:	462b      	mov	r3, r5
 8012fca:	f7ed fb15 	bl	80005f8 <__aeabi_dmul>
 8012fce:	a382      	add	r3, pc, #520	; (adr r3, 80131d8 <__ieee754_asin+0x308>)
 8012fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fd4:	f7ed f95a 	bl	800028c <__adddf3>
 8012fd8:	4622      	mov	r2, r4
 8012fda:	462b      	mov	r3, r5
 8012fdc:	f7ed fb0c 	bl	80005f8 <__aeabi_dmul>
 8012fe0:	a37f      	add	r3, pc, #508	; (adr r3, 80131e0 <__ieee754_asin+0x310>)
 8012fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fe6:	f7ed f94f 	bl	8000288 <__aeabi_dsub>
 8012fea:	4622      	mov	r2, r4
 8012fec:	462b      	mov	r3, r5
 8012fee:	f7ed fb03 	bl	80005f8 <__aeabi_dmul>
 8012ff2:	a37d      	add	r3, pc, #500	; (adr r3, 80131e8 <__ieee754_asin+0x318>)
 8012ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ff8:	f7ed f948 	bl	800028c <__adddf3>
 8012ffc:	4622      	mov	r2, r4
 8012ffe:	462b      	mov	r3, r5
 8013000:	f7ed fafa 	bl	80005f8 <__aeabi_dmul>
 8013004:	a37a      	add	r3, pc, #488	; (adr r3, 80131f0 <__ieee754_asin+0x320>)
 8013006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801300a:	ec41 0b18 	vmov	d8, r0, r1
 801300e:	4620      	mov	r0, r4
 8013010:	4629      	mov	r1, r5
 8013012:	f7ed faf1 	bl	80005f8 <__aeabi_dmul>
 8013016:	a378      	add	r3, pc, #480	; (adr r3, 80131f8 <__ieee754_asin+0x328>)
 8013018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801301c:	f7ed f934 	bl	8000288 <__aeabi_dsub>
 8013020:	4622      	mov	r2, r4
 8013022:	462b      	mov	r3, r5
 8013024:	f7ed fae8 	bl	80005f8 <__aeabi_dmul>
 8013028:	a375      	add	r3, pc, #468	; (adr r3, 8013200 <__ieee754_asin+0x330>)
 801302a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801302e:	f7ed f92d 	bl	800028c <__adddf3>
 8013032:	4622      	mov	r2, r4
 8013034:	462b      	mov	r3, r5
 8013036:	f7ed fadf 	bl	80005f8 <__aeabi_dmul>
 801303a:	a373      	add	r3, pc, #460	; (adr r3, 8013208 <__ieee754_asin+0x338>)
 801303c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013040:	f7ed f922 	bl	8000288 <__aeabi_dsub>
 8013044:	4622      	mov	r2, r4
 8013046:	462b      	mov	r3, r5
 8013048:	f7ed fad6 	bl	80005f8 <__aeabi_dmul>
 801304c:	4b72      	ldr	r3, [pc, #456]	; (8013218 <__ieee754_asin+0x348>)
 801304e:	2200      	movs	r2, #0
 8013050:	f7ed f91c 	bl	800028c <__adddf3>
 8013054:	ec45 4b10 	vmov	d0, r4, r5
 8013058:	4606      	mov	r6, r0
 801305a:	460f      	mov	r7, r1
 801305c:	f000 fc24 	bl	80138a8 <__ieee754_sqrt>
 8013060:	4b6f      	ldr	r3, [pc, #444]	; (8013220 <__ieee754_asin+0x350>)
 8013062:	4598      	cmp	r8, r3
 8013064:	ec5b ab10 	vmov	sl, fp, d0
 8013068:	f340 80dc 	ble.w	8013224 <__ieee754_asin+0x354>
 801306c:	4632      	mov	r2, r6
 801306e:	463b      	mov	r3, r7
 8013070:	ec51 0b18 	vmov	r0, r1, d8
 8013074:	f7ed fbea 	bl	800084c <__aeabi_ddiv>
 8013078:	4652      	mov	r2, sl
 801307a:	465b      	mov	r3, fp
 801307c:	f7ed fabc 	bl	80005f8 <__aeabi_dmul>
 8013080:	4652      	mov	r2, sl
 8013082:	465b      	mov	r3, fp
 8013084:	f7ed f902 	bl	800028c <__adddf3>
 8013088:	4602      	mov	r2, r0
 801308a:	460b      	mov	r3, r1
 801308c:	f7ed f8fe 	bl	800028c <__adddf3>
 8013090:	a347      	add	r3, pc, #284	; (adr r3, 80131b0 <__ieee754_asin+0x2e0>)
 8013092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013096:	f7ed f8f7 	bl	8000288 <__aeabi_dsub>
 801309a:	4602      	mov	r2, r0
 801309c:	460b      	mov	r3, r1
 801309e:	a142      	add	r1, pc, #264	; (adr r1, 80131a8 <__ieee754_asin+0x2d8>)
 80130a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130a4:	f7ed f8f0 	bl	8000288 <__aeabi_dsub>
 80130a8:	9b01      	ldr	r3, [sp, #4]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	bfdc      	itt	le
 80130ae:	4602      	movle	r2, r0
 80130b0:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80130b4:	4604      	mov	r4, r0
 80130b6:	460d      	mov	r5, r1
 80130b8:	bfdc      	itt	le
 80130ba:	4614      	movle	r4, r2
 80130bc:	461d      	movle	r5, r3
 80130be:	e743      	b.n	8012f48 <__ieee754_asin+0x78>
 80130c0:	ee10 2a10 	vmov	r2, s0
 80130c4:	ee10 0a10 	vmov	r0, s0
 80130c8:	462b      	mov	r3, r5
 80130ca:	4629      	mov	r1, r5
 80130cc:	f7ed fa94 	bl	80005f8 <__aeabi_dmul>
 80130d0:	a33b      	add	r3, pc, #236	; (adr r3, 80131c0 <__ieee754_asin+0x2f0>)
 80130d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130d6:	4606      	mov	r6, r0
 80130d8:	460f      	mov	r7, r1
 80130da:	f7ed fa8d 	bl	80005f8 <__aeabi_dmul>
 80130de:	a33a      	add	r3, pc, #232	; (adr r3, 80131c8 <__ieee754_asin+0x2f8>)
 80130e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130e4:	f7ed f8d2 	bl	800028c <__adddf3>
 80130e8:	4632      	mov	r2, r6
 80130ea:	463b      	mov	r3, r7
 80130ec:	f7ed fa84 	bl	80005f8 <__aeabi_dmul>
 80130f0:	a337      	add	r3, pc, #220	; (adr r3, 80131d0 <__ieee754_asin+0x300>)
 80130f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130f6:	f7ed f8c7 	bl	8000288 <__aeabi_dsub>
 80130fa:	4632      	mov	r2, r6
 80130fc:	463b      	mov	r3, r7
 80130fe:	f7ed fa7b 	bl	80005f8 <__aeabi_dmul>
 8013102:	a335      	add	r3, pc, #212	; (adr r3, 80131d8 <__ieee754_asin+0x308>)
 8013104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013108:	f7ed f8c0 	bl	800028c <__adddf3>
 801310c:	4632      	mov	r2, r6
 801310e:	463b      	mov	r3, r7
 8013110:	f7ed fa72 	bl	80005f8 <__aeabi_dmul>
 8013114:	a332      	add	r3, pc, #200	; (adr r3, 80131e0 <__ieee754_asin+0x310>)
 8013116:	e9d3 2300 	ldrd	r2, r3, [r3]
 801311a:	f7ed f8b5 	bl	8000288 <__aeabi_dsub>
 801311e:	4632      	mov	r2, r6
 8013120:	463b      	mov	r3, r7
 8013122:	f7ed fa69 	bl	80005f8 <__aeabi_dmul>
 8013126:	a330      	add	r3, pc, #192	; (adr r3, 80131e8 <__ieee754_asin+0x318>)
 8013128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801312c:	f7ed f8ae 	bl	800028c <__adddf3>
 8013130:	4632      	mov	r2, r6
 8013132:	463b      	mov	r3, r7
 8013134:	f7ed fa60 	bl	80005f8 <__aeabi_dmul>
 8013138:	a32d      	add	r3, pc, #180	; (adr r3, 80131f0 <__ieee754_asin+0x320>)
 801313a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801313e:	4680      	mov	r8, r0
 8013140:	4689      	mov	r9, r1
 8013142:	4630      	mov	r0, r6
 8013144:	4639      	mov	r1, r7
 8013146:	f7ed fa57 	bl	80005f8 <__aeabi_dmul>
 801314a:	a32b      	add	r3, pc, #172	; (adr r3, 80131f8 <__ieee754_asin+0x328>)
 801314c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013150:	f7ed f89a 	bl	8000288 <__aeabi_dsub>
 8013154:	4632      	mov	r2, r6
 8013156:	463b      	mov	r3, r7
 8013158:	f7ed fa4e 	bl	80005f8 <__aeabi_dmul>
 801315c:	a328      	add	r3, pc, #160	; (adr r3, 8013200 <__ieee754_asin+0x330>)
 801315e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013162:	f7ed f893 	bl	800028c <__adddf3>
 8013166:	4632      	mov	r2, r6
 8013168:	463b      	mov	r3, r7
 801316a:	f7ed fa45 	bl	80005f8 <__aeabi_dmul>
 801316e:	a326      	add	r3, pc, #152	; (adr r3, 8013208 <__ieee754_asin+0x338>)
 8013170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013174:	f7ed f888 	bl	8000288 <__aeabi_dsub>
 8013178:	4632      	mov	r2, r6
 801317a:	463b      	mov	r3, r7
 801317c:	f7ed fa3c 	bl	80005f8 <__aeabi_dmul>
 8013180:	4b25      	ldr	r3, [pc, #148]	; (8013218 <__ieee754_asin+0x348>)
 8013182:	2200      	movs	r2, #0
 8013184:	f7ed f882 	bl	800028c <__adddf3>
 8013188:	4602      	mov	r2, r0
 801318a:	460b      	mov	r3, r1
 801318c:	4640      	mov	r0, r8
 801318e:	4649      	mov	r1, r9
 8013190:	f7ed fb5c 	bl	800084c <__aeabi_ddiv>
 8013194:	4622      	mov	r2, r4
 8013196:	462b      	mov	r3, r5
 8013198:	f7ed fa2e 	bl	80005f8 <__aeabi_dmul>
 801319c:	4602      	mov	r2, r0
 801319e:	460b      	mov	r3, r1
 80131a0:	4620      	mov	r0, r4
 80131a2:	4629      	mov	r1, r5
 80131a4:	e6bf      	b.n	8012f26 <__ieee754_asin+0x56>
 80131a6:	bf00      	nop
 80131a8:	54442d18 	.word	0x54442d18
 80131ac:	3ff921fb 	.word	0x3ff921fb
 80131b0:	33145c07 	.word	0x33145c07
 80131b4:	3c91a626 	.word	0x3c91a626
 80131b8:	8800759c 	.word	0x8800759c
 80131bc:	7e37e43c 	.word	0x7e37e43c
 80131c0:	0dfdf709 	.word	0x0dfdf709
 80131c4:	3f023de1 	.word	0x3f023de1
 80131c8:	7501b288 	.word	0x7501b288
 80131cc:	3f49efe0 	.word	0x3f49efe0
 80131d0:	b5688f3b 	.word	0xb5688f3b
 80131d4:	3fa48228 	.word	0x3fa48228
 80131d8:	0e884455 	.word	0x0e884455
 80131dc:	3fc9c155 	.word	0x3fc9c155
 80131e0:	03eb6f7d 	.word	0x03eb6f7d
 80131e4:	3fd4d612 	.word	0x3fd4d612
 80131e8:	55555555 	.word	0x55555555
 80131ec:	3fc55555 	.word	0x3fc55555
 80131f0:	b12e9282 	.word	0xb12e9282
 80131f4:	3fb3b8c5 	.word	0x3fb3b8c5
 80131f8:	1b8d0159 	.word	0x1b8d0159
 80131fc:	3fe6066c 	.word	0x3fe6066c
 8013200:	9c598ac8 	.word	0x9c598ac8
 8013204:	40002ae5 	.word	0x40002ae5
 8013208:	1c8a2d4b 	.word	0x1c8a2d4b
 801320c:	40033a27 	.word	0x40033a27
 8013210:	3fefffff 	.word	0x3fefffff
 8013214:	3fdfffff 	.word	0x3fdfffff
 8013218:	3ff00000 	.word	0x3ff00000
 801321c:	3fe00000 	.word	0x3fe00000
 8013220:	3fef3332 	.word	0x3fef3332
 8013224:	ee10 2a10 	vmov	r2, s0
 8013228:	ee10 0a10 	vmov	r0, s0
 801322c:	465b      	mov	r3, fp
 801322e:	4659      	mov	r1, fp
 8013230:	f7ed f82c 	bl	800028c <__adddf3>
 8013234:	4632      	mov	r2, r6
 8013236:	463b      	mov	r3, r7
 8013238:	ec41 0b19 	vmov	d9, r0, r1
 801323c:	ec51 0b18 	vmov	r0, r1, d8
 8013240:	f7ed fb04 	bl	800084c <__aeabi_ddiv>
 8013244:	4602      	mov	r2, r0
 8013246:	460b      	mov	r3, r1
 8013248:	ec51 0b19 	vmov	r0, r1, d9
 801324c:	f7ed f9d4 	bl	80005f8 <__aeabi_dmul>
 8013250:	f04f 0800 	mov.w	r8, #0
 8013254:	4606      	mov	r6, r0
 8013256:	460f      	mov	r7, r1
 8013258:	4642      	mov	r2, r8
 801325a:	465b      	mov	r3, fp
 801325c:	4640      	mov	r0, r8
 801325e:	4659      	mov	r1, fp
 8013260:	f7ed f9ca 	bl	80005f8 <__aeabi_dmul>
 8013264:	4602      	mov	r2, r0
 8013266:	460b      	mov	r3, r1
 8013268:	4620      	mov	r0, r4
 801326a:	4629      	mov	r1, r5
 801326c:	f7ed f80c 	bl	8000288 <__aeabi_dsub>
 8013270:	4642      	mov	r2, r8
 8013272:	4604      	mov	r4, r0
 8013274:	460d      	mov	r5, r1
 8013276:	465b      	mov	r3, fp
 8013278:	4650      	mov	r0, sl
 801327a:	4659      	mov	r1, fp
 801327c:	f7ed f806 	bl	800028c <__adddf3>
 8013280:	4602      	mov	r2, r0
 8013282:	460b      	mov	r3, r1
 8013284:	4620      	mov	r0, r4
 8013286:	4629      	mov	r1, r5
 8013288:	f7ed fae0 	bl	800084c <__aeabi_ddiv>
 801328c:	4602      	mov	r2, r0
 801328e:	460b      	mov	r3, r1
 8013290:	f7ec fffc 	bl	800028c <__adddf3>
 8013294:	4602      	mov	r2, r0
 8013296:	460b      	mov	r3, r1
 8013298:	a113      	add	r1, pc, #76	; (adr r1, 80132e8 <__ieee754_asin+0x418>)
 801329a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801329e:	f7ec fff3 	bl	8000288 <__aeabi_dsub>
 80132a2:	4602      	mov	r2, r0
 80132a4:	460b      	mov	r3, r1
 80132a6:	4630      	mov	r0, r6
 80132a8:	4639      	mov	r1, r7
 80132aa:	f7ec ffed 	bl	8000288 <__aeabi_dsub>
 80132ae:	4642      	mov	r2, r8
 80132b0:	4604      	mov	r4, r0
 80132b2:	460d      	mov	r5, r1
 80132b4:	465b      	mov	r3, fp
 80132b6:	4640      	mov	r0, r8
 80132b8:	4659      	mov	r1, fp
 80132ba:	f7ec ffe7 	bl	800028c <__adddf3>
 80132be:	4602      	mov	r2, r0
 80132c0:	460b      	mov	r3, r1
 80132c2:	a10b      	add	r1, pc, #44	; (adr r1, 80132f0 <__ieee754_asin+0x420>)
 80132c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132c8:	f7ec ffde 	bl	8000288 <__aeabi_dsub>
 80132cc:	4602      	mov	r2, r0
 80132ce:	460b      	mov	r3, r1
 80132d0:	4620      	mov	r0, r4
 80132d2:	4629      	mov	r1, r5
 80132d4:	f7ec ffd8 	bl	8000288 <__aeabi_dsub>
 80132d8:	4602      	mov	r2, r0
 80132da:	460b      	mov	r3, r1
 80132dc:	a104      	add	r1, pc, #16	; (adr r1, 80132f0 <__ieee754_asin+0x420>)
 80132de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132e2:	e6df      	b.n	80130a4 <__ieee754_asin+0x1d4>
 80132e4:	f3af 8000 	nop.w
 80132e8:	33145c07 	.word	0x33145c07
 80132ec:	3c91a626 	.word	0x3c91a626
 80132f0:	54442d18 	.word	0x54442d18
 80132f4:	3fe921fb 	.word	0x3fe921fb

080132f8 <__ieee754_atan2>:
 80132f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132fc:	ec57 6b11 	vmov	r6, r7, d1
 8013300:	4273      	negs	r3, r6
 8013302:	f8df e184 	ldr.w	lr, [pc, #388]	; 8013488 <__ieee754_atan2+0x190>
 8013306:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801330a:	4333      	orrs	r3, r6
 801330c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013310:	4573      	cmp	r3, lr
 8013312:	ec51 0b10 	vmov	r0, r1, d0
 8013316:	ee11 8a10 	vmov	r8, s2
 801331a:	d80a      	bhi.n	8013332 <__ieee754_atan2+0x3a>
 801331c:	4244      	negs	r4, r0
 801331e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013322:	4304      	orrs	r4, r0
 8013324:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013328:	4574      	cmp	r4, lr
 801332a:	ee10 9a10 	vmov	r9, s0
 801332e:	468c      	mov	ip, r1
 8013330:	d907      	bls.n	8013342 <__ieee754_atan2+0x4a>
 8013332:	4632      	mov	r2, r6
 8013334:	463b      	mov	r3, r7
 8013336:	f7ec ffa9 	bl	800028c <__adddf3>
 801333a:	ec41 0b10 	vmov	d0, r0, r1
 801333e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013342:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8013346:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801334a:	4334      	orrs	r4, r6
 801334c:	d103      	bne.n	8013356 <__ieee754_atan2+0x5e>
 801334e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013352:	f001 ba41 	b.w	80147d8 <atan>
 8013356:	17bc      	asrs	r4, r7, #30
 8013358:	f004 0402 	and.w	r4, r4, #2
 801335c:	ea53 0909 	orrs.w	r9, r3, r9
 8013360:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013364:	d107      	bne.n	8013376 <__ieee754_atan2+0x7e>
 8013366:	2c02      	cmp	r4, #2
 8013368:	d060      	beq.n	801342c <__ieee754_atan2+0x134>
 801336a:	2c03      	cmp	r4, #3
 801336c:	d1e5      	bne.n	801333a <__ieee754_atan2+0x42>
 801336e:	a142      	add	r1, pc, #264	; (adr r1, 8013478 <__ieee754_atan2+0x180>)
 8013370:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013374:	e7e1      	b.n	801333a <__ieee754_atan2+0x42>
 8013376:	ea52 0808 	orrs.w	r8, r2, r8
 801337a:	d106      	bne.n	801338a <__ieee754_atan2+0x92>
 801337c:	f1bc 0f00 	cmp.w	ip, #0
 8013380:	da5f      	bge.n	8013442 <__ieee754_atan2+0x14a>
 8013382:	a13f      	add	r1, pc, #252	; (adr r1, 8013480 <__ieee754_atan2+0x188>)
 8013384:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013388:	e7d7      	b.n	801333a <__ieee754_atan2+0x42>
 801338a:	4572      	cmp	r2, lr
 801338c:	d10f      	bne.n	80133ae <__ieee754_atan2+0xb6>
 801338e:	4293      	cmp	r3, r2
 8013390:	f104 34ff 	add.w	r4, r4, #4294967295
 8013394:	d107      	bne.n	80133a6 <__ieee754_atan2+0xae>
 8013396:	2c02      	cmp	r4, #2
 8013398:	d84c      	bhi.n	8013434 <__ieee754_atan2+0x13c>
 801339a:	4b35      	ldr	r3, [pc, #212]	; (8013470 <__ieee754_atan2+0x178>)
 801339c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80133a0:	e9d4 0100 	ldrd	r0, r1, [r4]
 80133a4:	e7c9      	b.n	801333a <__ieee754_atan2+0x42>
 80133a6:	2c02      	cmp	r4, #2
 80133a8:	d848      	bhi.n	801343c <__ieee754_atan2+0x144>
 80133aa:	4b32      	ldr	r3, [pc, #200]	; (8013474 <__ieee754_atan2+0x17c>)
 80133ac:	e7f6      	b.n	801339c <__ieee754_atan2+0xa4>
 80133ae:	4573      	cmp	r3, lr
 80133b0:	d0e4      	beq.n	801337c <__ieee754_atan2+0x84>
 80133b2:	1a9b      	subs	r3, r3, r2
 80133b4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80133b8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80133bc:	da1e      	bge.n	80133fc <__ieee754_atan2+0x104>
 80133be:	2f00      	cmp	r7, #0
 80133c0:	da01      	bge.n	80133c6 <__ieee754_atan2+0xce>
 80133c2:	323c      	adds	r2, #60	; 0x3c
 80133c4:	db1e      	blt.n	8013404 <__ieee754_atan2+0x10c>
 80133c6:	4632      	mov	r2, r6
 80133c8:	463b      	mov	r3, r7
 80133ca:	f7ed fa3f 	bl	800084c <__aeabi_ddiv>
 80133ce:	ec41 0b10 	vmov	d0, r0, r1
 80133d2:	f001 fba1 	bl	8014b18 <fabs>
 80133d6:	f001 f9ff 	bl	80147d8 <atan>
 80133da:	ec51 0b10 	vmov	r0, r1, d0
 80133de:	2c01      	cmp	r4, #1
 80133e0:	d013      	beq.n	801340a <__ieee754_atan2+0x112>
 80133e2:	2c02      	cmp	r4, #2
 80133e4:	d015      	beq.n	8013412 <__ieee754_atan2+0x11a>
 80133e6:	2c00      	cmp	r4, #0
 80133e8:	d0a7      	beq.n	801333a <__ieee754_atan2+0x42>
 80133ea:	a319      	add	r3, pc, #100	; (adr r3, 8013450 <__ieee754_atan2+0x158>)
 80133ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133f0:	f7ec ff4a 	bl	8000288 <__aeabi_dsub>
 80133f4:	a318      	add	r3, pc, #96	; (adr r3, 8013458 <__ieee754_atan2+0x160>)
 80133f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133fa:	e014      	b.n	8013426 <__ieee754_atan2+0x12e>
 80133fc:	a118      	add	r1, pc, #96	; (adr r1, 8013460 <__ieee754_atan2+0x168>)
 80133fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013402:	e7ec      	b.n	80133de <__ieee754_atan2+0xe6>
 8013404:	2000      	movs	r0, #0
 8013406:	2100      	movs	r1, #0
 8013408:	e7e9      	b.n	80133de <__ieee754_atan2+0xe6>
 801340a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801340e:	4619      	mov	r1, r3
 8013410:	e793      	b.n	801333a <__ieee754_atan2+0x42>
 8013412:	a30f      	add	r3, pc, #60	; (adr r3, 8013450 <__ieee754_atan2+0x158>)
 8013414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013418:	f7ec ff36 	bl	8000288 <__aeabi_dsub>
 801341c:	4602      	mov	r2, r0
 801341e:	460b      	mov	r3, r1
 8013420:	a10d      	add	r1, pc, #52	; (adr r1, 8013458 <__ieee754_atan2+0x160>)
 8013422:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013426:	f7ec ff2f 	bl	8000288 <__aeabi_dsub>
 801342a:	e786      	b.n	801333a <__ieee754_atan2+0x42>
 801342c:	a10a      	add	r1, pc, #40	; (adr r1, 8013458 <__ieee754_atan2+0x160>)
 801342e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013432:	e782      	b.n	801333a <__ieee754_atan2+0x42>
 8013434:	a10c      	add	r1, pc, #48	; (adr r1, 8013468 <__ieee754_atan2+0x170>)
 8013436:	e9d1 0100 	ldrd	r0, r1, [r1]
 801343a:	e77e      	b.n	801333a <__ieee754_atan2+0x42>
 801343c:	2000      	movs	r0, #0
 801343e:	2100      	movs	r1, #0
 8013440:	e77b      	b.n	801333a <__ieee754_atan2+0x42>
 8013442:	a107      	add	r1, pc, #28	; (adr r1, 8013460 <__ieee754_atan2+0x168>)
 8013444:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013448:	e777      	b.n	801333a <__ieee754_atan2+0x42>
 801344a:	bf00      	nop
 801344c:	f3af 8000 	nop.w
 8013450:	33145c07 	.word	0x33145c07
 8013454:	3ca1a626 	.word	0x3ca1a626
 8013458:	54442d18 	.word	0x54442d18
 801345c:	400921fb 	.word	0x400921fb
 8013460:	54442d18 	.word	0x54442d18
 8013464:	3ff921fb 	.word	0x3ff921fb
 8013468:	54442d18 	.word	0x54442d18
 801346c:	3fe921fb 	.word	0x3fe921fb
 8013470:	08015810 	.word	0x08015810
 8013474:	08015828 	.word	0x08015828
 8013478:	54442d18 	.word	0x54442d18
 801347c:	c00921fb 	.word	0xc00921fb
 8013480:	54442d18 	.word	0x54442d18
 8013484:	bff921fb 	.word	0xbff921fb
 8013488:	7ff00000 	.word	0x7ff00000
 801348c:	00000000 	.word	0x00000000

08013490 <__ieee754_rem_pio2>:
 8013490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013494:	ed2d 8b02 	vpush	{d8}
 8013498:	ec55 4b10 	vmov	r4, r5, d0
 801349c:	4bca      	ldr	r3, [pc, #808]	; (80137c8 <__ieee754_rem_pio2+0x338>)
 801349e:	b08b      	sub	sp, #44	; 0x2c
 80134a0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80134a4:	4598      	cmp	r8, r3
 80134a6:	4682      	mov	sl, r0
 80134a8:	9502      	str	r5, [sp, #8]
 80134aa:	dc08      	bgt.n	80134be <__ieee754_rem_pio2+0x2e>
 80134ac:	2200      	movs	r2, #0
 80134ae:	2300      	movs	r3, #0
 80134b0:	ed80 0b00 	vstr	d0, [r0]
 80134b4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80134b8:	f04f 0b00 	mov.w	fp, #0
 80134bc:	e028      	b.n	8013510 <__ieee754_rem_pio2+0x80>
 80134be:	4bc3      	ldr	r3, [pc, #780]	; (80137cc <__ieee754_rem_pio2+0x33c>)
 80134c0:	4598      	cmp	r8, r3
 80134c2:	dc78      	bgt.n	80135b6 <__ieee754_rem_pio2+0x126>
 80134c4:	9b02      	ldr	r3, [sp, #8]
 80134c6:	4ec2      	ldr	r6, [pc, #776]	; (80137d0 <__ieee754_rem_pio2+0x340>)
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	ee10 0a10 	vmov	r0, s0
 80134ce:	a3b0      	add	r3, pc, #704	; (adr r3, 8013790 <__ieee754_rem_pio2+0x300>)
 80134d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134d4:	4629      	mov	r1, r5
 80134d6:	dd39      	ble.n	801354c <__ieee754_rem_pio2+0xbc>
 80134d8:	f7ec fed6 	bl	8000288 <__aeabi_dsub>
 80134dc:	45b0      	cmp	r8, r6
 80134de:	4604      	mov	r4, r0
 80134e0:	460d      	mov	r5, r1
 80134e2:	d01b      	beq.n	801351c <__ieee754_rem_pio2+0x8c>
 80134e4:	a3ac      	add	r3, pc, #688	; (adr r3, 8013798 <__ieee754_rem_pio2+0x308>)
 80134e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134ea:	f7ec fecd 	bl	8000288 <__aeabi_dsub>
 80134ee:	4602      	mov	r2, r0
 80134f0:	460b      	mov	r3, r1
 80134f2:	e9ca 2300 	strd	r2, r3, [sl]
 80134f6:	4620      	mov	r0, r4
 80134f8:	4629      	mov	r1, r5
 80134fa:	f7ec fec5 	bl	8000288 <__aeabi_dsub>
 80134fe:	a3a6      	add	r3, pc, #664	; (adr r3, 8013798 <__ieee754_rem_pio2+0x308>)
 8013500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013504:	f7ec fec0 	bl	8000288 <__aeabi_dsub>
 8013508:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801350c:	f04f 0b01 	mov.w	fp, #1
 8013510:	4658      	mov	r0, fp
 8013512:	b00b      	add	sp, #44	; 0x2c
 8013514:	ecbd 8b02 	vpop	{d8}
 8013518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801351c:	a3a0      	add	r3, pc, #640	; (adr r3, 80137a0 <__ieee754_rem_pio2+0x310>)
 801351e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013522:	f7ec feb1 	bl	8000288 <__aeabi_dsub>
 8013526:	a3a0      	add	r3, pc, #640	; (adr r3, 80137a8 <__ieee754_rem_pio2+0x318>)
 8013528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801352c:	4604      	mov	r4, r0
 801352e:	460d      	mov	r5, r1
 8013530:	f7ec feaa 	bl	8000288 <__aeabi_dsub>
 8013534:	4602      	mov	r2, r0
 8013536:	460b      	mov	r3, r1
 8013538:	e9ca 2300 	strd	r2, r3, [sl]
 801353c:	4620      	mov	r0, r4
 801353e:	4629      	mov	r1, r5
 8013540:	f7ec fea2 	bl	8000288 <__aeabi_dsub>
 8013544:	a398      	add	r3, pc, #608	; (adr r3, 80137a8 <__ieee754_rem_pio2+0x318>)
 8013546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801354a:	e7db      	b.n	8013504 <__ieee754_rem_pio2+0x74>
 801354c:	f7ec fe9e 	bl	800028c <__adddf3>
 8013550:	45b0      	cmp	r8, r6
 8013552:	4604      	mov	r4, r0
 8013554:	460d      	mov	r5, r1
 8013556:	d016      	beq.n	8013586 <__ieee754_rem_pio2+0xf6>
 8013558:	a38f      	add	r3, pc, #572	; (adr r3, 8013798 <__ieee754_rem_pio2+0x308>)
 801355a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801355e:	f7ec fe95 	bl	800028c <__adddf3>
 8013562:	4602      	mov	r2, r0
 8013564:	460b      	mov	r3, r1
 8013566:	e9ca 2300 	strd	r2, r3, [sl]
 801356a:	4620      	mov	r0, r4
 801356c:	4629      	mov	r1, r5
 801356e:	f7ec fe8b 	bl	8000288 <__aeabi_dsub>
 8013572:	a389      	add	r3, pc, #548	; (adr r3, 8013798 <__ieee754_rem_pio2+0x308>)
 8013574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013578:	f7ec fe88 	bl	800028c <__adddf3>
 801357c:	f04f 3bff 	mov.w	fp, #4294967295
 8013580:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013584:	e7c4      	b.n	8013510 <__ieee754_rem_pio2+0x80>
 8013586:	a386      	add	r3, pc, #536	; (adr r3, 80137a0 <__ieee754_rem_pio2+0x310>)
 8013588:	e9d3 2300 	ldrd	r2, r3, [r3]
 801358c:	f7ec fe7e 	bl	800028c <__adddf3>
 8013590:	a385      	add	r3, pc, #532	; (adr r3, 80137a8 <__ieee754_rem_pio2+0x318>)
 8013592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013596:	4604      	mov	r4, r0
 8013598:	460d      	mov	r5, r1
 801359a:	f7ec fe77 	bl	800028c <__adddf3>
 801359e:	4602      	mov	r2, r0
 80135a0:	460b      	mov	r3, r1
 80135a2:	e9ca 2300 	strd	r2, r3, [sl]
 80135a6:	4620      	mov	r0, r4
 80135a8:	4629      	mov	r1, r5
 80135aa:	f7ec fe6d 	bl	8000288 <__aeabi_dsub>
 80135ae:	a37e      	add	r3, pc, #504	; (adr r3, 80137a8 <__ieee754_rem_pio2+0x318>)
 80135b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135b4:	e7e0      	b.n	8013578 <__ieee754_rem_pio2+0xe8>
 80135b6:	4b87      	ldr	r3, [pc, #540]	; (80137d4 <__ieee754_rem_pio2+0x344>)
 80135b8:	4598      	cmp	r8, r3
 80135ba:	f300 80d9 	bgt.w	8013770 <__ieee754_rem_pio2+0x2e0>
 80135be:	f001 faab 	bl	8014b18 <fabs>
 80135c2:	ec55 4b10 	vmov	r4, r5, d0
 80135c6:	ee10 0a10 	vmov	r0, s0
 80135ca:	a379      	add	r3, pc, #484	; (adr r3, 80137b0 <__ieee754_rem_pio2+0x320>)
 80135cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135d0:	4629      	mov	r1, r5
 80135d2:	f7ed f811 	bl	80005f8 <__aeabi_dmul>
 80135d6:	4b80      	ldr	r3, [pc, #512]	; (80137d8 <__ieee754_rem_pio2+0x348>)
 80135d8:	2200      	movs	r2, #0
 80135da:	f7ec fe57 	bl	800028c <__adddf3>
 80135de:	f7ed fabb 	bl	8000b58 <__aeabi_d2iz>
 80135e2:	4683      	mov	fp, r0
 80135e4:	f7ec ff9e 	bl	8000524 <__aeabi_i2d>
 80135e8:	4602      	mov	r2, r0
 80135ea:	460b      	mov	r3, r1
 80135ec:	ec43 2b18 	vmov	d8, r2, r3
 80135f0:	a367      	add	r3, pc, #412	; (adr r3, 8013790 <__ieee754_rem_pio2+0x300>)
 80135f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135f6:	f7ec ffff 	bl	80005f8 <__aeabi_dmul>
 80135fa:	4602      	mov	r2, r0
 80135fc:	460b      	mov	r3, r1
 80135fe:	4620      	mov	r0, r4
 8013600:	4629      	mov	r1, r5
 8013602:	f7ec fe41 	bl	8000288 <__aeabi_dsub>
 8013606:	a364      	add	r3, pc, #400	; (adr r3, 8013798 <__ieee754_rem_pio2+0x308>)
 8013608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801360c:	4606      	mov	r6, r0
 801360e:	460f      	mov	r7, r1
 8013610:	ec51 0b18 	vmov	r0, r1, d8
 8013614:	f7ec fff0 	bl	80005f8 <__aeabi_dmul>
 8013618:	f1bb 0f1f 	cmp.w	fp, #31
 801361c:	4604      	mov	r4, r0
 801361e:	460d      	mov	r5, r1
 8013620:	dc0d      	bgt.n	801363e <__ieee754_rem_pio2+0x1ae>
 8013622:	4b6e      	ldr	r3, [pc, #440]	; (80137dc <__ieee754_rem_pio2+0x34c>)
 8013624:	f10b 32ff 	add.w	r2, fp, #4294967295
 8013628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801362c:	4543      	cmp	r3, r8
 801362e:	d006      	beq.n	801363e <__ieee754_rem_pio2+0x1ae>
 8013630:	4622      	mov	r2, r4
 8013632:	462b      	mov	r3, r5
 8013634:	4630      	mov	r0, r6
 8013636:	4639      	mov	r1, r7
 8013638:	f7ec fe26 	bl	8000288 <__aeabi_dsub>
 801363c:	e00f      	b.n	801365e <__ieee754_rem_pio2+0x1ce>
 801363e:	462b      	mov	r3, r5
 8013640:	4622      	mov	r2, r4
 8013642:	4630      	mov	r0, r6
 8013644:	4639      	mov	r1, r7
 8013646:	f7ec fe1f 	bl	8000288 <__aeabi_dsub>
 801364a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801364e:	9303      	str	r3, [sp, #12]
 8013650:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013654:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8013658:	f1b8 0f10 	cmp.w	r8, #16
 801365c:	dc02      	bgt.n	8013664 <__ieee754_rem_pio2+0x1d4>
 801365e:	e9ca 0100 	strd	r0, r1, [sl]
 8013662:	e039      	b.n	80136d8 <__ieee754_rem_pio2+0x248>
 8013664:	a34e      	add	r3, pc, #312	; (adr r3, 80137a0 <__ieee754_rem_pio2+0x310>)
 8013666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801366a:	ec51 0b18 	vmov	r0, r1, d8
 801366e:	f7ec ffc3 	bl	80005f8 <__aeabi_dmul>
 8013672:	4604      	mov	r4, r0
 8013674:	460d      	mov	r5, r1
 8013676:	4602      	mov	r2, r0
 8013678:	460b      	mov	r3, r1
 801367a:	4630      	mov	r0, r6
 801367c:	4639      	mov	r1, r7
 801367e:	f7ec fe03 	bl	8000288 <__aeabi_dsub>
 8013682:	4602      	mov	r2, r0
 8013684:	460b      	mov	r3, r1
 8013686:	4680      	mov	r8, r0
 8013688:	4689      	mov	r9, r1
 801368a:	4630      	mov	r0, r6
 801368c:	4639      	mov	r1, r7
 801368e:	f7ec fdfb 	bl	8000288 <__aeabi_dsub>
 8013692:	4622      	mov	r2, r4
 8013694:	462b      	mov	r3, r5
 8013696:	f7ec fdf7 	bl	8000288 <__aeabi_dsub>
 801369a:	a343      	add	r3, pc, #268	; (adr r3, 80137a8 <__ieee754_rem_pio2+0x318>)
 801369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136a0:	4604      	mov	r4, r0
 80136a2:	460d      	mov	r5, r1
 80136a4:	ec51 0b18 	vmov	r0, r1, d8
 80136a8:	f7ec ffa6 	bl	80005f8 <__aeabi_dmul>
 80136ac:	4622      	mov	r2, r4
 80136ae:	462b      	mov	r3, r5
 80136b0:	f7ec fdea 	bl	8000288 <__aeabi_dsub>
 80136b4:	4602      	mov	r2, r0
 80136b6:	460b      	mov	r3, r1
 80136b8:	4604      	mov	r4, r0
 80136ba:	460d      	mov	r5, r1
 80136bc:	4640      	mov	r0, r8
 80136be:	4649      	mov	r1, r9
 80136c0:	f7ec fde2 	bl	8000288 <__aeabi_dsub>
 80136c4:	9a03      	ldr	r2, [sp, #12]
 80136c6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80136ca:	1ad3      	subs	r3, r2, r3
 80136cc:	2b31      	cmp	r3, #49	; 0x31
 80136ce:	dc24      	bgt.n	801371a <__ieee754_rem_pio2+0x28a>
 80136d0:	e9ca 0100 	strd	r0, r1, [sl]
 80136d4:	4646      	mov	r6, r8
 80136d6:	464f      	mov	r7, r9
 80136d8:	e9da 8900 	ldrd	r8, r9, [sl]
 80136dc:	4630      	mov	r0, r6
 80136de:	4642      	mov	r2, r8
 80136e0:	464b      	mov	r3, r9
 80136e2:	4639      	mov	r1, r7
 80136e4:	f7ec fdd0 	bl	8000288 <__aeabi_dsub>
 80136e8:	462b      	mov	r3, r5
 80136ea:	4622      	mov	r2, r4
 80136ec:	f7ec fdcc 	bl	8000288 <__aeabi_dsub>
 80136f0:	9b02      	ldr	r3, [sp, #8]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80136f8:	f6bf af0a 	bge.w	8013510 <__ieee754_rem_pio2+0x80>
 80136fc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013700:	f8ca 3004 	str.w	r3, [sl, #4]
 8013704:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013708:	f8ca 8000 	str.w	r8, [sl]
 801370c:	f8ca 0008 	str.w	r0, [sl, #8]
 8013710:	f8ca 300c 	str.w	r3, [sl, #12]
 8013714:	f1cb 0b00 	rsb	fp, fp, #0
 8013718:	e6fa      	b.n	8013510 <__ieee754_rem_pio2+0x80>
 801371a:	a327      	add	r3, pc, #156	; (adr r3, 80137b8 <__ieee754_rem_pio2+0x328>)
 801371c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013720:	ec51 0b18 	vmov	r0, r1, d8
 8013724:	f7ec ff68 	bl	80005f8 <__aeabi_dmul>
 8013728:	4604      	mov	r4, r0
 801372a:	460d      	mov	r5, r1
 801372c:	4602      	mov	r2, r0
 801372e:	460b      	mov	r3, r1
 8013730:	4640      	mov	r0, r8
 8013732:	4649      	mov	r1, r9
 8013734:	f7ec fda8 	bl	8000288 <__aeabi_dsub>
 8013738:	4602      	mov	r2, r0
 801373a:	460b      	mov	r3, r1
 801373c:	4606      	mov	r6, r0
 801373e:	460f      	mov	r7, r1
 8013740:	4640      	mov	r0, r8
 8013742:	4649      	mov	r1, r9
 8013744:	f7ec fda0 	bl	8000288 <__aeabi_dsub>
 8013748:	4622      	mov	r2, r4
 801374a:	462b      	mov	r3, r5
 801374c:	f7ec fd9c 	bl	8000288 <__aeabi_dsub>
 8013750:	a31b      	add	r3, pc, #108	; (adr r3, 80137c0 <__ieee754_rem_pio2+0x330>)
 8013752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013756:	4604      	mov	r4, r0
 8013758:	460d      	mov	r5, r1
 801375a:	ec51 0b18 	vmov	r0, r1, d8
 801375e:	f7ec ff4b 	bl	80005f8 <__aeabi_dmul>
 8013762:	4622      	mov	r2, r4
 8013764:	462b      	mov	r3, r5
 8013766:	f7ec fd8f 	bl	8000288 <__aeabi_dsub>
 801376a:	4604      	mov	r4, r0
 801376c:	460d      	mov	r5, r1
 801376e:	e75f      	b.n	8013630 <__ieee754_rem_pio2+0x1a0>
 8013770:	4b1b      	ldr	r3, [pc, #108]	; (80137e0 <__ieee754_rem_pio2+0x350>)
 8013772:	4598      	cmp	r8, r3
 8013774:	dd36      	ble.n	80137e4 <__ieee754_rem_pio2+0x354>
 8013776:	ee10 2a10 	vmov	r2, s0
 801377a:	462b      	mov	r3, r5
 801377c:	4620      	mov	r0, r4
 801377e:	4629      	mov	r1, r5
 8013780:	f7ec fd82 	bl	8000288 <__aeabi_dsub>
 8013784:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013788:	e9ca 0100 	strd	r0, r1, [sl]
 801378c:	e694      	b.n	80134b8 <__ieee754_rem_pio2+0x28>
 801378e:	bf00      	nop
 8013790:	54400000 	.word	0x54400000
 8013794:	3ff921fb 	.word	0x3ff921fb
 8013798:	1a626331 	.word	0x1a626331
 801379c:	3dd0b461 	.word	0x3dd0b461
 80137a0:	1a600000 	.word	0x1a600000
 80137a4:	3dd0b461 	.word	0x3dd0b461
 80137a8:	2e037073 	.word	0x2e037073
 80137ac:	3ba3198a 	.word	0x3ba3198a
 80137b0:	6dc9c883 	.word	0x6dc9c883
 80137b4:	3fe45f30 	.word	0x3fe45f30
 80137b8:	2e000000 	.word	0x2e000000
 80137bc:	3ba3198a 	.word	0x3ba3198a
 80137c0:	252049c1 	.word	0x252049c1
 80137c4:	397b839a 	.word	0x397b839a
 80137c8:	3fe921fb 	.word	0x3fe921fb
 80137cc:	4002d97b 	.word	0x4002d97b
 80137d0:	3ff921fb 	.word	0x3ff921fb
 80137d4:	413921fb 	.word	0x413921fb
 80137d8:	3fe00000 	.word	0x3fe00000
 80137dc:	08015840 	.word	0x08015840
 80137e0:	7fefffff 	.word	0x7fefffff
 80137e4:	ea4f 5428 	mov.w	r4, r8, asr #20
 80137e8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80137ec:	ee10 0a10 	vmov	r0, s0
 80137f0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80137f4:	ee10 6a10 	vmov	r6, s0
 80137f8:	460f      	mov	r7, r1
 80137fa:	f7ed f9ad 	bl	8000b58 <__aeabi_d2iz>
 80137fe:	f7ec fe91 	bl	8000524 <__aeabi_i2d>
 8013802:	4602      	mov	r2, r0
 8013804:	460b      	mov	r3, r1
 8013806:	4630      	mov	r0, r6
 8013808:	4639      	mov	r1, r7
 801380a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801380e:	f7ec fd3b 	bl	8000288 <__aeabi_dsub>
 8013812:	4b23      	ldr	r3, [pc, #140]	; (80138a0 <__ieee754_rem_pio2+0x410>)
 8013814:	2200      	movs	r2, #0
 8013816:	f7ec feef 	bl	80005f8 <__aeabi_dmul>
 801381a:	460f      	mov	r7, r1
 801381c:	4606      	mov	r6, r0
 801381e:	f7ed f99b 	bl	8000b58 <__aeabi_d2iz>
 8013822:	f7ec fe7f 	bl	8000524 <__aeabi_i2d>
 8013826:	4602      	mov	r2, r0
 8013828:	460b      	mov	r3, r1
 801382a:	4630      	mov	r0, r6
 801382c:	4639      	mov	r1, r7
 801382e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013832:	f7ec fd29 	bl	8000288 <__aeabi_dsub>
 8013836:	4b1a      	ldr	r3, [pc, #104]	; (80138a0 <__ieee754_rem_pio2+0x410>)
 8013838:	2200      	movs	r2, #0
 801383a:	f7ec fedd 	bl	80005f8 <__aeabi_dmul>
 801383e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013842:	ad04      	add	r5, sp, #16
 8013844:	f04f 0803 	mov.w	r8, #3
 8013848:	46a9      	mov	r9, r5
 801384a:	2600      	movs	r6, #0
 801384c:	2700      	movs	r7, #0
 801384e:	4632      	mov	r2, r6
 8013850:	463b      	mov	r3, r7
 8013852:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8013856:	46c3      	mov	fp, r8
 8013858:	3d08      	subs	r5, #8
 801385a:	f108 38ff 	add.w	r8, r8, #4294967295
 801385e:	f7ed f933 	bl	8000ac8 <__aeabi_dcmpeq>
 8013862:	2800      	cmp	r0, #0
 8013864:	d1f3      	bne.n	801384e <__ieee754_rem_pio2+0x3be>
 8013866:	4b0f      	ldr	r3, [pc, #60]	; (80138a4 <__ieee754_rem_pio2+0x414>)
 8013868:	9301      	str	r3, [sp, #4]
 801386a:	2302      	movs	r3, #2
 801386c:	9300      	str	r3, [sp, #0]
 801386e:	4622      	mov	r2, r4
 8013870:	465b      	mov	r3, fp
 8013872:	4651      	mov	r1, sl
 8013874:	4648      	mov	r0, r9
 8013876:	f000 f993 	bl	8013ba0 <__kernel_rem_pio2>
 801387a:	9b02      	ldr	r3, [sp, #8]
 801387c:	2b00      	cmp	r3, #0
 801387e:	4683      	mov	fp, r0
 8013880:	f6bf ae46 	bge.w	8013510 <__ieee754_rem_pio2+0x80>
 8013884:	e9da 2100 	ldrd	r2, r1, [sl]
 8013888:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801388c:	e9ca 2300 	strd	r2, r3, [sl]
 8013890:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8013894:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013898:	e9ca 2302 	strd	r2, r3, [sl, #8]
 801389c:	e73a      	b.n	8013714 <__ieee754_rem_pio2+0x284>
 801389e:	bf00      	nop
 80138a0:	41700000 	.word	0x41700000
 80138a4:	080158c0 	.word	0x080158c0

080138a8 <__ieee754_sqrt>:
 80138a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138ac:	ec55 4b10 	vmov	r4, r5, d0
 80138b0:	4e55      	ldr	r6, [pc, #340]	; (8013a08 <__ieee754_sqrt+0x160>)
 80138b2:	43ae      	bics	r6, r5
 80138b4:	ee10 0a10 	vmov	r0, s0
 80138b8:	ee10 3a10 	vmov	r3, s0
 80138bc:	462a      	mov	r2, r5
 80138be:	4629      	mov	r1, r5
 80138c0:	d110      	bne.n	80138e4 <__ieee754_sqrt+0x3c>
 80138c2:	ee10 2a10 	vmov	r2, s0
 80138c6:	462b      	mov	r3, r5
 80138c8:	f7ec fe96 	bl	80005f8 <__aeabi_dmul>
 80138cc:	4602      	mov	r2, r0
 80138ce:	460b      	mov	r3, r1
 80138d0:	4620      	mov	r0, r4
 80138d2:	4629      	mov	r1, r5
 80138d4:	f7ec fcda 	bl	800028c <__adddf3>
 80138d8:	4604      	mov	r4, r0
 80138da:	460d      	mov	r5, r1
 80138dc:	ec45 4b10 	vmov	d0, r4, r5
 80138e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138e4:	2d00      	cmp	r5, #0
 80138e6:	dc10      	bgt.n	801390a <__ieee754_sqrt+0x62>
 80138e8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80138ec:	4330      	orrs	r0, r6
 80138ee:	d0f5      	beq.n	80138dc <__ieee754_sqrt+0x34>
 80138f0:	b15d      	cbz	r5, 801390a <__ieee754_sqrt+0x62>
 80138f2:	ee10 2a10 	vmov	r2, s0
 80138f6:	462b      	mov	r3, r5
 80138f8:	ee10 0a10 	vmov	r0, s0
 80138fc:	f7ec fcc4 	bl	8000288 <__aeabi_dsub>
 8013900:	4602      	mov	r2, r0
 8013902:	460b      	mov	r3, r1
 8013904:	f7ec ffa2 	bl	800084c <__aeabi_ddiv>
 8013908:	e7e6      	b.n	80138d8 <__ieee754_sqrt+0x30>
 801390a:	1512      	asrs	r2, r2, #20
 801390c:	d074      	beq.n	80139f8 <__ieee754_sqrt+0x150>
 801390e:	07d4      	lsls	r4, r2, #31
 8013910:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013914:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8013918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801391c:	bf5e      	ittt	pl
 801391e:	0fda      	lsrpl	r2, r3, #31
 8013920:	005b      	lslpl	r3, r3, #1
 8013922:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8013926:	2400      	movs	r4, #0
 8013928:	0fda      	lsrs	r2, r3, #31
 801392a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801392e:	107f      	asrs	r7, r7, #1
 8013930:	005b      	lsls	r3, r3, #1
 8013932:	2516      	movs	r5, #22
 8013934:	4620      	mov	r0, r4
 8013936:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801393a:	1886      	adds	r6, r0, r2
 801393c:	428e      	cmp	r6, r1
 801393e:	bfde      	ittt	le
 8013940:	1b89      	suble	r1, r1, r6
 8013942:	18b0      	addle	r0, r6, r2
 8013944:	18a4      	addle	r4, r4, r2
 8013946:	0049      	lsls	r1, r1, #1
 8013948:	3d01      	subs	r5, #1
 801394a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801394e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8013952:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013956:	d1f0      	bne.n	801393a <__ieee754_sqrt+0x92>
 8013958:	462a      	mov	r2, r5
 801395a:	f04f 0e20 	mov.w	lr, #32
 801395e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8013962:	4281      	cmp	r1, r0
 8013964:	eb06 0c05 	add.w	ip, r6, r5
 8013968:	dc02      	bgt.n	8013970 <__ieee754_sqrt+0xc8>
 801396a:	d113      	bne.n	8013994 <__ieee754_sqrt+0xec>
 801396c:	459c      	cmp	ip, r3
 801396e:	d811      	bhi.n	8013994 <__ieee754_sqrt+0xec>
 8013970:	f1bc 0f00 	cmp.w	ip, #0
 8013974:	eb0c 0506 	add.w	r5, ip, r6
 8013978:	da43      	bge.n	8013a02 <__ieee754_sqrt+0x15a>
 801397a:	2d00      	cmp	r5, #0
 801397c:	db41      	blt.n	8013a02 <__ieee754_sqrt+0x15a>
 801397e:	f100 0801 	add.w	r8, r0, #1
 8013982:	1a09      	subs	r1, r1, r0
 8013984:	459c      	cmp	ip, r3
 8013986:	bf88      	it	hi
 8013988:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801398c:	eba3 030c 	sub.w	r3, r3, ip
 8013990:	4432      	add	r2, r6
 8013992:	4640      	mov	r0, r8
 8013994:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8013998:	f1be 0e01 	subs.w	lr, lr, #1
 801399c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80139a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80139a4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80139a8:	d1db      	bne.n	8013962 <__ieee754_sqrt+0xba>
 80139aa:	430b      	orrs	r3, r1
 80139ac:	d006      	beq.n	80139bc <__ieee754_sqrt+0x114>
 80139ae:	1c50      	adds	r0, r2, #1
 80139b0:	bf13      	iteet	ne
 80139b2:	3201      	addne	r2, #1
 80139b4:	3401      	addeq	r4, #1
 80139b6:	4672      	moveq	r2, lr
 80139b8:	f022 0201 	bicne.w	r2, r2, #1
 80139bc:	1063      	asrs	r3, r4, #1
 80139be:	0852      	lsrs	r2, r2, #1
 80139c0:	07e1      	lsls	r1, r4, #31
 80139c2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80139c6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80139ca:	bf48      	it	mi
 80139cc:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80139d0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80139d4:	4614      	mov	r4, r2
 80139d6:	e781      	b.n	80138dc <__ieee754_sqrt+0x34>
 80139d8:	0ad9      	lsrs	r1, r3, #11
 80139da:	3815      	subs	r0, #21
 80139dc:	055b      	lsls	r3, r3, #21
 80139de:	2900      	cmp	r1, #0
 80139e0:	d0fa      	beq.n	80139d8 <__ieee754_sqrt+0x130>
 80139e2:	02cd      	lsls	r5, r1, #11
 80139e4:	d50a      	bpl.n	80139fc <__ieee754_sqrt+0x154>
 80139e6:	f1c2 0420 	rsb	r4, r2, #32
 80139ea:	fa23 f404 	lsr.w	r4, r3, r4
 80139ee:	1e55      	subs	r5, r2, #1
 80139f0:	4093      	lsls	r3, r2
 80139f2:	4321      	orrs	r1, r4
 80139f4:	1b42      	subs	r2, r0, r5
 80139f6:	e78a      	b.n	801390e <__ieee754_sqrt+0x66>
 80139f8:	4610      	mov	r0, r2
 80139fa:	e7f0      	b.n	80139de <__ieee754_sqrt+0x136>
 80139fc:	0049      	lsls	r1, r1, #1
 80139fe:	3201      	adds	r2, #1
 8013a00:	e7ef      	b.n	80139e2 <__ieee754_sqrt+0x13a>
 8013a02:	4680      	mov	r8, r0
 8013a04:	e7bd      	b.n	8013982 <__ieee754_sqrt+0xda>
 8013a06:	bf00      	nop
 8013a08:	7ff00000 	.word	0x7ff00000
 8013a0c:	00000000 	.word	0x00000000

08013a10 <__kernel_cos>:
 8013a10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a14:	ec57 6b10 	vmov	r6, r7, d0
 8013a18:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8013a1c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8013a20:	ed8d 1b00 	vstr	d1, [sp]
 8013a24:	da07      	bge.n	8013a36 <__kernel_cos+0x26>
 8013a26:	ee10 0a10 	vmov	r0, s0
 8013a2a:	4639      	mov	r1, r7
 8013a2c:	f7ed f894 	bl	8000b58 <__aeabi_d2iz>
 8013a30:	2800      	cmp	r0, #0
 8013a32:	f000 8088 	beq.w	8013b46 <__kernel_cos+0x136>
 8013a36:	4632      	mov	r2, r6
 8013a38:	463b      	mov	r3, r7
 8013a3a:	4630      	mov	r0, r6
 8013a3c:	4639      	mov	r1, r7
 8013a3e:	f7ec fddb 	bl	80005f8 <__aeabi_dmul>
 8013a42:	4b51      	ldr	r3, [pc, #324]	; (8013b88 <__kernel_cos+0x178>)
 8013a44:	2200      	movs	r2, #0
 8013a46:	4604      	mov	r4, r0
 8013a48:	460d      	mov	r5, r1
 8013a4a:	f7ec fdd5 	bl	80005f8 <__aeabi_dmul>
 8013a4e:	a340      	add	r3, pc, #256	; (adr r3, 8013b50 <__kernel_cos+0x140>)
 8013a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a54:	4682      	mov	sl, r0
 8013a56:	468b      	mov	fp, r1
 8013a58:	4620      	mov	r0, r4
 8013a5a:	4629      	mov	r1, r5
 8013a5c:	f7ec fdcc 	bl	80005f8 <__aeabi_dmul>
 8013a60:	a33d      	add	r3, pc, #244	; (adr r3, 8013b58 <__kernel_cos+0x148>)
 8013a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a66:	f7ec fc11 	bl	800028c <__adddf3>
 8013a6a:	4622      	mov	r2, r4
 8013a6c:	462b      	mov	r3, r5
 8013a6e:	f7ec fdc3 	bl	80005f8 <__aeabi_dmul>
 8013a72:	a33b      	add	r3, pc, #236	; (adr r3, 8013b60 <__kernel_cos+0x150>)
 8013a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a78:	f7ec fc06 	bl	8000288 <__aeabi_dsub>
 8013a7c:	4622      	mov	r2, r4
 8013a7e:	462b      	mov	r3, r5
 8013a80:	f7ec fdba 	bl	80005f8 <__aeabi_dmul>
 8013a84:	a338      	add	r3, pc, #224	; (adr r3, 8013b68 <__kernel_cos+0x158>)
 8013a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a8a:	f7ec fbff 	bl	800028c <__adddf3>
 8013a8e:	4622      	mov	r2, r4
 8013a90:	462b      	mov	r3, r5
 8013a92:	f7ec fdb1 	bl	80005f8 <__aeabi_dmul>
 8013a96:	a336      	add	r3, pc, #216	; (adr r3, 8013b70 <__kernel_cos+0x160>)
 8013a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a9c:	f7ec fbf4 	bl	8000288 <__aeabi_dsub>
 8013aa0:	4622      	mov	r2, r4
 8013aa2:	462b      	mov	r3, r5
 8013aa4:	f7ec fda8 	bl	80005f8 <__aeabi_dmul>
 8013aa8:	a333      	add	r3, pc, #204	; (adr r3, 8013b78 <__kernel_cos+0x168>)
 8013aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aae:	f7ec fbed 	bl	800028c <__adddf3>
 8013ab2:	4622      	mov	r2, r4
 8013ab4:	462b      	mov	r3, r5
 8013ab6:	f7ec fd9f 	bl	80005f8 <__aeabi_dmul>
 8013aba:	4622      	mov	r2, r4
 8013abc:	462b      	mov	r3, r5
 8013abe:	f7ec fd9b 	bl	80005f8 <__aeabi_dmul>
 8013ac2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013ac6:	4604      	mov	r4, r0
 8013ac8:	460d      	mov	r5, r1
 8013aca:	4630      	mov	r0, r6
 8013acc:	4639      	mov	r1, r7
 8013ace:	f7ec fd93 	bl	80005f8 <__aeabi_dmul>
 8013ad2:	460b      	mov	r3, r1
 8013ad4:	4602      	mov	r2, r0
 8013ad6:	4629      	mov	r1, r5
 8013ad8:	4620      	mov	r0, r4
 8013ada:	f7ec fbd5 	bl	8000288 <__aeabi_dsub>
 8013ade:	4b2b      	ldr	r3, [pc, #172]	; (8013b8c <__kernel_cos+0x17c>)
 8013ae0:	4598      	cmp	r8, r3
 8013ae2:	4606      	mov	r6, r0
 8013ae4:	460f      	mov	r7, r1
 8013ae6:	dc10      	bgt.n	8013b0a <__kernel_cos+0xfa>
 8013ae8:	4602      	mov	r2, r0
 8013aea:	460b      	mov	r3, r1
 8013aec:	4650      	mov	r0, sl
 8013aee:	4659      	mov	r1, fp
 8013af0:	f7ec fbca 	bl	8000288 <__aeabi_dsub>
 8013af4:	460b      	mov	r3, r1
 8013af6:	4926      	ldr	r1, [pc, #152]	; (8013b90 <__kernel_cos+0x180>)
 8013af8:	4602      	mov	r2, r0
 8013afa:	2000      	movs	r0, #0
 8013afc:	f7ec fbc4 	bl	8000288 <__aeabi_dsub>
 8013b00:	ec41 0b10 	vmov	d0, r0, r1
 8013b04:	b003      	add	sp, #12
 8013b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b0a:	4b22      	ldr	r3, [pc, #136]	; (8013b94 <__kernel_cos+0x184>)
 8013b0c:	4920      	ldr	r1, [pc, #128]	; (8013b90 <__kernel_cos+0x180>)
 8013b0e:	4598      	cmp	r8, r3
 8013b10:	bfcc      	ite	gt
 8013b12:	4d21      	ldrgt	r5, [pc, #132]	; (8013b98 <__kernel_cos+0x188>)
 8013b14:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8013b18:	2400      	movs	r4, #0
 8013b1a:	4622      	mov	r2, r4
 8013b1c:	462b      	mov	r3, r5
 8013b1e:	2000      	movs	r0, #0
 8013b20:	f7ec fbb2 	bl	8000288 <__aeabi_dsub>
 8013b24:	4622      	mov	r2, r4
 8013b26:	4680      	mov	r8, r0
 8013b28:	4689      	mov	r9, r1
 8013b2a:	462b      	mov	r3, r5
 8013b2c:	4650      	mov	r0, sl
 8013b2e:	4659      	mov	r1, fp
 8013b30:	f7ec fbaa 	bl	8000288 <__aeabi_dsub>
 8013b34:	4632      	mov	r2, r6
 8013b36:	463b      	mov	r3, r7
 8013b38:	f7ec fba6 	bl	8000288 <__aeabi_dsub>
 8013b3c:	4602      	mov	r2, r0
 8013b3e:	460b      	mov	r3, r1
 8013b40:	4640      	mov	r0, r8
 8013b42:	4649      	mov	r1, r9
 8013b44:	e7da      	b.n	8013afc <__kernel_cos+0xec>
 8013b46:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8013b80 <__kernel_cos+0x170>
 8013b4a:	e7db      	b.n	8013b04 <__kernel_cos+0xf4>
 8013b4c:	f3af 8000 	nop.w
 8013b50:	be8838d4 	.word	0xbe8838d4
 8013b54:	bda8fae9 	.word	0xbda8fae9
 8013b58:	bdb4b1c4 	.word	0xbdb4b1c4
 8013b5c:	3e21ee9e 	.word	0x3e21ee9e
 8013b60:	809c52ad 	.word	0x809c52ad
 8013b64:	3e927e4f 	.word	0x3e927e4f
 8013b68:	19cb1590 	.word	0x19cb1590
 8013b6c:	3efa01a0 	.word	0x3efa01a0
 8013b70:	16c15177 	.word	0x16c15177
 8013b74:	3f56c16c 	.word	0x3f56c16c
 8013b78:	5555554c 	.word	0x5555554c
 8013b7c:	3fa55555 	.word	0x3fa55555
 8013b80:	00000000 	.word	0x00000000
 8013b84:	3ff00000 	.word	0x3ff00000
 8013b88:	3fe00000 	.word	0x3fe00000
 8013b8c:	3fd33332 	.word	0x3fd33332
 8013b90:	3ff00000 	.word	0x3ff00000
 8013b94:	3fe90000 	.word	0x3fe90000
 8013b98:	3fd20000 	.word	0x3fd20000
 8013b9c:	00000000 	.word	0x00000000

08013ba0 <__kernel_rem_pio2>:
 8013ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ba4:	ed2d 8b02 	vpush	{d8}
 8013ba8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8013bac:	f112 0f14 	cmn.w	r2, #20
 8013bb0:	9308      	str	r3, [sp, #32]
 8013bb2:	9101      	str	r1, [sp, #4]
 8013bb4:	4bc4      	ldr	r3, [pc, #784]	; (8013ec8 <__kernel_rem_pio2+0x328>)
 8013bb6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8013bb8:	900b      	str	r0, [sp, #44]	; 0x2c
 8013bba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013bbe:	9302      	str	r3, [sp, #8]
 8013bc0:	9b08      	ldr	r3, [sp, #32]
 8013bc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8013bc6:	bfa8      	it	ge
 8013bc8:	1ed4      	subge	r4, r2, #3
 8013bca:	9306      	str	r3, [sp, #24]
 8013bcc:	bfb2      	itee	lt
 8013bce:	2400      	movlt	r4, #0
 8013bd0:	2318      	movge	r3, #24
 8013bd2:	fb94 f4f3 	sdivge	r4, r4, r3
 8013bd6:	f06f 0317 	mvn.w	r3, #23
 8013bda:	fb04 3303 	mla	r3, r4, r3, r3
 8013bde:	eb03 0a02 	add.w	sl, r3, r2
 8013be2:	9b02      	ldr	r3, [sp, #8]
 8013be4:	9a06      	ldr	r2, [sp, #24]
 8013be6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8013eb8 <__kernel_rem_pio2+0x318>
 8013bea:	eb03 0802 	add.w	r8, r3, r2
 8013bee:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8013bf0:	1aa7      	subs	r7, r4, r2
 8013bf2:	ae22      	add	r6, sp, #136	; 0x88
 8013bf4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8013bf8:	2500      	movs	r5, #0
 8013bfa:	4545      	cmp	r5, r8
 8013bfc:	dd13      	ble.n	8013c26 <__kernel_rem_pio2+0x86>
 8013bfe:	9b08      	ldr	r3, [sp, #32]
 8013c00:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8013eb8 <__kernel_rem_pio2+0x318>
 8013c04:	aa22      	add	r2, sp, #136	; 0x88
 8013c06:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8013c0a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8013c0e:	f04f 0800 	mov.w	r8, #0
 8013c12:	9b02      	ldr	r3, [sp, #8]
 8013c14:	4598      	cmp	r8, r3
 8013c16:	dc2f      	bgt.n	8013c78 <__kernel_rem_pio2+0xd8>
 8013c18:	ed8d 8b04 	vstr	d8, [sp, #16]
 8013c1c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8013c20:	462f      	mov	r7, r5
 8013c22:	2600      	movs	r6, #0
 8013c24:	e01b      	b.n	8013c5e <__kernel_rem_pio2+0xbe>
 8013c26:	42ef      	cmn	r7, r5
 8013c28:	d407      	bmi.n	8013c3a <__kernel_rem_pio2+0x9a>
 8013c2a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8013c2e:	f7ec fc79 	bl	8000524 <__aeabi_i2d>
 8013c32:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013c36:	3501      	adds	r5, #1
 8013c38:	e7df      	b.n	8013bfa <__kernel_rem_pio2+0x5a>
 8013c3a:	ec51 0b18 	vmov	r0, r1, d8
 8013c3e:	e7f8      	b.n	8013c32 <__kernel_rem_pio2+0x92>
 8013c40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013c44:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8013c48:	f7ec fcd6 	bl	80005f8 <__aeabi_dmul>
 8013c4c:	4602      	mov	r2, r0
 8013c4e:	460b      	mov	r3, r1
 8013c50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013c54:	f7ec fb1a 	bl	800028c <__adddf3>
 8013c58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013c5c:	3601      	adds	r6, #1
 8013c5e:	9b06      	ldr	r3, [sp, #24]
 8013c60:	429e      	cmp	r6, r3
 8013c62:	f1a7 0708 	sub.w	r7, r7, #8
 8013c66:	ddeb      	ble.n	8013c40 <__kernel_rem_pio2+0xa0>
 8013c68:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013c6c:	f108 0801 	add.w	r8, r8, #1
 8013c70:	ecab 7b02 	vstmia	fp!, {d7}
 8013c74:	3508      	adds	r5, #8
 8013c76:	e7cc      	b.n	8013c12 <__kernel_rem_pio2+0x72>
 8013c78:	9b02      	ldr	r3, [sp, #8]
 8013c7a:	aa0e      	add	r2, sp, #56	; 0x38
 8013c7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013c80:	930d      	str	r3, [sp, #52]	; 0x34
 8013c82:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8013c84:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013c88:	9c02      	ldr	r4, [sp, #8]
 8013c8a:	930c      	str	r3, [sp, #48]	; 0x30
 8013c8c:	00e3      	lsls	r3, r4, #3
 8013c8e:	930a      	str	r3, [sp, #40]	; 0x28
 8013c90:	ab9a      	add	r3, sp, #616	; 0x268
 8013c92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013c96:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8013c9a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8013c9e:	ab72      	add	r3, sp, #456	; 0x1c8
 8013ca0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8013ca4:	46c3      	mov	fp, r8
 8013ca6:	46a1      	mov	r9, r4
 8013ca8:	f1b9 0f00 	cmp.w	r9, #0
 8013cac:	f1a5 0508 	sub.w	r5, r5, #8
 8013cb0:	dc77      	bgt.n	8013da2 <__kernel_rem_pio2+0x202>
 8013cb2:	ec47 6b10 	vmov	d0, r6, r7
 8013cb6:	4650      	mov	r0, sl
 8013cb8:	f000 ffc2 	bl	8014c40 <scalbn>
 8013cbc:	ec57 6b10 	vmov	r6, r7, d0
 8013cc0:	2200      	movs	r2, #0
 8013cc2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8013cc6:	ee10 0a10 	vmov	r0, s0
 8013cca:	4639      	mov	r1, r7
 8013ccc:	f7ec fc94 	bl	80005f8 <__aeabi_dmul>
 8013cd0:	ec41 0b10 	vmov	d0, r0, r1
 8013cd4:	f000 ff2c 	bl	8014b30 <floor>
 8013cd8:	4b7c      	ldr	r3, [pc, #496]	; (8013ecc <__kernel_rem_pio2+0x32c>)
 8013cda:	ec51 0b10 	vmov	r0, r1, d0
 8013cde:	2200      	movs	r2, #0
 8013ce0:	f7ec fc8a 	bl	80005f8 <__aeabi_dmul>
 8013ce4:	4602      	mov	r2, r0
 8013ce6:	460b      	mov	r3, r1
 8013ce8:	4630      	mov	r0, r6
 8013cea:	4639      	mov	r1, r7
 8013cec:	f7ec facc 	bl	8000288 <__aeabi_dsub>
 8013cf0:	460f      	mov	r7, r1
 8013cf2:	4606      	mov	r6, r0
 8013cf4:	f7ec ff30 	bl	8000b58 <__aeabi_d2iz>
 8013cf8:	9004      	str	r0, [sp, #16]
 8013cfa:	f7ec fc13 	bl	8000524 <__aeabi_i2d>
 8013cfe:	4602      	mov	r2, r0
 8013d00:	460b      	mov	r3, r1
 8013d02:	4630      	mov	r0, r6
 8013d04:	4639      	mov	r1, r7
 8013d06:	f7ec fabf 	bl	8000288 <__aeabi_dsub>
 8013d0a:	f1ba 0f00 	cmp.w	sl, #0
 8013d0e:	4606      	mov	r6, r0
 8013d10:	460f      	mov	r7, r1
 8013d12:	dd6d      	ble.n	8013df0 <__kernel_rem_pio2+0x250>
 8013d14:	1e62      	subs	r2, r4, #1
 8013d16:	ab0e      	add	r3, sp, #56	; 0x38
 8013d18:	9d04      	ldr	r5, [sp, #16]
 8013d1a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8013d1e:	f1ca 0118 	rsb	r1, sl, #24
 8013d22:	fa40 f301 	asr.w	r3, r0, r1
 8013d26:	441d      	add	r5, r3
 8013d28:	408b      	lsls	r3, r1
 8013d2a:	1ac0      	subs	r0, r0, r3
 8013d2c:	ab0e      	add	r3, sp, #56	; 0x38
 8013d2e:	9504      	str	r5, [sp, #16]
 8013d30:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013d34:	f1ca 0317 	rsb	r3, sl, #23
 8013d38:	fa40 fb03 	asr.w	fp, r0, r3
 8013d3c:	f1bb 0f00 	cmp.w	fp, #0
 8013d40:	dd65      	ble.n	8013e0e <__kernel_rem_pio2+0x26e>
 8013d42:	9b04      	ldr	r3, [sp, #16]
 8013d44:	2200      	movs	r2, #0
 8013d46:	3301      	adds	r3, #1
 8013d48:	9304      	str	r3, [sp, #16]
 8013d4a:	4615      	mov	r5, r2
 8013d4c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8013d50:	4294      	cmp	r4, r2
 8013d52:	f300 809c 	bgt.w	8013e8e <__kernel_rem_pio2+0x2ee>
 8013d56:	f1ba 0f00 	cmp.w	sl, #0
 8013d5a:	dd07      	ble.n	8013d6c <__kernel_rem_pio2+0x1cc>
 8013d5c:	f1ba 0f01 	cmp.w	sl, #1
 8013d60:	f000 80c0 	beq.w	8013ee4 <__kernel_rem_pio2+0x344>
 8013d64:	f1ba 0f02 	cmp.w	sl, #2
 8013d68:	f000 80c6 	beq.w	8013ef8 <__kernel_rem_pio2+0x358>
 8013d6c:	f1bb 0f02 	cmp.w	fp, #2
 8013d70:	d14d      	bne.n	8013e0e <__kernel_rem_pio2+0x26e>
 8013d72:	4632      	mov	r2, r6
 8013d74:	463b      	mov	r3, r7
 8013d76:	4956      	ldr	r1, [pc, #344]	; (8013ed0 <__kernel_rem_pio2+0x330>)
 8013d78:	2000      	movs	r0, #0
 8013d7a:	f7ec fa85 	bl	8000288 <__aeabi_dsub>
 8013d7e:	4606      	mov	r6, r0
 8013d80:	460f      	mov	r7, r1
 8013d82:	2d00      	cmp	r5, #0
 8013d84:	d043      	beq.n	8013e0e <__kernel_rem_pio2+0x26e>
 8013d86:	4650      	mov	r0, sl
 8013d88:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8013ec0 <__kernel_rem_pio2+0x320>
 8013d8c:	f000 ff58 	bl	8014c40 <scalbn>
 8013d90:	4630      	mov	r0, r6
 8013d92:	4639      	mov	r1, r7
 8013d94:	ec53 2b10 	vmov	r2, r3, d0
 8013d98:	f7ec fa76 	bl	8000288 <__aeabi_dsub>
 8013d9c:	4606      	mov	r6, r0
 8013d9e:	460f      	mov	r7, r1
 8013da0:	e035      	b.n	8013e0e <__kernel_rem_pio2+0x26e>
 8013da2:	4b4c      	ldr	r3, [pc, #304]	; (8013ed4 <__kernel_rem_pio2+0x334>)
 8013da4:	2200      	movs	r2, #0
 8013da6:	4630      	mov	r0, r6
 8013da8:	4639      	mov	r1, r7
 8013daa:	f7ec fc25 	bl	80005f8 <__aeabi_dmul>
 8013dae:	f7ec fed3 	bl	8000b58 <__aeabi_d2iz>
 8013db2:	f7ec fbb7 	bl	8000524 <__aeabi_i2d>
 8013db6:	4602      	mov	r2, r0
 8013db8:	460b      	mov	r3, r1
 8013dba:	ec43 2b18 	vmov	d8, r2, r3
 8013dbe:	4b46      	ldr	r3, [pc, #280]	; (8013ed8 <__kernel_rem_pio2+0x338>)
 8013dc0:	2200      	movs	r2, #0
 8013dc2:	f7ec fc19 	bl	80005f8 <__aeabi_dmul>
 8013dc6:	4602      	mov	r2, r0
 8013dc8:	460b      	mov	r3, r1
 8013dca:	4630      	mov	r0, r6
 8013dcc:	4639      	mov	r1, r7
 8013dce:	f7ec fa5b 	bl	8000288 <__aeabi_dsub>
 8013dd2:	f7ec fec1 	bl	8000b58 <__aeabi_d2iz>
 8013dd6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013dda:	f84b 0b04 	str.w	r0, [fp], #4
 8013dde:	ec51 0b18 	vmov	r0, r1, d8
 8013de2:	f7ec fa53 	bl	800028c <__adddf3>
 8013de6:	f109 39ff 	add.w	r9, r9, #4294967295
 8013dea:	4606      	mov	r6, r0
 8013dec:	460f      	mov	r7, r1
 8013dee:	e75b      	b.n	8013ca8 <__kernel_rem_pio2+0x108>
 8013df0:	d106      	bne.n	8013e00 <__kernel_rem_pio2+0x260>
 8013df2:	1e63      	subs	r3, r4, #1
 8013df4:	aa0e      	add	r2, sp, #56	; 0x38
 8013df6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8013dfa:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8013dfe:	e79d      	b.n	8013d3c <__kernel_rem_pio2+0x19c>
 8013e00:	4b36      	ldr	r3, [pc, #216]	; (8013edc <__kernel_rem_pio2+0x33c>)
 8013e02:	2200      	movs	r2, #0
 8013e04:	f7ec fe7e 	bl	8000b04 <__aeabi_dcmpge>
 8013e08:	2800      	cmp	r0, #0
 8013e0a:	d13d      	bne.n	8013e88 <__kernel_rem_pio2+0x2e8>
 8013e0c:	4683      	mov	fp, r0
 8013e0e:	2200      	movs	r2, #0
 8013e10:	2300      	movs	r3, #0
 8013e12:	4630      	mov	r0, r6
 8013e14:	4639      	mov	r1, r7
 8013e16:	f7ec fe57 	bl	8000ac8 <__aeabi_dcmpeq>
 8013e1a:	2800      	cmp	r0, #0
 8013e1c:	f000 80c0 	beq.w	8013fa0 <__kernel_rem_pio2+0x400>
 8013e20:	1e65      	subs	r5, r4, #1
 8013e22:	462b      	mov	r3, r5
 8013e24:	2200      	movs	r2, #0
 8013e26:	9902      	ldr	r1, [sp, #8]
 8013e28:	428b      	cmp	r3, r1
 8013e2a:	da6c      	bge.n	8013f06 <__kernel_rem_pio2+0x366>
 8013e2c:	2a00      	cmp	r2, #0
 8013e2e:	f000 8089 	beq.w	8013f44 <__kernel_rem_pio2+0x3a4>
 8013e32:	ab0e      	add	r3, sp, #56	; 0x38
 8013e34:	f1aa 0a18 	sub.w	sl, sl, #24
 8013e38:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	f000 80ad 	beq.w	8013f9c <__kernel_rem_pio2+0x3fc>
 8013e42:	4650      	mov	r0, sl
 8013e44:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8013ec0 <__kernel_rem_pio2+0x320>
 8013e48:	f000 fefa 	bl	8014c40 <scalbn>
 8013e4c:	ab9a      	add	r3, sp, #616	; 0x268
 8013e4e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013e52:	ec57 6b10 	vmov	r6, r7, d0
 8013e56:	00ec      	lsls	r4, r5, #3
 8013e58:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8013e5c:	46aa      	mov	sl, r5
 8013e5e:	f1ba 0f00 	cmp.w	sl, #0
 8013e62:	f280 80d6 	bge.w	8014012 <__kernel_rem_pio2+0x472>
 8013e66:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8013eb8 <__kernel_rem_pio2+0x318>
 8013e6a:	462e      	mov	r6, r5
 8013e6c:	2e00      	cmp	r6, #0
 8013e6e:	f2c0 8104 	blt.w	801407a <__kernel_rem_pio2+0x4da>
 8013e72:	ab72      	add	r3, sp, #456	; 0x1c8
 8013e74:	ed8d 8b06 	vstr	d8, [sp, #24]
 8013e78:	f8df a064 	ldr.w	sl, [pc, #100]	; 8013ee0 <__kernel_rem_pio2+0x340>
 8013e7c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8013e80:	f04f 0800 	mov.w	r8, #0
 8013e84:	1baf      	subs	r7, r5, r6
 8013e86:	e0ea      	b.n	801405e <__kernel_rem_pio2+0x4be>
 8013e88:	f04f 0b02 	mov.w	fp, #2
 8013e8c:	e759      	b.n	8013d42 <__kernel_rem_pio2+0x1a2>
 8013e8e:	f8d8 3000 	ldr.w	r3, [r8]
 8013e92:	b955      	cbnz	r5, 8013eaa <__kernel_rem_pio2+0x30a>
 8013e94:	b123      	cbz	r3, 8013ea0 <__kernel_rem_pio2+0x300>
 8013e96:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8013e9a:	f8c8 3000 	str.w	r3, [r8]
 8013e9e:	2301      	movs	r3, #1
 8013ea0:	3201      	adds	r2, #1
 8013ea2:	f108 0804 	add.w	r8, r8, #4
 8013ea6:	461d      	mov	r5, r3
 8013ea8:	e752      	b.n	8013d50 <__kernel_rem_pio2+0x1b0>
 8013eaa:	1acb      	subs	r3, r1, r3
 8013eac:	f8c8 3000 	str.w	r3, [r8]
 8013eb0:	462b      	mov	r3, r5
 8013eb2:	e7f5      	b.n	8013ea0 <__kernel_rem_pio2+0x300>
 8013eb4:	f3af 8000 	nop.w
	...
 8013ec4:	3ff00000 	.word	0x3ff00000
 8013ec8:	08015a08 	.word	0x08015a08
 8013ecc:	40200000 	.word	0x40200000
 8013ed0:	3ff00000 	.word	0x3ff00000
 8013ed4:	3e700000 	.word	0x3e700000
 8013ed8:	41700000 	.word	0x41700000
 8013edc:	3fe00000 	.word	0x3fe00000
 8013ee0:	080159c8 	.word	0x080159c8
 8013ee4:	1e62      	subs	r2, r4, #1
 8013ee6:	ab0e      	add	r3, sp, #56	; 0x38
 8013ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013eec:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013ef0:	a90e      	add	r1, sp, #56	; 0x38
 8013ef2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013ef6:	e739      	b.n	8013d6c <__kernel_rem_pio2+0x1cc>
 8013ef8:	1e62      	subs	r2, r4, #1
 8013efa:	ab0e      	add	r3, sp, #56	; 0x38
 8013efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013f00:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013f04:	e7f4      	b.n	8013ef0 <__kernel_rem_pio2+0x350>
 8013f06:	a90e      	add	r1, sp, #56	; 0x38
 8013f08:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013f0c:	3b01      	subs	r3, #1
 8013f0e:	430a      	orrs	r2, r1
 8013f10:	e789      	b.n	8013e26 <__kernel_rem_pio2+0x286>
 8013f12:	3301      	adds	r3, #1
 8013f14:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8013f18:	2900      	cmp	r1, #0
 8013f1a:	d0fa      	beq.n	8013f12 <__kernel_rem_pio2+0x372>
 8013f1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013f1e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8013f22:	446a      	add	r2, sp
 8013f24:	3a98      	subs	r2, #152	; 0x98
 8013f26:	920a      	str	r2, [sp, #40]	; 0x28
 8013f28:	9a08      	ldr	r2, [sp, #32]
 8013f2a:	18e3      	adds	r3, r4, r3
 8013f2c:	18a5      	adds	r5, r4, r2
 8013f2e:	aa22      	add	r2, sp, #136	; 0x88
 8013f30:	f104 0801 	add.w	r8, r4, #1
 8013f34:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8013f38:	9304      	str	r3, [sp, #16]
 8013f3a:	9b04      	ldr	r3, [sp, #16]
 8013f3c:	4543      	cmp	r3, r8
 8013f3e:	da04      	bge.n	8013f4a <__kernel_rem_pio2+0x3aa>
 8013f40:	461c      	mov	r4, r3
 8013f42:	e6a3      	b.n	8013c8c <__kernel_rem_pio2+0xec>
 8013f44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013f46:	2301      	movs	r3, #1
 8013f48:	e7e4      	b.n	8013f14 <__kernel_rem_pio2+0x374>
 8013f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013f4c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013f50:	f7ec fae8 	bl	8000524 <__aeabi_i2d>
 8013f54:	e8e5 0102 	strd	r0, r1, [r5], #8
 8013f58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f5a:	46ab      	mov	fp, r5
 8013f5c:	461c      	mov	r4, r3
 8013f5e:	f04f 0900 	mov.w	r9, #0
 8013f62:	2600      	movs	r6, #0
 8013f64:	2700      	movs	r7, #0
 8013f66:	9b06      	ldr	r3, [sp, #24]
 8013f68:	4599      	cmp	r9, r3
 8013f6a:	dd06      	ble.n	8013f7a <__kernel_rem_pio2+0x3da>
 8013f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f6e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8013f72:	f108 0801 	add.w	r8, r8, #1
 8013f76:	930a      	str	r3, [sp, #40]	; 0x28
 8013f78:	e7df      	b.n	8013f3a <__kernel_rem_pio2+0x39a>
 8013f7a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8013f7e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8013f82:	f7ec fb39 	bl	80005f8 <__aeabi_dmul>
 8013f86:	4602      	mov	r2, r0
 8013f88:	460b      	mov	r3, r1
 8013f8a:	4630      	mov	r0, r6
 8013f8c:	4639      	mov	r1, r7
 8013f8e:	f7ec f97d 	bl	800028c <__adddf3>
 8013f92:	f109 0901 	add.w	r9, r9, #1
 8013f96:	4606      	mov	r6, r0
 8013f98:	460f      	mov	r7, r1
 8013f9a:	e7e4      	b.n	8013f66 <__kernel_rem_pio2+0x3c6>
 8013f9c:	3d01      	subs	r5, #1
 8013f9e:	e748      	b.n	8013e32 <__kernel_rem_pio2+0x292>
 8013fa0:	ec47 6b10 	vmov	d0, r6, r7
 8013fa4:	f1ca 0000 	rsb	r0, sl, #0
 8013fa8:	f000 fe4a 	bl	8014c40 <scalbn>
 8013fac:	ec57 6b10 	vmov	r6, r7, d0
 8013fb0:	4ba0      	ldr	r3, [pc, #640]	; (8014234 <__kernel_rem_pio2+0x694>)
 8013fb2:	ee10 0a10 	vmov	r0, s0
 8013fb6:	2200      	movs	r2, #0
 8013fb8:	4639      	mov	r1, r7
 8013fba:	f7ec fda3 	bl	8000b04 <__aeabi_dcmpge>
 8013fbe:	b1f8      	cbz	r0, 8014000 <__kernel_rem_pio2+0x460>
 8013fc0:	4b9d      	ldr	r3, [pc, #628]	; (8014238 <__kernel_rem_pio2+0x698>)
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	4630      	mov	r0, r6
 8013fc6:	4639      	mov	r1, r7
 8013fc8:	f7ec fb16 	bl	80005f8 <__aeabi_dmul>
 8013fcc:	f7ec fdc4 	bl	8000b58 <__aeabi_d2iz>
 8013fd0:	4680      	mov	r8, r0
 8013fd2:	f7ec faa7 	bl	8000524 <__aeabi_i2d>
 8013fd6:	4b97      	ldr	r3, [pc, #604]	; (8014234 <__kernel_rem_pio2+0x694>)
 8013fd8:	2200      	movs	r2, #0
 8013fda:	f7ec fb0d 	bl	80005f8 <__aeabi_dmul>
 8013fde:	460b      	mov	r3, r1
 8013fe0:	4602      	mov	r2, r0
 8013fe2:	4639      	mov	r1, r7
 8013fe4:	4630      	mov	r0, r6
 8013fe6:	f7ec f94f 	bl	8000288 <__aeabi_dsub>
 8013fea:	f7ec fdb5 	bl	8000b58 <__aeabi_d2iz>
 8013fee:	1c65      	adds	r5, r4, #1
 8013ff0:	ab0e      	add	r3, sp, #56	; 0x38
 8013ff2:	f10a 0a18 	add.w	sl, sl, #24
 8013ff6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013ffa:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8013ffe:	e720      	b.n	8013e42 <__kernel_rem_pio2+0x2a2>
 8014000:	4630      	mov	r0, r6
 8014002:	4639      	mov	r1, r7
 8014004:	f7ec fda8 	bl	8000b58 <__aeabi_d2iz>
 8014008:	ab0e      	add	r3, sp, #56	; 0x38
 801400a:	4625      	mov	r5, r4
 801400c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8014010:	e717      	b.n	8013e42 <__kernel_rem_pio2+0x2a2>
 8014012:	ab0e      	add	r3, sp, #56	; 0x38
 8014014:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8014018:	f7ec fa84 	bl	8000524 <__aeabi_i2d>
 801401c:	4632      	mov	r2, r6
 801401e:	463b      	mov	r3, r7
 8014020:	f7ec faea 	bl	80005f8 <__aeabi_dmul>
 8014024:	4b84      	ldr	r3, [pc, #528]	; (8014238 <__kernel_rem_pio2+0x698>)
 8014026:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801402a:	2200      	movs	r2, #0
 801402c:	4630      	mov	r0, r6
 801402e:	4639      	mov	r1, r7
 8014030:	f7ec fae2 	bl	80005f8 <__aeabi_dmul>
 8014034:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014038:	4606      	mov	r6, r0
 801403a:	460f      	mov	r7, r1
 801403c:	e70f      	b.n	8013e5e <__kernel_rem_pio2+0x2be>
 801403e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8014042:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8014046:	f7ec fad7 	bl	80005f8 <__aeabi_dmul>
 801404a:	4602      	mov	r2, r0
 801404c:	460b      	mov	r3, r1
 801404e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014052:	f7ec f91b 	bl	800028c <__adddf3>
 8014056:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801405a:	f108 0801 	add.w	r8, r8, #1
 801405e:	9b02      	ldr	r3, [sp, #8]
 8014060:	4598      	cmp	r8, r3
 8014062:	dc01      	bgt.n	8014068 <__kernel_rem_pio2+0x4c8>
 8014064:	45b8      	cmp	r8, r7
 8014066:	ddea      	ble.n	801403e <__kernel_rem_pio2+0x49e>
 8014068:	ed9d 7b06 	vldr	d7, [sp, #24]
 801406c:	ab4a      	add	r3, sp, #296	; 0x128
 801406e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8014072:	ed87 7b00 	vstr	d7, [r7]
 8014076:	3e01      	subs	r6, #1
 8014078:	e6f8      	b.n	8013e6c <__kernel_rem_pio2+0x2cc>
 801407a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801407c:	2b02      	cmp	r3, #2
 801407e:	dc0b      	bgt.n	8014098 <__kernel_rem_pio2+0x4f8>
 8014080:	2b00      	cmp	r3, #0
 8014082:	dc35      	bgt.n	80140f0 <__kernel_rem_pio2+0x550>
 8014084:	d059      	beq.n	801413a <__kernel_rem_pio2+0x59a>
 8014086:	9b04      	ldr	r3, [sp, #16]
 8014088:	f003 0007 	and.w	r0, r3, #7
 801408c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8014090:	ecbd 8b02 	vpop	{d8}
 8014094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014098:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801409a:	2b03      	cmp	r3, #3
 801409c:	d1f3      	bne.n	8014086 <__kernel_rem_pio2+0x4e6>
 801409e:	ab4a      	add	r3, sp, #296	; 0x128
 80140a0:	4423      	add	r3, r4
 80140a2:	9306      	str	r3, [sp, #24]
 80140a4:	461c      	mov	r4, r3
 80140a6:	469a      	mov	sl, r3
 80140a8:	9502      	str	r5, [sp, #8]
 80140aa:	9b02      	ldr	r3, [sp, #8]
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	f1aa 0a08 	sub.w	sl, sl, #8
 80140b2:	dc6b      	bgt.n	801418c <__kernel_rem_pio2+0x5ec>
 80140b4:	46aa      	mov	sl, r5
 80140b6:	f1ba 0f01 	cmp.w	sl, #1
 80140ba:	f1a4 0408 	sub.w	r4, r4, #8
 80140be:	f300 8085 	bgt.w	80141cc <__kernel_rem_pio2+0x62c>
 80140c2:	9c06      	ldr	r4, [sp, #24]
 80140c4:	2000      	movs	r0, #0
 80140c6:	3408      	adds	r4, #8
 80140c8:	2100      	movs	r1, #0
 80140ca:	2d01      	cmp	r5, #1
 80140cc:	f300 809d 	bgt.w	801420a <__kernel_rem_pio2+0x66a>
 80140d0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80140d4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80140d8:	f1bb 0f00 	cmp.w	fp, #0
 80140dc:	f040 809b 	bne.w	8014216 <__kernel_rem_pio2+0x676>
 80140e0:	9b01      	ldr	r3, [sp, #4]
 80140e2:	e9c3 5600 	strd	r5, r6, [r3]
 80140e6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80140ea:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80140ee:	e7ca      	b.n	8014086 <__kernel_rem_pio2+0x4e6>
 80140f0:	3408      	adds	r4, #8
 80140f2:	ab4a      	add	r3, sp, #296	; 0x128
 80140f4:	441c      	add	r4, r3
 80140f6:	462e      	mov	r6, r5
 80140f8:	2000      	movs	r0, #0
 80140fa:	2100      	movs	r1, #0
 80140fc:	2e00      	cmp	r6, #0
 80140fe:	da36      	bge.n	801416e <__kernel_rem_pio2+0x5ce>
 8014100:	f1bb 0f00 	cmp.w	fp, #0
 8014104:	d039      	beq.n	801417a <__kernel_rem_pio2+0x5da>
 8014106:	4602      	mov	r2, r0
 8014108:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801410c:	9c01      	ldr	r4, [sp, #4]
 801410e:	e9c4 2300 	strd	r2, r3, [r4]
 8014112:	4602      	mov	r2, r0
 8014114:	460b      	mov	r3, r1
 8014116:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801411a:	f7ec f8b5 	bl	8000288 <__aeabi_dsub>
 801411e:	ae4c      	add	r6, sp, #304	; 0x130
 8014120:	2401      	movs	r4, #1
 8014122:	42a5      	cmp	r5, r4
 8014124:	da2c      	bge.n	8014180 <__kernel_rem_pio2+0x5e0>
 8014126:	f1bb 0f00 	cmp.w	fp, #0
 801412a:	d002      	beq.n	8014132 <__kernel_rem_pio2+0x592>
 801412c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014130:	4619      	mov	r1, r3
 8014132:	9b01      	ldr	r3, [sp, #4]
 8014134:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8014138:	e7a5      	b.n	8014086 <__kernel_rem_pio2+0x4e6>
 801413a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 801413e:	eb0d 0403 	add.w	r4, sp, r3
 8014142:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8014146:	2000      	movs	r0, #0
 8014148:	2100      	movs	r1, #0
 801414a:	2d00      	cmp	r5, #0
 801414c:	da09      	bge.n	8014162 <__kernel_rem_pio2+0x5c2>
 801414e:	f1bb 0f00 	cmp.w	fp, #0
 8014152:	d002      	beq.n	801415a <__kernel_rem_pio2+0x5ba>
 8014154:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014158:	4619      	mov	r1, r3
 801415a:	9b01      	ldr	r3, [sp, #4]
 801415c:	e9c3 0100 	strd	r0, r1, [r3]
 8014160:	e791      	b.n	8014086 <__kernel_rem_pio2+0x4e6>
 8014162:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014166:	f7ec f891 	bl	800028c <__adddf3>
 801416a:	3d01      	subs	r5, #1
 801416c:	e7ed      	b.n	801414a <__kernel_rem_pio2+0x5aa>
 801416e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014172:	f7ec f88b 	bl	800028c <__adddf3>
 8014176:	3e01      	subs	r6, #1
 8014178:	e7c0      	b.n	80140fc <__kernel_rem_pio2+0x55c>
 801417a:	4602      	mov	r2, r0
 801417c:	460b      	mov	r3, r1
 801417e:	e7c5      	b.n	801410c <__kernel_rem_pio2+0x56c>
 8014180:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8014184:	f7ec f882 	bl	800028c <__adddf3>
 8014188:	3401      	adds	r4, #1
 801418a:	e7ca      	b.n	8014122 <__kernel_rem_pio2+0x582>
 801418c:	e9da 8900 	ldrd	r8, r9, [sl]
 8014190:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8014194:	9b02      	ldr	r3, [sp, #8]
 8014196:	3b01      	subs	r3, #1
 8014198:	9302      	str	r3, [sp, #8]
 801419a:	4632      	mov	r2, r6
 801419c:	463b      	mov	r3, r7
 801419e:	4640      	mov	r0, r8
 80141a0:	4649      	mov	r1, r9
 80141a2:	f7ec f873 	bl	800028c <__adddf3>
 80141a6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80141aa:	4602      	mov	r2, r0
 80141ac:	460b      	mov	r3, r1
 80141ae:	4640      	mov	r0, r8
 80141b0:	4649      	mov	r1, r9
 80141b2:	f7ec f869 	bl	8000288 <__aeabi_dsub>
 80141b6:	4632      	mov	r2, r6
 80141b8:	463b      	mov	r3, r7
 80141ba:	f7ec f867 	bl	800028c <__adddf3>
 80141be:	ed9d 7b08 	vldr	d7, [sp, #32]
 80141c2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80141c6:	ed8a 7b00 	vstr	d7, [sl]
 80141ca:	e76e      	b.n	80140aa <__kernel_rem_pio2+0x50a>
 80141cc:	e9d4 8900 	ldrd	r8, r9, [r4]
 80141d0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80141d4:	4640      	mov	r0, r8
 80141d6:	4632      	mov	r2, r6
 80141d8:	463b      	mov	r3, r7
 80141da:	4649      	mov	r1, r9
 80141dc:	f7ec f856 	bl	800028c <__adddf3>
 80141e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80141e4:	4602      	mov	r2, r0
 80141e6:	460b      	mov	r3, r1
 80141e8:	4640      	mov	r0, r8
 80141ea:	4649      	mov	r1, r9
 80141ec:	f7ec f84c 	bl	8000288 <__aeabi_dsub>
 80141f0:	4632      	mov	r2, r6
 80141f2:	463b      	mov	r3, r7
 80141f4:	f7ec f84a 	bl	800028c <__adddf3>
 80141f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80141fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014200:	ed84 7b00 	vstr	d7, [r4]
 8014204:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014208:	e755      	b.n	80140b6 <__kernel_rem_pio2+0x516>
 801420a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801420e:	f7ec f83d 	bl	800028c <__adddf3>
 8014212:	3d01      	subs	r5, #1
 8014214:	e759      	b.n	80140ca <__kernel_rem_pio2+0x52a>
 8014216:	9b01      	ldr	r3, [sp, #4]
 8014218:	9a01      	ldr	r2, [sp, #4]
 801421a:	601d      	str	r5, [r3, #0]
 801421c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8014220:	605c      	str	r4, [r3, #4]
 8014222:	609f      	str	r7, [r3, #8]
 8014224:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8014228:	60d3      	str	r3, [r2, #12]
 801422a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801422e:	6110      	str	r0, [r2, #16]
 8014230:	6153      	str	r3, [r2, #20]
 8014232:	e728      	b.n	8014086 <__kernel_rem_pio2+0x4e6>
 8014234:	41700000 	.word	0x41700000
 8014238:	3e700000 	.word	0x3e700000
 801423c:	00000000 	.word	0x00000000

08014240 <__kernel_sin>:
 8014240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014244:	ed2d 8b04 	vpush	{d8-d9}
 8014248:	eeb0 8a41 	vmov.f32	s16, s2
 801424c:	eef0 8a61 	vmov.f32	s17, s3
 8014250:	ec55 4b10 	vmov	r4, r5, d0
 8014254:	b083      	sub	sp, #12
 8014256:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801425a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801425e:	9001      	str	r0, [sp, #4]
 8014260:	da06      	bge.n	8014270 <__kernel_sin+0x30>
 8014262:	ee10 0a10 	vmov	r0, s0
 8014266:	4629      	mov	r1, r5
 8014268:	f7ec fc76 	bl	8000b58 <__aeabi_d2iz>
 801426c:	2800      	cmp	r0, #0
 801426e:	d051      	beq.n	8014314 <__kernel_sin+0xd4>
 8014270:	4622      	mov	r2, r4
 8014272:	462b      	mov	r3, r5
 8014274:	4620      	mov	r0, r4
 8014276:	4629      	mov	r1, r5
 8014278:	f7ec f9be 	bl	80005f8 <__aeabi_dmul>
 801427c:	4682      	mov	sl, r0
 801427e:	468b      	mov	fp, r1
 8014280:	4602      	mov	r2, r0
 8014282:	460b      	mov	r3, r1
 8014284:	4620      	mov	r0, r4
 8014286:	4629      	mov	r1, r5
 8014288:	f7ec f9b6 	bl	80005f8 <__aeabi_dmul>
 801428c:	a341      	add	r3, pc, #260	; (adr r3, 8014394 <__kernel_sin+0x154>)
 801428e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014292:	4680      	mov	r8, r0
 8014294:	4689      	mov	r9, r1
 8014296:	4650      	mov	r0, sl
 8014298:	4659      	mov	r1, fp
 801429a:	f7ec f9ad 	bl	80005f8 <__aeabi_dmul>
 801429e:	a33f      	add	r3, pc, #252	; (adr r3, 801439c <__kernel_sin+0x15c>)
 80142a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142a4:	f7eb fff0 	bl	8000288 <__aeabi_dsub>
 80142a8:	4652      	mov	r2, sl
 80142aa:	465b      	mov	r3, fp
 80142ac:	f7ec f9a4 	bl	80005f8 <__aeabi_dmul>
 80142b0:	a33c      	add	r3, pc, #240	; (adr r3, 80143a4 <__kernel_sin+0x164>)
 80142b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142b6:	f7eb ffe9 	bl	800028c <__adddf3>
 80142ba:	4652      	mov	r2, sl
 80142bc:	465b      	mov	r3, fp
 80142be:	f7ec f99b 	bl	80005f8 <__aeabi_dmul>
 80142c2:	a33a      	add	r3, pc, #232	; (adr r3, 80143ac <__kernel_sin+0x16c>)
 80142c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142c8:	f7eb ffde 	bl	8000288 <__aeabi_dsub>
 80142cc:	4652      	mov	r2, sl
 80142ce:	465b      	mov	r3, fp
 80142d0:	f7ec f992 	bl	80005f8 <__aeabi_dmul>
 80142d4:	a337      	add	r3, pc, #220	; (adr r3, 80143b4 <__kernel_sin+0x174>)
 80142d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142da:	f7eb ffd7 	bl	800028c <__adddf3>
 80142de:	9b01      	ldr	r3, [sp, #4]
 80142e0:	4606      	mov	r6, r0
 80142e2:	460f      	mov	r7, r1
 80142e4:	b9eb      	cbnz	r3, 8014322 <__kernel_sin+0xe2>
 80142e6:	4602      	mov	r2, r0
 80142e8:	460b      	mov	r3, r1
 80142ea:	4650      	mov	r0, sl
 80142ec:	4659      	mov	r1, fp
 80142ee:	f7ec f983 	bl	80005f8 <__aeabi_dmul>
 80142f2:	a325      	add	r3, pc, #148	; (adr r3, 8014388 <__kernel_sin+0x148>)
 80142f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142f8:	f7eb ffc6 	bl	8000288 <__aeabi_dsub>
 80142fc:	4642      	mov	r2, r8
 80142fe:	464b      	mov	r3, r9
 8014300:	f7ec f97a 	bl	80005f8 <__aeabi_dmul>
 8014304:	4602      	mov	r2, r0
 8014306:	460b      	mov	r3, r1
 8014308:	4620      	mov	r0, r4
 801430a:	4629      	mov	r1, r5
 801430c:	f7eb ffbe 	bl	800028c <__adddf3>
 8014310:	4604      	mov	r4, r0
 8014312:	460d      	mov	r5, r1
 8014314:	ec45 4b10 	vmov	d0, r4, r5
 8014318:	b003      	add	sp, #12
 801431a:	ecbd 8b04 	vpop	{d8-d9}
 801431e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014322:	4b1b      	ldr	r3, [pc, #108]	; (8014390 <__kernel_sin+0x150>)
 8014324:	ec51 0b18 	vmov	r0, r1, d8
 8014328:	2200      	movs	r2, #0
 801432a:	f7ec f965 	bl	80005f8 <__aeabi_dmul>
 801432e:	4632      	mov	r2, r6
 8014330:	ec41 0b19 	vmov	d9, r0, r1
 8014334:	463b      	mov	r3, r7
 8014336:	4640      	mov	r0, r8
 8014338:	4649      	mov	r1, r9
 801433a:	f7ec f95d 	bl	80005f8 <__aeabi_dmul>
 801433e:	4602      	mov	r2, r0
 8014340:	460b      	mov	r3, r1
 8014342:	ec51 0b19 	vmov	r0, r1, d9
 8014346:	f7eb ff9f 	bl	8000288 <__aeabi_dsub>
 801434a:	4652      	mov	r2, sl
 801434c:	465b      	mov	r3, fp
 801434e:	f7ec f953 	bl	80005f8 <__aeabi_dmul>
 8014352:	ec53 2b18 	vmov	r2, r3, d8
 8014356:	f7eb ff97 	bl	8000288 <__aeabi_dsub>
 801435a:	a30b      	add	r3, pc, #44	; (adr r3, 8014388 <__kernel_sin+0x148>)
 801435c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014360:	4606      	mov	r6, r0
 8014362:	460f      	mov	r7, r1
 8014364:	4640      	mov	r0, r8
 8014366:	4649      	mov	r1, r9
 8014368:	f7ec f946 	bl	80005f8 <__aeabi_dmul>
 801436c:	4602      	mov	r2, r0
 801436e:	460b      	mov	r3, r1
 8014370:	4630      	mov	r0, r6
 8014372:	4639      	mov	r1, r7
 8014374:	f7eb ff8a 	bl	800028c <__adddf3>
 8014378:	4602      	mov	r2, r0
 801437a:	460b      	mov	r3, r1
 801437c:	4620      	mov	r0, r4
 801437e:	4629      	mov	r1, r5
 8014380:	f7eb ff82 	bl	8000288 <__aeabi_dsub>
 8014384:	e7c4      	b.n	8014310 <__kernel_sin+0xd0>
 8014386:	bf00      	nop
 8014388:	55555549 	.word	0x55555549
 801438c:	3fc55555 	.word	0x3fc55555
 8014390:	3fe00000 	.word	0x3fe00000
 8014394:	5acfd57c 	.word	0x5acfd57c
 8014398:	3de5d93a 	.word	0x3de5d93a
 801439c:	8a2b9ceb 	.word	0x8a2b9ceb
 80143a0:	3e5ae5e6 	.word	0x3e5ae5e6
 80143a4:	57b1fe7d 	.word	0x57b1fe7d
 80143a8:	3ec71de3 	.word	0x3ec71de3
 80143ac:	19c161d5 	.word	0x19c161d5
 80143b0:	3f2a01a0 	.word	0x3f2a01a0
 80143b4:	1110f8a6 	.word	0x1110f8a6
 80143b8:	3f811111 	.word	0x3f811111
 80143bc:	00000000 	.word	0x00000000

080143c0 <__kernel_tan>:
 80143c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143c4:	ed2d 8b06 	vpush	{d8-d10}
 80143c8:	ec5b ab10 	vmov	sl, fp, d0
 80143cc:	4be0      	ldr	r3, [pc, #896]	; (8014750 <__kernel_tan+0x390>)
 80143ce:	b083      	sub	sp, #12
 80143d0:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80143d4:	429f      	cmp	r7, r3
 80143d6:	ec59 8b11 	vmov	r8, r9, d1
 80143da:	4606      	mov	r6, r0
 80143dc:	f8cd b000 	str.w	fp, [sp]
 80143e0:	dc61      	bgt.n	80144a6 <__kernel_tan+0xe6>
 80143e2:	ee10 0a10 	vmov	r0, s0
 80143e6:	4659      	mov	r1, fp
 80143e8:	f7ec fbb6 	bl	8000b58 <__aeabi_d2iz>
 80143ec:	4605      	mov	r5, r0
 80143ee:	2800      	cmp	r0, #0
 80143f0:	f040 8083 	bne.w	80144fa <__kernel_tan+0x13a>
 80143f4:	1c73      	adds	r3, r6, #1
 80143f6:	4652      	mov	r2, sl
 80143f8:	4313      	orrs	r3, r2
 80143fa:	433b      	orrs	r3, r7
 80143fc:	d112      	bne.n	8014424 <__kernel_tan+0x64>
 80143fe:	ec4b ab10 	vmov	d0, sl, fp
 8014402:	f000 fb89 	bl	8014b18 <fabs>
 8014406:	49d3      	ldr	r1, [pc, #844]	; (8014754 <__kernel_tan+0x394>)
 8014408:	ec53 2b10 	vmov	r2, r3, d0
 801440c:	2000      	movs	r0, #0
 801440e:	f7ec fa1d 	bl	800084c <__aeabi_ddiv>
 8014412:	4682      	mov	sl, r0
 8014414:	468b      	mov	fp, r1
 8014416:	ec4b ab10 	vmov	d0, sl, fp
 801441a:	b003      	add	sp, #12
 801441c:	ecbd 8b06 	vpop	{d8-d10}
 8014420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014424:	2e01      	cmp	r6, #1
 8014426:	d0f6      	beq.n	8014416 <__kernel_tan+0x56>
 8014428:	4642      	mov	r2, r8
 801442a:	464b      	mov	r3, r9
 801442c:	4650      	mov	r0, sl
 801442e:	4659      	mov	r1, fp
 8014430:	f7eb ff2c 	bl	800028c <__adddf3>
 8014434:	4602      	mov	r2, r0
 8014436:	460b      	mov	r3, r1
 8014438:	460f      	mov	r7, r1
 801443a:	2000      	movs	r0, #0
 801443c:	49c6      	ldr	r1, [pc, #792]	; (8014758 <__kernel_tan+0x398>)
 801443e:	f7ec fa05 	bl	800084c <__aeabi_ddiv>
 8014442:	e9cd 0100 	strd	r0, r1, [sp]
 8014446:	e9dd 2300 	ldrd	r2, r3, [sp]
 801444a:	462e      	mov	r6, r5
 801444c:	4652      	mov	r2, sl
 801444e:	462c      	mov	r4, r5
 8014450:	4630      	mov	r0, r6
 8014452:	461d      	mov	r5, r3
 8014454:	4639      	mov	r1, r7
 8014456:	465b      	mov	r3, fp
 8014458:	f7eb ff16 	bl	8000288 <__aeabi_dsub>
 801445c:	4602      	mov	r2, r0
 801445e:	460b      	mov	r3, r1
 8014460:	4640      	mov	r0, r8
 8014462:	4649      	mov	r1, r9
 8014464:	f7eb ff10 	bl	8000288 <__aeabi_dsub>
 8014468:	4632      	mov	r2, r6
 801446a:	462b      	mov	r3, r5
 801446c:	f7ec f8c4 	bl	80005f8 <__aeabi_dmul>
 8014470:	4632      	mov	r2, r6
 8014472:	4680      	mov	r8, r0
 8014474:	4689      	mov	r9, r1
 8014476:	462b      	mov	r3, r5
 8014478:	4630      	mov	r0, r6
 801447a:	4639      	mov	r1, r7
 801447c:	f7ec f8bc 	bl	80005f8 <__aeabi_dmul>
 8014480:	4bb4      	ldr	r3, [pc, #720]	; (8014754 <__kernel_tan+0x394>)
 8014482:	2200      	movs	r2, #0
 8014484:	f7eb ff02 	bl	800028c <__adddf3>
 8014488:	4602      	mov	r2, r0
 801448a:	460b      	mov	r3, r1
 801448c:	4640      	mov	r0, r8
 801448e:	4649      	mov	r1, r9
 8014490:	f7eb fefc 	bl	800028c <__adddf3>
 8014494:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014498:	f7ec f8ae 	bl	80005f8 <__aeabi_dmul>
 801449c:	4622      	mov	r2, r4
 801449e:	462b      	mov	r3, r5
 80144a0:	f7eb fef4 	bl	800028c <__adddf3>
 80144a4:	e7b5      	b.n	8014412 <__kernel_tan+0x52>
 80144a6:	4bad      	ldr	r3, [pc, #692]	; (801475c <__kernel_tan+0x39c>)
 80144a8:	429f      	cmp	r7, r3
 80144aa:	dd26      	ble.n	80144fa <__kernel_tan+0x13a>
 80144ac:	9b00      	ldr	r3, [sp, #0]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	da09      	bge.n	80144c6 <__kernel_tan+0x106>
 80144b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80144b6:	469b      	mov	fp, r3
 80144b8:	ee10 aa10 	vmov	sl, s0
 80144bc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80144c0:	ee11 8a10 	vmov	r8, s2
 80144c4:	4699      	mov	r9, r3
 80144c6:	4652      	mov	r2, sl
 80144c8:	465b      	mov	r3, fp
 80144ca:	a183      	add	r1, pc, #524	; (adr r1, 80146d8 <__kernel_tan+0x318>)
 80144cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144d0:	f7eb feda 	bl	8000288 <__aeabi_dsub>
 80144d4:	4642      	mov	r2, r8
 80144d6:	464b      	mov	r3, r9
 80144d8:	4604      	mov	r4, r0
 80144da:	460d      	mov	r5, r1
 80144dc:	a180      	add	r1, pc, #512	; (adr r1, 80146e0 <__kernel_tan+0x320>)
 80144de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144e2:	f7eb fed1 	bl	8000288 <__aeabi_dsub>
 80144e6:	4622      	mov	r2, r4
 80144e8:	462b      	mov	r3, r5
 80144ea:	f7eb fecf 	bl	800028c <__adddf3>
 80144ee:	f04f 0800 	mov.w	r8, #0
 80144f2:	4682      	mov	sl, r0
 80144f4:	468b      	mov	fp, r1
 80144f6:	f04f 0900 	mov.w	r9, #0
 80144fa:	4652      	mov	r2, sl
 80144fc:	465b      	mov	r3, fp
 80144fe:	4650      	mov	r0, sl
 8014500:	4659      	mov	r1, fp
 8014502:	f7ec f879 	bl	80005f8 <__aeabi_dmul>
 8014506:	4602      	mov	r2, r0
 8014508:	460b      	mov	r3, r1
 801450a:	ec43 2b18 	vmov	d8, r2, r3
 801450e:	f7ec f873 	bl	80005f8 <__aeabi_dmul>
 8014512:	ec53 2b18 	vmov	r2, r3, d8
 8014516:	4604      	mov	r4, r0
 8014518:	460d      	mov	r5, r1
 801451a:	4650      	mov	r0, sl
 801451c:	4659      	mov	r1, fp
 801451e:	f7ec f86b 	bl	80005f8 <__aeabi_dmul>
 8014522:	a371      	add	r3, pc, #452	; (adr r3, 80146e8 <__kernel_tan+0x328>)
 8014524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014528:	ec41 0b19 	vmov	d9, r0, r1
 801452c:	4620      	mov	r0, r4
 801452e:	4629      	mov	r1, r5
 8014530:	f7ec f862 	bl	80005f8 <__aeabi_dmul>
 8014534:	a36e      	add	r3, pc, #440	; (adr r3, 80146f0 <__kernel_tan+0x330>)
 8014536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801453a:	f7eb fea7 	bl	800028c <__adddf3>
 801453e:	4622      	mov	r2, r4
 8014540:	462b      	mov	r3, r5
 8014542:	f7ec f859 	bl	80005f8 <__aeabi_dmul>
 8014546:	a36c      	add	r3, pc, #432	; (adr r3, 80146f8 <__kernel_tan+0x338>)
 8014548:	e9d3 2300 	ldrd	r2, r3, [r3]
 801454c:	f7eb fe9e 	bl	800028c <__adddf3>
 8014550:	4622      	mov	r2, r4
 8014552:	462b      	mov	r3, r5
 8014554:	f7ec f850 	bl	80005f8 <__aeabi_dmul>
 8014558:	a369      	add	r3, pc, #420	; (adr r3, 8014700 <__kernel_tan+0x340>)
 801455a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801455e:	f7eb fe95 	bl	800028c <__adddf3>
 8014562:	4622      	mov	r2, r4
 8014564:	462b      	mov	r3, r5
 8014566:	f7ec f847 	bl	80005f8 <__aeabi_dmul>
 801456a:	a367      	add	r3, pc, #412	; (adr r3, 8014708 <__kernel_tan+0x348>)
 801456c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014570:	f7eb fe8c 	bl	800028c <__adddf3>
 8014574:	4622      	mov	r2, r4
 8014576:	462b      	mov	r3, r5
 8014578:	f7ec f83e 	bl	80005f8 <__aeabi_dmul>
 801457c:	a364      	add	r3, pc, #400	; (adr r3, 8014710 <__kernel_tan+0x350>)
 801457e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014582:	f7eb fe83 	bl	800028c <__adddf3>
 8014586:	ec53 2b18 	vmov	r2, r3, d8
 801458a:	f7ec f835 	bl	80005f8 <__aeabi_dmul>
 801458e:	a362      	add	r3, pc, #392	; (adr r3, 8014718 <__kernel_tan+0x358>)
 8014590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014594:	ec41 0b1a 	vmov	d10, r0, r1
 8014598:	4620      	mov	r0, r4
 801459a:	4629      	mov	r1, r5
 801459c:	f7ec f82c 	bl	80005f8 <__aeabi_dmul>
 80145a0:	a35f      	add	r3, pc, #380	; (adr r3, 8014720 <__kernel_tan+0x360>)
 80145a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145a6:	f7eb fe71 	bl	800028c <__adddf3>
 80145aa:	4622      	mov	r2, r4
 80145ac:	462b      	mov	r3, r5
 80145ae:	f7ec f823 	bl	80005f8 <__aeabi_dmul>
 80145b2:	a35d      	add	r3, pc, #372	; (adr r3, 8014728 <__kernel_tan+0x368>)
 80145b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145b8:	f7eb fe68 	bl	800028c <__adddf3>
 80145bc:	4622      	mov	r2, r4
 80145be:	462b      	mov	r3, r5
 80145c0:	f7ec f81a 	bl	80005f8 <__aeabi_dmul>
 80145c4:	a35a      	add	r3, pc, #360	; (adr r3, 8014730 <__kernel_tan+0x370>)
 80145c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ca:	f7eb fe5f 	bl	800028c <__adddf3>
 80145ce:	4622      	mov	r2, r4
 80145d0:	462b      	mov	r3, r5
 80145d2:	f7ec f811 	bl	80005f8 <__aeabi_dmul>
 80145d6:	a358      	add	r3, pc, #352	; (adr r3, 8014738 <__kernel_tan+0x378>)
 80145d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145dc:	f7eb fe56 	bl	800028c <__adddf3>
 80145e0:	4622      	mov	r2, r4
 80145e2:	462b      	mov	r3, r5
 80145e4:	f7ec f808 	bl	80005f8 <__aeabi_dmul>
 80145e8:	a355      	add	r3, pc, #340	; (adr r3, 8014740 <__kernel_tan+0x380>)
 80145ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145ee:	f7eb fe4d 	bl	800028c <__adddf3>
 80145f2:	4602      	mov	r2, r0
 80145f4:	460b      	mov	r3, r1
 80145f6:	ec51 0b1a 	vmov	r0, r1, d10
 80145fa:	f7eb fe47 	bl	800028c <__adddf3>
 80145fe:	ec53 2b19 	vmov	r2, r3, d9
 8014602:	f7eb fff9 	bl	80005f8 <__aeabi_dmul>
 8014606:	4642      	mov	r2, r8
 8014608:	464b      	mov	r3, r9
 801460a:	f7eb fe3f 	bl	800028c <__adddf3>
 801460e:	ec53 2b18 	vmov	r2, r3, d8
 8014612:	f7eb fff1 	bl	80005f8 <__aeabi_dmul>
 8014616:	4642      	mov	r2, r8
 8014618:	464b      	mov	r3, r9
 801461a:	f7eb fe37 	bl	800028c <__adddf3>
 801461e:	a34a      	add	r3, pc, #296	; (adr r3, 8014748 <__kernel_tan+0x388>)
 8014620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014624:	4604      	mov	r4, r0
 8014626:	460d      	mov	r5, r1
 8014628:	ec51 0b19 	vmov	r0, r1, d9
 801462c:	f7eb ffe4 	bl	80005f8 <__aeabi_dmul>
 8014630:	4622      	mov	r2, r4
 8014632:	462b      	mov	r3, r5
 8014634:	f7eb fe2a 	bl	800028c <__adddf3>
 8014638:	460b      	mov	r3, r1
 801463a:	ec41 0b18 	vmov	d8, r0, r1
 801463e:	4602      	mov	r2, r0
 8014640:	4659      	mov	r1, fp
 8014642:	4650      	mov	r0, sl
 8014644:	f7eb fe22 	bl	800028c <__adddf3>
 8014648:	4b44      	ldr	r3, [pc, #272]	; (801475c <__kernel_tan+0x39c>)
 801464a:	429f      	cmp	r7, r3
 801464c:	4604      	mov	r4, r0
 801464e:	460d      	mov	r5, r1
 8014650:	f340 8086 	ble.w	8014760 <__kernel_tan+0x3a0>
 8014654:	4630      	mov	r0, r6
 8014656:	f7eb ff65 	bl	8000524 <__aeabi_i2d>
 801465a:	4622      	mov	r2, r4
 801465c:	4680      	mov	r8, r0
 801465e:	4689      	mov	r9, r1
 8014660:	462b      	mov	r3, r5
 8014662:	4620      	mov	r0, r4
 8014664:	4629      	mov	r1, r5
 8014666:	f7eb ffc7 	bl	80005f8 <__aeabi_dmul>
 801466a:	4642      	mov	r2, r8
 801466c:	4606      	mov	r6, r0
 801466e:	460f      	mov	r7, r1
 8014670:	464b      	mov	r3, r9
 8014672:	4620      	mov	r0, r4
 8014674:	4629      	mov	r1, r5
 8014676:	f7eb fe09 	bl	800028c <__adddf3>
 801467a:	4602      	mov	r2, r0
 801467c:	460b      	mov	r3, r1
 801467e:	4630      	mov	r0, r6
 8014680:	4639      	mov	r1, r7
 8014682:	f7ec f8e3 	bl	800084c <__aeabi_ddiv>
 8014686:	ec53 2b18 	vmov	r2, r3, d8
 801468a:	f7eb fdfd 	bl	8000288 <__aeabi_dsub>
 801468e:	4602      	mov	r2, r0
 8014690:	460b      	mov	r3, r1
 8014692:	4650      	mov	r0, sl
 8014694:	4659      	mov	r1, fp
 8014696:	f7eb fdf7 	bl	8000288 <__aeabi_dsub>
 801469a:	4602      	mov	r2, r0
 801469c:	460b      	mov	r3, r1
 801469e:	f7eb fdf5 	bl	800028c <__adddf3>
 80146a2:	4602      	mov	r2, r0
 80146a4:	460b      	mov	r3, r1
 80146a6:	4640      	mov	r0, r8
 80146a8:	4649      	mov	r1, r9
 80146aa:	f7eb fded 	bl	8000288 <__aeabi_dsub>
 80146ae:	9b00      	ldr	r3, [sp, #0]
 80146b0:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 80146b4:	f00a 0a02 	and.w	sl, sl, #2
 80146b8:	4604      	mov	r4, r0
 80146ba:	f1ca 0001 	rsb	r0, sl, #1
 80146be:	460d      	mov	r5, r1
 80146c0:	f7eb ff30 	bl	8000524 <__aeabi_i2d>
 80146c4:	4602      	mov	r2, r0
 80146c6:	460b      	mov	r3, r1
 80146c8:	4620      	mov	r0, r4
 80146ca:	4629      	mov	r1, r5
 80146cc:	f7eb ff94 	bl	80005f8 <__aeabi_dmul>
 80146d0:	e69f      	b.n	8014412 <__kernel_tan+0x52>
 80146d2:	bf00      	nop
 80146d4:	f3af 8000 	nop.w
 80146d8:	54442d18 	.word	0x54442d18
 80146dc:	3fe921fb 	.word	0x3fe921fb
 80146e0:	33145c07 	.word	0x33145c07
 80146e4:	3c81a626 	.word	0x3c81a626
 80146e8:	74bf7ad4 	.word	0x74bf7ad4
 80146ec:	3efb2a70 	.word	0x3efb2a70
 80146f0:	32f0a7e9 	.word	0x32f0a7e9
 80146f4:	3f12b80f 	.word	0x3f12b80f
 80146f8:	1a8d1068 	.word	0x1a8d1068
 80146fc:	3f3026f7 	.word	0x3f3026f7
 8014700:	fee08315 	.word	0xfee08315
 8014704:	3f57dbc8 	.word	0x3f57dbc8
 8014708:	e96e8493 	.word	0xe96e8493
 801470c:	3f8226e3 	.word	0x3f8226e3
 8014710:	1bb341fe 	.word	0x1bb341fe
 8014714:	3faba1ba 	.word	0x3faba1ba
 8014718:	db605373 	.word	0xdb605373
 801471c:	bef375cb 	.word	0xbef375cb
 8014720:	a03792a6 	.word	0xa03792a6
 8014724:	3f147e88 	.word	0x3f147e88
 8014728:	f2f26501 	.word	0xf2f26501
 801472c:	3f4344d8 	.word	0x3f4344d8
 8014730:	c9560328 	.word	0xc9560328
 8014734:	3f6d6d22 	.word	0x3f6d6d22
 8014738:	8406d637 	.word	0x8406d637
 801473c:	3f9664f4 	.word	0x3f9664f4
 8014740:	1110fe7a 	.word	0x1110fe7a
 8014744:	3fc11111 	.word	0x3fc11111
 8014748:	55555563 	.word	0x55555563
 801474c:	3fd55555 	.word	0x3fd55555
 8014750:	3e2fffff 	.word	0x3e2fffff
 8014754:	3ff00000 	.word	0x3ff00000
 8014758:	bff00000 	.word	0xbff00000
 801475c:	3fe59427 	.word	0x3fe59427
 8014760:	2e01      	cmp	r6, #1
 8014762:	d02f      	beq.n	80147c4 <__kernel_tan+0x404>
 8014764:	460f      	mov	r7, r1
 8014766:	4602      	mov	r2, r0
 8014768:	460b      	mov	r3, r1
 801476a:	4689      	mov	r9, r1
 801476c:	2000      	movs	r0, #0
 801476e:	4917      	ldr	r1, [pc, #92]	; (80147cc <__kernel_tan+0x40c>)
 8014770:	f7ec f86c 	bl	800084c <__aeabi_ddiv>
 8014774:	2600      	movs	r6, #0
 8014776:	e9cd 0100 	strd	r0, r1, [sp]
 801477a:	4652      	mov	r2, sl
 801477c:	465b      	mov	r3, fp
 801477e:	4630      	mov	r0, r6
 8014780:	4639      	mov	r1, r7
 8014782:	f7eb fd81 	bl	8000288 <__aeabi_dsub>
 8014786:	e9dd 4500 	ldrd	r4, r5, [sp]
 801478a:	4602      	mov	r2, r0
 801478c:	460b      	mov	r3, r1
 801478e:	ec51 0b18 	vmov	r0, r1, d8
 8014792:	f7eb fd79 	bl	8000288 <__aeabi_dsub>
 8014796:	4632      	mov	r2, r6
 8014798:	462b      	mov	r3, r5
 801479a:	f7eb ff2d 	bl	80005f8 <__aeabi_dmul>
 801479e:	46b0      	mov	r8, r6
 80147a0:	460f      	mov	r7, r1
 80147a2:	4642      	mov	r2, r8
 80147a4:	462b      	mov	r3, r5
 80147a6:	4634      	mov	r4, r6
 80147a8:	4649      	mov	r1, r9
 80147aa:	4606      	mov	r6, r0
 80147ac:	4640      	mov	r0, r8
 80147ae:	f7eb ff23 	bl	80005f8 <__aeabi_dmul>
 80147b2:	4b07      	ldr	r3, [pc, #28]	; (80147d0 <__kernel_tan+0x410>)
 80147b4:	2200      	movs	r2, #0
 80147b6:	f7eb fd69 	bl	800028c <__adddf3>
 80147ba:	4602      	mov	r2, r0
 80147bc:	460b      	mov	r3, r1
 80147be:	4630      	mov	r0, r6
 80147c0:	4639      	mov	r1, r7
 80147c2:	e665      	b.n	8014490 <__kernel_tan+0xd0>
 80147c4:	4682      	mov	sl, r0
 80147c6:	468b      	mov	fp, r1
 80147c8:	e625      	b.n	8014416 <__kernel_tan+0x56>
 80147ca:	bf00      	nop
 80147cc:	bff00000 	.word	0xbff00000
 80147d0:	3ff00000 	.word	0x3ff00000
 80147d4:	00000000 	.word	0x00000000

080147d8 <atan>:
 80147d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147dc:	ec55 4b10 	vmov	r4, r5, d0
 80147e0:	4bc3      	ldr	r3, [pc, #780]	; (8014af0 <atan+0x318>)
 80147e2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80147e6:	429e      	cmp	r6, r3
 80147e8:	46ab      	mov	fp, r5
 80147ea:	dd18      	ble.n	801481e <atan+0x46>
 80147ec:	4bc1      	ldr	r3, [pc, #772]	; (8014af4 <atan+0x31c>)
 80147ee:	429e      	cmp	r6, r3
 80147f0:	dc01      	bgt.n	80147f6 <atan+0x1e>
 80147f2:	d109      	bne.n	8014808 <atan+0x30>
 80147f4:	b144      	cbz	r4, 8014808 <atan+0x30>
 80147f6:	4622      	mov	r2, r4
 80147f8:	462b      	mov	r3, r5
 80147fa:	4620      	mov	r0, r4
 80147fc:	4629      	mov	r1, r5
 80147fe:	f7eb fd45 	bl	800028c <__adddf3>
 8014802:	4604      	mov	r4, r0
 8014804:	460d      	mov	r5, r1
 8014806:	e006      	b.n	8014816 <atan+0x3e>
 8014808:	f1bb 0f00 	cmp.w	fp, #0
 801480c:	f300 8131 	bgt.w	8014a72 <atan+0x29a>
 8014810:	a59b      	add	r5, pc, #620	; (adr r5, 8014a80 <atan+0x2a8>)
 8014812:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014816:	ec45 4b10 	vmov	d0, r4, r5
 801481a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801481e:	4bb6      	ldr	r3, [pc, #728]	; (8014af8 <atan+0x320>)
 8014820:	429e      	cmp	r6, r3
 8014822:	dc14      	bgt.n	801484e <atan+0x76>
 8014824:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8014828:	429e      	cmp	r6, r3
 801482a:	dc0d      	bgt.n	8014848 <atan+0x70>
 801482c:	a396      	add	r3, pc, #600	; (adr r3, 8014a88 <atan+0x2b0>)
 801482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014832:	ee10 0a10 	vmov	r0, s0
 8014836:	4629      	mov	r1, r5
 8014838:	f7eb fd28 	bl	800028c <__adddf3>
 801483c:	4baf      	ldr	r3, [pc, #700]	; (8014afc <atan+0x324>)
 801483e:	2200      	movs	r2, #0
 8014840:	f7ec f96a 	bl	8000b18 <__aeabi_dcmpgt>
 8014844:	2800      	cmp	r0, #0
 8014846:	d1e6      	bne.n	8014816 <atan+0x3e>
 8014848:	f04f 3aff 	mov.w	sl, #4294967295
 801484c:	e02b      	b.n	80148a6 <atan+0xce>
 801484e:	f000 f963 	bl	8014b18 <fabs>
 8014852:	4bab      	ldr	r3, [pc, #684]	; (8014b00 <atan+0x328>)
 8014854:	429e      	cmp	r6, r3
 8014856:	ec55 4b10 	vmov	r4, r5, d0
 801485a:	f300 80bf 	bgt.w	80149dc <atan+0x204>
 801485e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8014862:	429e      	cmp	r6, r3
 8014864:	f300 80a0 	bgt.w	80149a8 <atan+0x1d0>
 8014868:	ee10 2a10 	vmov	r2, s0
 801486c:	ee10 0a10 	vmov	r0, s0
 8014870:	462b      	mov	r3, r5
 8014872:	4629      	mov	r1, r5
 8014874:	f7eb fd0a 	bl	800028c <__adddf3>
 8014878:	4ba0      	ldr	r3, [pc, #640]	; (8014afc <atan+0x324>)
 801487a:	2200      	movs	r2, #0
 801487c:	f7eb fd04 	bl	8000288 <__aeabi_dsub>
 8014880:	2200      	movs	r2, #0
 8014882:	4606      	mov	r6, r0
 8014884:	460f      	mov	r7, r1
 8014886:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801488a:	4620      	mov	r0, r4
 801488c:	4629      	mov	r1, r5
 801488e:	f7eb fcfd 	bl	800028c <__adddf3>
 8014892:	4602      	mov	r2, r0
 8014894:	460b      	mov	r3, r1
 8014896:	4630      	mov	r0, r6
 8014898:	4639      	mov	r1, r7
 801489a:	f7eb ffd7 	bl	800084c <__aeabi_ddiv>
 801489e:	f04f 0a00 	mov.w	sl, #0
 80148a2:	4604      	mov	r4, r0
 80148a4:	460d      	mov	r5, r1
 80148a6:	4622      	mov	r2, r4
 80148a8:	462b      	mov	r3, r5
 80148aa:	4620      	mov	r0, r4
 80148ac:	4629      	mov	r1, r5
 80148ae:	f7eb fea3 	bl	80005f8 <__aeabi_dmul>
 80148b2:	4602      	mov	r2, r0
 80148b4:	460b      	mov	r3, r1
 80148b6:	4680      	mov	r8, r0
 80148b8:	4689      	mov	r9, r1
 80148ba:	f7eb fe9d 	bl	80005f8 <__aeabi_dmul>
 80148be:	a374      	add	r3, pc, #464	; (adr r3, 8014a90 <atan+0x2b8>)
 80148c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148c4:	4606      	mov	r6, r0
 80148c6:	460f      	mov	r7, r1
 80148c8:	f7eb fe96 	bl	80005f8 <__aeabi_dmul>
 80148cc:	a372      	add	r3, pc, #456	; (adr r3, 8014a98 <atan+0x2c0>)
 80148ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148d2:	f7eb fcdb 	bl	800028c <__adddf3>
 80148d6:	4632      	mov	r2, r6
 80148d8:	463b      	mov	r3, r7
 80148da:	f7eb fe8d 	bl	80005f8 <__aeabi_dmul>
 80148de:	a370      	add	r3, pc, #448	; (adr r3, 8014aa0 <atan+0x2c8>)
 80148e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148e4:	f7eb fcd2 	bl	800028c <__adddf3>
 80148e8:	4632      	mov	r2, r6
 80148ea:	463b      	mov	r3, r7
 80148ec:	f7eb fe84 	bl	80005f8 <__aeabi_dmul>
 80148f0:	a36d      	add	r3, pc, #436	; (adr r3, 8014aa8 <atan+0x2d0>)
 80148f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148f6:	f7eb fcc9 	bl	800028c <__adddf3>
 80148fa:	4632      	mov	r2, r6
 80148fc:	463b      	mov	r3, r7
 80148fe:	f7eb fe7b 	bl	80005f8 <__aeabi_dmul>
 8014902:	a36b      	add	r3, pc, #428	; (adr r3, 8014ab0 <atan+0x2d8>)
 8014904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014908:	f7eb fcc0 	bl	800028c <__adddf3>
 801490c:	4632      	mov	r2, r6
 801490e:	463b      	mov	r3, r7
 8014910:	f7eb fe72 	bl	80005f8 <__aeabi_dmul>
 8014914:	a368      	add	r3, pc, #416	; (adr r3, 8014ab8 <atan+0x2e0>)
 8014916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801491a:	f7eb fcb7 	bl	800028c <__adddf3>
 801491e:	4642      	mov	r2, r8
 8014920:	464b      	mov	r3, r9
 8014922:	f7eb fe69 	bl	80005f8 <__aeabi_dmul>
 8014926:	a366      	add	r3, pc, #408	; (adr r3, 8014ac0 <atan+0x2e8>)
 8014928:	e9d3 2300 	ldrd	r2, r3, [r3]
 801492c:	4680      	mov	r8, r0
 801492e:	4689      	mov	r9, r1
 8014930:	4630      	mov	r0, r6
 8014932:	4639      	mov	r1, r7
 8014934:	f7eb fe60 	bl	80005f8 <__aeabi_dmul>
 8014938:	a363      	add	r3, pc, #396	; (adr r3, 8014ac8 <atan+0x2f0>)
 801493a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801493e:	f7eb fca3 	bl	8000288 <__aeabi_dsub>
 8014942:	4632      	mov	r2, r6
 8014944:	463b      	mov	r3, r7
 8014946:	f7eb fe57 	bl	80005f8 <__aeabi_dmul>
 801494a:	a361      	add	r3, pc, #388	; (adr r3, 8014ad0 <atan+0x2f8>)
 801494c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014950:	f7eb fc9a 	bl	8000288 <__aeabi_dsub>
 8014954:	4632      	mov	r2, r6
 8014956:	463b      	mov	r3, r7
 8014958:	f7eb fe4e 	bl	80005f8 <__aeabi_dmul>
 801495c:	a35e      	add	r3, pc, #376	; (adr r3, 8014ad8 <atan+0x300>)
 801495e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014962:	f7eb fc91 	bl	8000288 <__aeabi_dsub>
 8014966:	4632      	mov	r2, r6
 8014968:	463b      	mov	r3, r7
 801496a:	f7eb fe45 	bl	80005f8 <__aeabi_dmul>
 801496e:	a35c      	add	r3, pc, #368	; (adr r3, 8014ae0 <atan+0x308>)
 8014970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014974:	f7eb fc88 	bl	8000288 <__aeabi_dsub>
 8014978:	4632      	mov	r2, r6
 801497a:	463b      	mov	r3, r7
 801497c:	f7eb fe3c 	bl	80005f8 <__aeabi_dmul>
 8014980:	4602      	mov	r2, r0
 8014982:	460b      	mov	r3, r1
 8014984:	4640      	mov	r0, r8
 8014986:	4649      	mov	r1, r9
 8014988:	f7eb fc80 	bl	800028c <__adddf3>
 801498c:	4622      	mov	r2, r4
 801498e:	462b      	mov	r3, r5
 8014990:	f7eb fe32 	bl	80005f8 <__aeabi_dmul>
 8014994:	f1ba 3fff 	cmp.w	sl, #4294967295
 8014998:	4602      	mov	r2, r0
 801499a:	460b      	mov	r3, r1
 801499c:	d14b      	bne.n	8014a36 <atan+0x25e>
 801499e:	4620      	mov	r0, r4
 80149a0:	4629      	mov	r1, r5
 80149a2:	f7eb fc71 	bl	8000288 <__aeabi_dsub>
 80149a6:	e72c      	b.n	8014802 <atan+0x2a>
 80149a8:	ee10 0a10 	vmov	r0, s0
 80149ac:	4b53      	ldr	r3, [pc, #332]	; (8014afc <atan+0x324>)
 80149ae:	2200      	movs	r2, #0
 80149b0:	4629      	mov	r1, r5
 80149b2:	f7eb fc69 	bl	8000288 <__aeabi_dsub>
 80149b6:	4b51      	ldr	r3, [pc, #324]	; (8014afc <atan+0x324>)
 80149b8:	4606      	mov	r6, r0
 80149ba:	460f      	mov	r7, r1
 80149bc:	2200      	movs	r2, #0
 80149be:	4620      	mov	r0, r4
 80149c0:	4629      	mov	r1, r5
 80149c2:	f7eb fc63 	bl	800028c <__adddf3>
 80149c6:	4602      	mov	r2, r0
 80149c8:	460b      	mov	r3, r1
 80149ca:	4630      	mov	r0, r6
 80149cc:	4639      	mov	r1, r7
 80149ce:	f7eb ff3d 	bl	800084c <__aeabi_ddiv>
 80149d2:	f04f 0a01 	mov.w	sl, #1
 80149d6:	4604      	mov	r4, r0
 80149d8:	460d      	mov	r5, r1
 80149da:	e764      	b.n	80148a6 <atan+0xce>
 80149dc:	4b49      	ldr	r3, [pc, #292]	; (8014b04 <atan+0x32c>)
 80149de:	429e      	cmp	r6, r3
 80149e0:	da1d      	bge.n	8014a1e <atan+0x246>
 80149e2:	ee10 0a10 	vmov	r0, s0
 80149e6:	4b48      	ldr	r3, [pc, #288]	; (8014b08 <atan+0x330>)
 80149e8:	2200      	movs	r2, #0
 80149ea:	4629      	mov	r1, r5
 80149ec:	f7eb fc4c 	bl	8000288 <__aeabi_dsub>
 80149f0:	4b45      	ldr	r3, [pc, #276]	; (8014b08 <atan+0x330>)
 80149f2:	4606      	mov	r6, r0
 80149f4:	460f      	mov	r7, r1
 80149f6:	2200      	movs	r2, #0
 80149f8:	4620      	mov	r0, r4
 80149fa:	4629      	mov	r1, r5
 80149fc:	f7eb fdfc 	bl	80005f8 <__aeabi_dmul>
 8014a00:	4b3e      	ldr	r3, [pc, #248]	; (8014afc <atan+0x324>)
 8014a02:	2200      	movs	r2, #0
 8014a04:	f7eb fc42 	bl	800028c <__adddf3>
 8014a08:	4602      	mov	r2, r0
 8014a0a:	460b      	mov	r3, r1
 8014a0c:	4630      	mov	r0, r6
 8014a0e:	4639      	mov	r1, r7
 8014a10:	f7eb ff1c 	bl	800084c <__aeabi_ddiv>
 8014a14:	f04f 0a02 	mov.w	sl, #2
 8014a18:	4604      	mov	r4, r0
 8014a1a:	460d      	mov	r5, r1
 8014a1c:	e743      	b.n	80148a6 <atan+0xce>
 8014a1e:	462b      	mov	r3, r5
 8014a20:	ee10 2a10 	vmov	r2, s0
 8014a24:	4939      	ldr	r1, [pc, #228]	; (8014b0c <atan+0x334>)
 8014a26:	2000      	movs	r0, #0
 8014a28:	f7eb ff10 	bl	800084c <__aeabi_ddiv>
 8014a2c:	f04f 0a03 	mov.w	sl, #3
 8014a30:	4604      	mov	r4, r0
 8014a32:	460d      	mov	r5, r1
 8014a34:	e737      	b.n	80148a6 <atan+0xce>
 8014a36:	4b36      	ldr	r3, [pc, #216]	; (8014b10 <atan+0x338>)
 8014a38:	4e36      	ldr	r6, [pc, #216]	; (8014b14 <atan+0x33c>)
 8014a3a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8014a3e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8014a42:	e9da 2300 	ldrd	r2, r3, [sl]
 8014a46:	f7eb fc1f 	bl	8000288 <__aeabi_dsub>
 8014a4a:	4622      	mov	r2, r4
 8014a4c:	462b      	mov	r3, r5
 8014a4e:	f7eb fc1b 	bl	8000288 <__aeabi_dsub>
 8014a52:	4602      	mov	r2, r0
 8014a54:	460b      	mov	r3, r1
 8014a56:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014a5a:	f7eb fc15 	bl	8000288 <__aeabi_dsub>
 8014a5e:	f1bb 0f00 	cmp.w	fp, #0
 8014a62:	4604      	mov	r4, r0
 8014a64:	460d      	mov	r5, r1
 8014a66:	f6bf aed6 	bge.w	8014816 <atan+0x3e>
 8014a6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014a6e:	461d      	mov	r5, r3
 8014a70:	e6d1      	b.n	8014816 <atan+0x3e>
 8014a72:	a51d      	add	r5, pc, #116	; (adr r5, 8014ae8 <atan+0x310>)
 8014a74:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014a78:	e6cd      	b.n	8014816 <atan+0x3e>
 8014a7a:	bf00      	nop
 8014a7c:	f3af 8000 	nop.w
 8014a80:	54442d18 	.word	0x54442d18
 8014a84:	bff921fb 	.word	0xbff921fb
 8014a88:	8800759c 	.word	0x8800759c
 8014a8c:	7e37e43c 	.word	0x7e37e43c
 8014a90:	e322da11 	.word	0xe322da11
 8014a94:	3f90ad3a 	.word	0x3f90ad3a
 8014a98:	24760deb 	.word	0x24760deb
 8014a9c:	3fa97b4b 	.word	0x3fa97b4b
 8014aa0:	a0d03d51 	.word	0xa0d03d51
 8014aa4:	3fb10d66 	.word	0x3fb10d66
 8014aa8:	c54c206e 	.word	0xc54c206e
 8014aac:	3fb745cd 	.word	0x3fb745cd
 8014ab0:	920083ff 	.word	0x920083ff
 8014ab4:	3fc24924 	.word	0x3fc24924
 8014ab8:	5555550d 	.word	0x5555550d
 8014abc:	3fd55555 	.word	0x3fd55555
 8014ac0:	2c6a6c2f 	.word	0x2c6a6c2f
 8014ac4:	bfa2b444 	.word	0xbfa2b444
 8014ac8:	52defd9a 	.word	0x52defd9a
 8014acc:	3fadde2d 	.word	0x3fadde2d
 8014ad0:	af749a6d 	.word	0xaf749a6d
 8014ad4:	3fb3b0f2 	.word	0x3fb3b0f2
 8014ad8:	fe231671 	.word	0xfe231671
 8014adc:	3fbc71c6 	.word	0x3fbc71c6
 8014ae0:	9998ebc4 	.word	0x9998ebc4
 8014ae4:	3fc99999 	.word	0x3fc99999
 8014ae8:	54442d18 	.word	0x54442d18
 8014aec:	3ff921fb 	.word	0x3ff921fb
 8014af0:	440fffff 	.word	0x440fffff
 8014af4:	7ff00000 	.word	0x7ff00000
 8014af8:	3fdbffff 	.word	0x3fdbffff
 8014afc:	3ff00000 	.word	0x3ff00000
 8014b00:	3ff2ffff 	.word	0x3ff2ffff
 8014b04:	40038000 	.word	0x40038000
 8014b08:	3ff80000 	.word	0x3ff80000
 8014b0c:	bff00000 	.word	0xbff00000
 8014b10:	08015a38 	.word	0x08015a38
 8014b14:	08015a18 	.word	0x08015a18

08014b18 <fabs>:
 8014b18:	ec51 0b10 	vmov	r0, r1, d0
 8014b1c:	ee10 2a10 	vmov	r2, s0
 8014b20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014b24:	ec43 2b10 	vmov	d0, r2, r3
 8014b28:	4770      	bx	lr
 8014b2a:	0000      	movs	r0, r0
 8014b2c:	0000      	movs	r0, r0
	...

08014b30 <floor>:
 8014b30:	ec51 0b10 	vmov	r0, r1, d0
 8014b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b38:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8014b3c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8014b40:	2e13      	cmp	r6, #19
 8014b42:	ee10 5a10 	vmov	r5, s0
 8014b46:	ee10 8a10 	vmov	r8, s0
 8014b4a:	460c      	mov	r4, r1
 8014b4c:	dc32      	bgt.n	8014bb4 <floor+0x84>
 8014b4e:	2e00      	cmp	r6, #0
 8014b50:	da14      	bge.n	8014b7c <floor+0x4c>
 8014b52:	a333      	add	r3, pc, #204	; (adr r3, 8014c20 <floor+0xf0>)
 8014b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b58:	f7eb fb98 	bl	800028c <__adddf3>
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	2300      	movs	r3, #0
 8014b60:	f7eb ffda 	bl	8000b18 <__aeabi_dcmpgt>
 8014b64:	b138      	cbz	r0, 8014b76 <floor+0x46>
 8014b66:	2c00      	cmp	r4, #0
 8014b68:	da57      	bge.n	8014c1a <floor+0xea>
 8014b6a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8014b6e:	431d      	orrs	r5, r3
 8014b70:	d001      	beq.n	8014b76 <floor+0x46>
 8014b72:	4c2d      	ldr	r4, [pc, #180]	; (8014c28 <floor+0xf8>)
 8014b74:	2500      	movs	r5, #0
 8014b76:	4621      	mov	r1, r4
 8014b78:	4628      	mov	r0, r5
 8014b7a:	e025      	b.n	8014bc8 <floor+0x98>
 8014b7c:	4f2b      	ldr	r7, [pc, #172]	; (8014c2c <floor+0xfc>)
 8014b7e:	4137      	asrs	r7, r6
 8014b80:	ea01 0307 	and.w	r3, r1, r7
 8014b84:	4303      	orrs	r3, r0
 8014b86:	d01f      	beq.n	8014bc8 <floor+0x98>
 8014b88:	a325      	add	r3, pc, #148	; (adr r3, 8014c20 <floor+0xf0>)
 8014b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b8e:	f7eb fb7d 	bl	800028c <__adddf3>
 8014b92:	2200      	movs	r2, #0
 8014b94:	2300      	movs	r3, #0
 8014b96:	f7eb ffbf 	bl	8000b18 <__aeabi_dcmpgt>
 8014b9a:	2800      	cmp	r0, #0
 8014b9c:	d0eb      	beq.n	8014b76 <floor+0x46>
 8014b9e:	2c00      	cmp	r4, #0
 8014ba0:	bfbe      	ittt	lt
 8014ba2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8014ba6:	fa43 f606 	asrlt.w	r6, r3, r6
 8014baa:	19a4      	addlt	r4, r4, r6
 8014bac:	ea24 0407 	bic.w	r4, r4, r7
 8014bb0:	2500      	movs	r5, #0
 8014bb2:	e7e0      	b.n	8014b76 <floor+0x46>
 8014bb4:	2e33      	cmp	r6, #51	; 0x33
 8014bb6:	dd0b      	ble.n	8014bd0 <floor+0xa0>
 8014bb8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014bbc:	d104      	bne.n	8014bc8 <floor+0x98>
 8014bbe:	ee10 2a10 	vmov	r2, s0
 8014bc2:	460b      	mov	r3, r1
 8014bc4:	f7eb fb62 	bl	800028c <__adddf3>
 8014bc8:	ec41 0b10 	vmov	d0, r0, r1
 8014bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014bd0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8014bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8014bd8:	fa23 f707 	lsr.w	r7, r3, r7
 8014bdc:	4207      	tst	r7, r0
 8014bde:	d0f3      	beq.n	8014bc8 <floor+0x98>
 8014be0:	a30f      	add	r3, pc, #60	; (adr r3, 8014c20 <floor+0xf0>)
 8014be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014be6:	f7eb fb51 	bl	800028c <__adddf3>
 8014bea:	2200      	movs	r2, #0
 8014bec:	2300      	movs	r3, #0
 8014bee:	f7eb ff93 	bl	8000b18 <__aeabi_dcmpgt>
 8014bf2:	2800      	cmp	r0, #0
 8014bf4:	d0bf      	beq.n	8014b76 <floor+0x46>
 8014bf6:	2c00      	cmp	r4, #0
 8014bf8:	da02      	bge.n	8014c00 <floor+0xd0>
 8014bfa:	2e14      	cmp	r6, #20
 8014bfc:	d103      	bne.n	8014c06 <floor+0xd6>
 8014bfe:	3401      	adds	r4, #1
 8014c00:	ea25 0507 	bic.w	r5, r5, r7
 8014c04:	e7b7      	b.n	8014b76 <floor+0x46>
 8014c06:	2301      	movs	r3, #1
 8014c08:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8014c0c:	fa03 f606 	lsl.w	r6, r3, r6
 8014c10:	4435      	add	r5, r6
 8014c12:	4545      	cmp	r5, r8
 8014c14:	bf38      	it	cc
 8014c16:	18e4      	addcc	r4, r4, r3
 8014c18:	e7f2      	b.n	8014c00 <floor+0xd0>
 8014c1a:	2500      	movs	r5, #0
 8014c1c:	462c      	mov	r4, r5
 8014c1e:	e7aa      	b.n	8014b76 <floor+0x46>
 8014c20:	8800759c 	.word	0x8800759c
 8014c24:	7e37e43c 	.word	0x7e37e43c
 8014c28:	bff00000 	.word	0xbff00000
 8014c2c:	000fffff 	.word	0x000fffff

08014c30 <nan>:
 8014c30:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014c38 <nan+0x8>
 8014c34:	4770      	bx	lr
 8014c36:	bf00      	nop
 8014c38:	00000000 	.word	0x00000000
 8014c3c:	7ff80000 	.word	0x7ff80000

08014c40 <scalbn>:
 8014c40:	b570      	push	{r4, r5, r6, lr}
 8014c42:	ec55 4b10 	vmov	r4, r5, d0
 8014c46:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014c4a:	4606      	mov	r6, r0
 8014c4c:	462b      	mov	r3, r5
 8014c4e:	b99a      	cbnz	r2, 8014c78 <scalbn+0x38>
 8014c50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014c54:	4323      	orrs	r3, r4
 8014c56:	d036      	beq.n	8014cc6 <scalbn+0x86>
 8014c58:	4b39      	ldr	r3, [pc, #228]	; (8014d40 <scalbn+0x100>)
 8014c5a:	4629      	mov	r1, r5
 8014c5c:	ee10 0a10 	vmov	r0, s0
 8014c60:	2200      	movs	r2, #0
 8014c62:	f7eb fcc9 	bl	80005f8 <__aeabi_dmul>
 8014c66:	4b37      	ldr	r3, [pc, #220]	; (8014d44 <scalbn+0x104>)
 8014c68:	429e      	cmp	r6, r3
 8014c6a:	4604      	mov	r4, r0
 8014c6c:	460d      	mov	r5, r1
 8014c6e:	da10      	bge.n	8014c92 <scalbn+0x52>
 8014c70:	a32b      	add	r3, pc, #172	; (adr r3, 8014d20 <scalbn+0xe0>)
 8014c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c76:	e03a      	b.n	8014cee <scalbn+0xae>
 8014c78:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014c7c:	428a      	cmp	r2, r1
 8014c7e:	d10c      	bne.n	8014c9a <scalbn+0x5a>
 8014c80:	ee10 2a10 	vmov	r2, s0
 8014c84:	4620      	mov	r0, r4
 8014c86:	4629      	mov	r1, r5
 8014c88:	f7eb fb00 	bl	800028c <__adddf3>
 8014c8c:	4604      	mov	r4, r0
 8014c8e:	460d      	mov	r5, r1
 8014c90:	e019      	b.n	8014cc6 <scalbn+0x86>
 8014c92:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014c96:	460b      	mov	r3, r1
 8014c98:	3a36      	subs	r2, #54	; 0x36
 8014c9a:	4432      	add	r2, r6
 8014c9c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014ca0:	428a      	cmp	r2, r1
 8014ca2:	dd08      	ble.n	8014cb6 <scalbn+0x76>
 8014ca4:	2d00      	cmp	r5, #0
 8014ca6:	a120      	add	r1, pc, #128	; (adr r1, 8014d28 <scalbn+0xe8>)
 8014ca8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cac:	da1c      	bge.n	8014ce8 <scalbn+0xa8>
 8014cae:	a120      	add	r1, pc, #128	; (adr r1, 8014d30 <scalbn+0xf0>)
 8014cb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cb4:	e018      	b.n	8014ce8 <scalbn+0xa8>
 8014cb6:	2a00      	cmp	r2, #0
 8014cb8:	dd08      	ble.n	8014ccc <scalbn+0x8c>
 8014cba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014cbe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014cc2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014cc6:	ec45 4b10 	vmov	d0, r4, r5
 8014cca:	bd70      	pop	{r4, r5, r6, pc}
 8014ccc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014cd0:	da19      	bge.n	8014d06 <scalbn+0xc6>
 8014cd2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014cd6:	429e      	cmp	r6, r3
 8014cd8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8014cdc:	dd0a      	ble.n	8014cf4 <scalbn+0xb4>
 8014cde:	a112      	add	r1, pc, #72	; (adr r1, 8014d28 <scalbn+0xe8>)
 8014ce0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	d1e2      	bne.n	8014cae <scalbn+0x6e>
 8014ce8:	a30f      	add	r3, pc, #60	; (adr r3, 8014d28 <scalbn+0xe8>)
 8014cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cee:	f7eb fc83 	bl	80005f8 <__aeabi_dmul>
 8014cf2:	e7cb      	b.n	8014c8c <scalbn+0x4c>
 8014cf4:	a10a      	add	r1, pc, #40	; (adr r1, 8014d20 <scalbn+0xe0>)
 8014cf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d0b8      	beq.n	8014c70 <scalbn+0x30>
 8014cfe:	a10e      	add	r1, pc, #56	; (adr r1, 8014d38 <scalbn+0xf8>)
 8014d00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d04:	e7b4      	b.n	8014c70 <scalbn+0x30>
 8014d06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014d0a:	3236      	adds	r2, #54	; 0x36
 8014d0c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014d10:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014d14:	4620      	mov	r0, r4
 8014d16:	4b0c      	ldr	r3, [pc, #48]	; (8014d48 <scalbn+0x108>)
 8014d18:	2200      	movs	r2, #0
 8014d1a:	e7e8      	b.n	8014cee <scalbn+0xae>
 8014d1c:	f3af 8000 	nop.w
 8014d20:	c2f8f359 	.word	0xc2f8f359
 8014d24:	01a56e1f 	.word	0x01a56e1f
 8014d28:	8800759c 	.word	0x8800759c
 8014d2c:	7e37e43c 	.word	0x7e37e43c
 8014d30:	8800759c 	.word	0x8800759c
 8014d34:	fe37e43c 	.word	0xfe37e43c
 8014d38:	c2f8f359 	.word	0xc2f8f359
 8014d3c:	81a56e1f 	.word	0x81a56e1f
 8014d40:	43500000 	.word	0x43500000
 8014d44:	ffff3cb0 	.word	0xffff3cb0
 8014d48:	3c900000 	.word	0x3c900000

08014d4c <_init>:
 8014d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d4e:	bf00      	nop
 8014d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d52:	bc08      	pop	{r3}
 8014d54:	469e      	mov	lr, r3
 8014d56:	4770      	bx	lr

08014d58 <_fini>:
 8014d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d5a:	bf00      	nop
 8014d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d5e:	bc08      	pop	{r3}
 8014d60:	469e      	mov	lr, r3
 8014d62:	4770      	bx	lr
