// Copyright 2025 Maktab-e-Digital Systems Lahore.
// Licensed under the Apache License, Version 2.0, see LICENSE file for details.
// SPDX-License-Identifier: Apache-2.0
//
// Description:
// A data feeder that takes in 56 bit input and gives out 8 bit output with each enable received
//
// Authors: Abdul Muiz(2023-EE-162) & Muhammad Waleed Akram (2023-EE-165)
//
// Date:

`timescale 1ns/1ps
module data_feeder#(parameter int in_width=56,parameter int out_width=8)(
    input  logic        clk, 
    input  logic [in_width-1:0] data_in,   // 7 Ã— 8 bits
    input  logic        enable,
    input  logic        reset,
    input logic load,
    output logic signed [out_width-1:0]  data_out
);

    logic [55:0] shift_reg;

    always_ff @(posedge clk or posedge reset or posedge load) begin
        if (reset) begin
            shift_reg <= 0; 
        end
        else if(load) begin
            shift_reg <= data_in; // Load all 56 bits
        end
        else if (enable) begin
            shift_reg <= shift_reg << 8;  // Shift left by 8 bits each enable
        end
    end

    assign data_out = shift_reg[in_width-1-:out_width];  // Always output highest 8 bits

endmodule
