Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Apr 13 18:09:05 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[11]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[12]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[13]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[14]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[15]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[16]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[17]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[18]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[19]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[20]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[21]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[22]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[23]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[24]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[25]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[26]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[27]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[28]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[29]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[9]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[0]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.294        0.000                      0                 1070        0.082        0.000                      0                 1070        3.000        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        3.740        0.000                      0                  433        0.122        0.000                      0                  433        4.500        0.000                       0                   234  
  clk40MHz_clk_generator         7.405        0.000                      0                  572        0.082        0.000                      0                  572       11.520        0.000                       0                   339  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_generator   clk100MHz_clk_generator        0.294        0.000                      0                   19        2.381        0.000                      0                   19  
clk100MHz_clk_generator  clk40MHz_clk_generator         2.113        0.000                      0                   24        0.128        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk40MHz_clk_generator   clk100MHz_clk_generator        0.400        0.000                      0                   37        2.412        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.217ns (35.508%)  route 4.027ns (64.492%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.723    -0.789    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X8Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=10, routed)          0.936     0.666    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X7Y122         LUT4 (Prop_lut4_I0_O)        0.154     0.820 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10/O
                         net (fo=2, routed)           0.915     1.735    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10_n_0
    SLICE_X8Y120         LUT5 (Prop_lut5_I0_O)        0.351     2.086 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6/O
                         net (fo=10, routed)          0.795     2.881    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6_n_0
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.357     3.238 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.289     3.527    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_11_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.331     3.858 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.000     3.858    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_7_n_0
    SLICE_X8Y118         MUXF7 (Prop_muxf7_I0_O)      0.209     4.067 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           1.091     5.158    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I3_O)        0.297     5.455 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.455    my_MouseCtl/Inst_Ps2Interface_n_24
    SLICE_X4Y124         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665     8.670    my_MouseCtl/clk100MHz
    SLICE_X4Y124         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.571     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X4Y124         FDCE (Setup_fdce_C_D)        0.029     9.195    my_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 2.733ns (49.516%)  route 2.786ns (50.484%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    -0.723    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518    -0.205 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.247     1.042    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     1.166    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.716 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.716    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.830 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.637     2.801    my_MouseCtl/plusOp6[9]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.303     3.104 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.104    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.562 f  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.902     4.465    my_MouseCtl/gtOp
    SLICE_X7Y124         LUT3 (Prop_lut3_I0_O)        0.332     4.797 r  my_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     4.797    my_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665     8.670    my_MouseCtl/clk100MHz
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.571     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)        0.032     9.198    my_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 my_MouseCtl/periodic_check_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.396ns (25.536%)  route 4.071ns (74.464%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.797    -0.715    my_MouseCtl/clk100MHz
    SLICE_X6Y118         FDRE                                         r  my_MouseCtl/periodic_check_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518    -0.197 f  my_MouseCtl/periodic_check_cnt_reg[19]/Q
                         net (fo=2, routed)           0.889     0.693    my_MouseCtl/periodic_check_cnt_reg_n_0_[19]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.817 r  my_MouseCtl/periodic_check_cnt[25]_i_5/O
                         net (fo=1, routed)           0.983     1.800    my_MouseCtl/periodic_check_cnt[25]_i_5_n_0
    SLICE_X6Y117         LUT6 (Prop_lut6_I1_O)        0.124     1.924 r  my_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=36, routed)          0.908     2.833    my_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[15]
    SLICE_X10Y119        LUT6 (Prop_lut6_I1_O)        0.124     2.957 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_10/O
                         net (fo=1, routed)           0.000     2.957    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_10_n_0
    SLICE_X10Y119        MUXF7 (Prop_muxf7_I0_O)      0.209     3.166 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=1, routed)           1.290     4.455    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X0Y126         LUT6 (Prop_lut6_I5_O)        0.297     4.752 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.752    my_MouseCtl/Inst_Ps2Interface_n_23
    SLICE_X0Y126         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668     8.673    my_MouseCtl/clk100MHz
    SLICE_X0Y126         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.571     9.243    
                         clock uncertainty           -0.074     9.169    
    SLICE_X0Y126         FDCE (Setup_fdce_C_D)        0.031     9.200    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 1.837ns (33.052%)  route 3.721ns (66.948%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.723    -0.789    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X8Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=10, routed)          0.936     0.666    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X7Y122         LUT4 (Prop_lut4_I0_O)        0.154     0.820 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10/O
                         net (fo=2, routed)           0.915     1.735    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10_n_0
    SLICE_X8Y120         LUT5 (Prop_lut5_I0_O)        0.351     2.086 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6/O
                         net (fo=10, routed)          0.795     2.881    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6_n_0
    SLICE_X8Y118         LUT5 (Prop_lut5_I0_O)        0.328     3.209 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.314     3.523    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_8_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.124     3.647 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0/O
                         net (fo=1, routed)           0.760     4.407    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I3_O)        0.124     4.531 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_2__0/O
                         net (fo=1, routed)           0.000     4.531    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X4Y124         MUXF7 (Prop_muxf7_I0_O)      0.238     4.769 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.769    my_MouseCtl/Inst_Ps2Interface_n_25
    SLICE_X4Y124         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665     8.670    my_MouseCtl/clk100MHz
    SLICE_X4Y124         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.571     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X4Y124         FDCE (Setup_fdce_C_D)        0.064     9.230    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.733ns (51.090%)  route 2.616ns (48.910%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    -0.723    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518    -0.205 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.247     1.042    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     1.166    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.716 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.716    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.830 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.637     2.801    my_MouseCtl/plusOp6[9]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.303     3.104 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.104    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.562 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.732     4.295    my_MouseCtl/gtOp
    SLICE_X7Y124         LUT5 (Prop_lut5_I3_O)        0.332     4.627 r  my_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.627    my_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665     8.670    my_MouseCtl/clk100MHz
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.571     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)        0.031     9.197    my_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.733ns (51.983%)  route 2.525ns (48.017%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    -0.723    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518    -0.205 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.247     1.042    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     1.166    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.716 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.716    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.830 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.637     2.801    my_MouseCtl/plusOp6[9]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.303     3.104 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.104    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.562 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.641     4.203    my_MouseCtl/gtOp
    SLICE_X10Y123        LUT5 (Prop_lut5_I3_O)        0.332     4.535 r  my_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.535    my_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X10Y123        FDRE                                         r  my_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.600     8.605    my_MouseCtl/clk100MHz
    SLICE_X10Y123        FDRE                                         r  my_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.571     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X10Y123        FDRE (Setup_fdre_C_D)        0.081     9.182    my_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.733ns (52.041%)  route 2.519ns (47.959%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    -0.723    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518    -0.205 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.247     1.042    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     1.166    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.716 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.716    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.830 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.637     2.801    my_MouseCtl/plusOp6[9]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.303     3.104 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.104    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.562 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.635     4.197    my_MouseCtl/gtOp
    SLICE_X10Y122        LUT5 (Prop_lut5_I3_O)        0.332     4.529 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.529    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.601     8.606    my_MouseCtl/clk100MHz
    SLICE_X10Y122        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.571     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X10Y122        FDRE (Setup_fdre_C_D)        0.081     9.183    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.733ns (52.092%)  route 2.514ns (47.908%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    -0.723    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518    -0.205 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.247     1.042    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     1.166    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.716 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.716    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.830 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.637     2.801    my_MouseCtl/plusOp6[9]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.303     3.104 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.104    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.562 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.630     4.192    my_MouseCtl/gtOp
    SLICE_X10Y123        LUT5 (Prop_lut5_I3_O)        0.332     4.524 r  my_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.524    my_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X10Y123        FDRE                                         r  my_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.600     8.605    my_MouseCtl/clk100MHz
    SLICE_X10Y123        FDRE                                         r  my_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.571     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X10Y123        FDRE (Setup_fdre_C_D)        0.077     9.178    my_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 2.733ns (52.108%)  route 2.512ns (47.892%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    -0.723    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518    -0.205 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.247     1.042    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     1.166    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.716 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.716    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.830 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.637     2.801    my_MouseCtl/plusOp6[9]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.303     3.104 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.104    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.562 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.628     4.190    my_MouseCtl/gtOp
    SLICE_X10Y122        LUT5 (Prop_lut5_I3_O)        0.332     4.522 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.522    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.601     8.606    my_MouseCtl/clk100MHz
    SLICE_X10Y122        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.571     9.176    
                         clock uncertainty           -0.074     9.102    
    SLICE_X10Y122        FDRE (Setup_fdre_C_D)        0.077     9.179    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.733ns (52.153%)  route 2.507ns (47.847%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    -0.723    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518    -0.205 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.247     1.042    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124     1.166 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     1.166    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.716 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.716    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.830 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.164 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.637     2.801    my_MouseCtl/plusOp6[9]
    SLICE_X10Y124        LUT2 (Prop_lut2_I1_O)        0.303     3.104 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.104    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.562 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.623     4.186    my_MouseCtl/gtOp
    SLICE_X7Y124         LUT5 (Prop_lut5_I3_O)        0.332     4.518 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.518    my_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665     8.670    my_MouseCtl/clk100MHz
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.571     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)        0.029     9.195    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                  4.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.262    -1.045    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y27         FDCE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.904 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.848    my_clk_generator/seq_reg1[0]
    SLICE_X35Y27         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.484    -1.314    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y27         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.269    -1.045    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.075    -0.970    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.480%)  route 0.138ns (49.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.664    -0.517    my_MouseCtl/clk100MHz
    SLICE_X4Y127         FDRE                                         r  my_MouseCtl/y_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/y_pos_reg[9]/Q
                         net (fo=4, routed)           0.138    -0.238    my_MouseCtl/y_pos[9]
    SLICE_X2Y127         FDRE                                         r  my_MouseCtl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/clk100MHz
    SLICE_X2Y127         FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
                         clock pessimism              0.270    -0.482    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.076    -0.406    my_MouseCtl/ypos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.653%)  route 0.117ns (45.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X4Y125         FDRE                                         r  my_MouseCtl/y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  my_MouseCtl/y_pos_reg[3]/Q
                         net (fo=5, routed)           0.117    -0.262    my_MouseCtl/y_pos[3]
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/ypos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932    -0.757    my_MouseCtl/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.063    -0.444    my_MouseCtl/ypos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 my_MouseCtl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/reset_timeout_cnt_reg/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.937%)  route 0.100ns (35.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X4Y124         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  my_MouseCtl/FSM_sequential_state_reg[0]/Q
                         net (fo=33, routed)          0.100    -0.278    my_MouseCtl/Inst_Ps2Interface/out[0]
    SLICE_X5Y124         LUT6 (Prop_lut6_I4_O)        0.045    -0.233 r  my_MouseCtl/Inst_Ps2Interface/reset_timeout_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.233    my_MouseCtl/Inst_Ps2Interface_n_3
    SLICE_X5Y124         FDPE                                         r  my_MouseCtl/reset_timeout_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932    -0.757    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDPE                                         r  my_MouseCtl/reset_timeout_cnt_reg/C
                         clock pessimism              0.250    -0.507    
    SLICE_X5Y124         FDPE (Hold_fdpe_C_D)         0.091    -0.416    my_MouseCtl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 my_MouseCtl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.934%)  route 0.135ns (42.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X4Y124         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  my_MouseCtl/FSM_sequential_state_reg[1]/Q
                         net (fo=48, routed)          0.135    -0.244    my_MouseCtl/state[1]
    SLICE_X6Y124         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  my_MouseCtl/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    my_MouseCtl/tx_data__0[2]
    SLICE_X6Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932    -0.757    my_MouseCtl/clk100MHz
    SLICE_X6Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.121    -0.386    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.262    -1.045    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y27         FDCE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.917 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.862    my_clk_generator/seq_reg1[6]
    SLICE_X35Y27         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.484    -1.314    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y27         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.269    -1.045    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)        -0.006    -1.051    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.051    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.385%)  route 0.128ns (47.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X4Y125         FDRE                                         r  my_MouseCtl/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  my_MouseCtl/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.128    -0.251    my_MouseCtl/y_pos[2]
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932    -0.757    my_MouseCtl/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.063    -0.444    my_MouseCtl/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.646%)  route 0.126ns (43.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.637    -0.544    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X8Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.126    -0.254    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X10Y121        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.909    -0.780    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y121        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X10Y121        FDRE (Hold_fdre_C_D)         0.059    -0.451    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.534%)  route 0.150ns (51.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  my_MouseCtl/x_pos_reg[6]/Q
                         net (fo=5, routed)           0.150    -0.229    my_MouseCtl/x_pos[6]
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932    -0.757    my_MouseCtl/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
                         clock pessimism              0.270    -0.487    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.059    -0.428    my_MouseCtl/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.578%)  route 0.162ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X7Y124         FDRE                                         r  my_MouseCtl/x_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  my_MouseCtl/x_pos_reg[11]/Q
                         net (fo=3, routed)           0.162    -0.217    my_MouseCtl/x_pos[11]
    SLICE_X7Y125         FDRE                                         r  my_MouseCtl/xpos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932    -0.757    my_MouseCtl/clk100MHz
    SLICE_X7Y125         FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
                         clock pessimism              0.270    -0.487    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.066    -0.421    my_MouseCtl/xpos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y124     my_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y124     my_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y126     my_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y126     my_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y120     my_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y119     my_MouseCtl/FSM_sequential_state_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y126     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y120     my_MouseCtl/FSM_sequential_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y122     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y118     my_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y118     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y118     my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y124     my_MouseCtl/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y124     my_MouseCtl/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y116     my_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y116     my_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y116     my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y116     my_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y117     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y117     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y117     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y117     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.716ns  (logic 0.583ns (12.362%)  route 4.133ns (87.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.565    16.492    my_draw_rect_ctl/reset_out_reg
    SLICE_X19Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.614    23.619    my_draw_rect_ctl/pixel_clk
    SLICE_X19Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[23]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.897    my_draw_rect_ctl/freq_div_reg[23]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                         -16.492    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.716ns  (logic 0.583ns (12.362%)  route 4.133ns (87.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.565    16.492    my_draw_rect_ctl/reset_out_reg
    SLICE_X19Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.614    23.619    my_draw_rect_ctl/pixel_clk
    SLICE_X19Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[25]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.897    my_draw_rect_ctl/freq_div_reg[25]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                         -16.492    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.716ns  (logic 0.583ns (12.362%)  route 4.133ns (87.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.565    16.492    my_draw_rect_ctl/reset_out_reg
    SLICE_X19Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.614    23.619    my_draw_rect_ctl/pixel_clk
    SLICE_X19Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[26]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.897    my_draw_rect_ctl/freq_div_reg[26]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                         -16.492    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.574ns  (logic 0.583ns (12.746%)  route 3.991ns (87.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.423    16.350    my_draw_rect_ctl/reset_out_reg
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.613    23.618    my_draw_rect_ctl/pixel_clk
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[10]/C
                         clock pessimism              0.571    24.188    
                         clock uncertainty           -0.087    24.101    
    SLICE_X19Y142        FDRE (Setup_fdre_C_CE)      -0.205    23.896    my_draw_rect_ctl/freq_div_reg[10]
  -------------------------------------------------------------------
                         required time                         23.896    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.574ns  (logic 0.583ns (12.746%)  route 3.991ns (87.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.423    16.350    my_draw_rect_ctl/reset_out_reg
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.613    23.618    my_draw_rect_ctl/pixel_clk
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[14]/C
                         clock pessimism              0.571    24.188    
                         clock uncertainty           -0.087    24.101    
    SLICE_X19Y142        FDRE (Setup_fdre_C_CE)      -0.205    23.896    my_draw_rect_ctl/freq_div_reg[14]
  -------------------------------------------------------------------
                         required time                         23.896    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.574ns  (logic 0.583ns (12.746%)  route 3.991ns (87.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.423    16.350    my_draw_rect_ctl/reset_out_reg
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.613    23.618    my_draw_rect_ctl/pixel_clk
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[3]/C
                         clock pessimism              0.571    24.188    
                         clock uncertainty           -0.087    24.101    
    SLICE_X19Y142        FDRE (Setup_fdre_C_CE)      -0.205    23.896    my_draw_rect_ctl/freq_div_reg[3]
  -------------------------------------------------------------------
                         required time                         23.896    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.574ns  (logic 0.583ns (12.746%)  route 3.991ns (87.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 23.618 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.423    16.350    my_draw_rect_ctl/reset_out_reg
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.613    23.618    my_draw_rect_ctl/pixel_clk
    SLICE_X19Y142        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[9]/C
                         clock pessimism              0.571    24.188    
                         clock uncertainty           -0.087    24.101    
    SLICE_X19Y142        FDRE (Setup_fdre_C_CE)      -0.205    23.896    my_draw_rect_ctl/freq_div_reg[9]
  -------------------------------------------------------------------
                         required time                         23.896    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.527ns  (logic 0.583ns (12.879%)  route 3.944ns (87.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.376    16.303    my_draw_rect_ctl/reset_out_reg
    SLICE_X18Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.614    23.619    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[20]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X18Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.897    my_draw_rect_ctl/freq_div_reg[20]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.527ns  (logic 0.583ns (12.879%)  route 3.944ns (87.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.376    16.303    my_draw_rect_ctl/reset_out_reg
    SLICE_X18Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.614    23.619    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[21]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X18Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.897    my_draw_rect_ctl/freq_div_reg[21]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/freq_div_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.527ns  (logic 0.583ns (12.879%)  route 3.944ns (87.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 11.776 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    11.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    12.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    12.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    12.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          3.376    16.303    my_draw_rect_ctl/reset_out_reg
    SLICE_X18Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.614    23.619    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y144        FDRE                                         r  my_draw_rect_ctl/freq_div_reg[24]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X18Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.897    my_draw_rect_ctl/freq_div_reg[24]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  7.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.731%)  route 0.159ns (49.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.639    -0.542    my_draw_rect/pixel_clk
    SLICE_X8Y131         FDRE                                         r  my_draw_rect/pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  my_draw_rect/pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.159    -0.219    my_image_rom/sel[5]
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.957    -0.733    my_image_rom/pixel_clk
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.483    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.300    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_draw_rect/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseDisplay/green_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.665    -0.516    my_draw_rect/pixel_clk
    SLICE_X3Y128         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_draw_rect/rgb_out_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.321    my_draw_rect/rgb_out[7]
    SLICE_X2Y128         LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  my_draw_rect/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    my_MouseDisplay/rgb_out_reg[7]
    SLICE_X2Y128         FDSE                                         r  my_MouseDisplay/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.938    -0.751    my_MouseDisplay/pclk
    SLICE_X2Y128         FDSE                                         r  my_MouseDisplay/green_out_reg[3]/C
                         clock pessimism              0.248    -0.503    
    SLICE_X2Y128         FDSE (Hold_fdse_C_D)         0.121    -0.382    my_MouseDisplay/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.262    -1.045    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y28         FDCE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.904 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.848    my_clk_generator/seq_reg2[0]
    SLICE_X35Y28         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.485    -1.313    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y28         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.268    -1.045    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.075    -0.970    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my2_signal_synchronizer/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.672    -0.509    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X3Y137         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.281    my_draw_rect/my2_signal_synchronizer/rgb_out_reg[11]_6[6]
    SLICE_X2Y137         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.946    -0.743    my_draw_rect/my2_signal_synchronizer/pixel_clk
    SLICE_X2Y137         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[10]/C
                         clock pessimism              0.247    -0.496    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.085    -0.411    my_draw_rect/my2_signal_synchronizer/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_draw_background/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/vcount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    -0.510    my_draw_background/pixel_clk
    SLICE_X3Y134         FDRE                                         r  my_draw_background/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  my_draw_background/vcount_out_reg[0]/Q
                         net (fo=3, routed)           0.070    -0.299    my_draw_rect/my_signal_synchronizer/vcount_out_reg[11]_1[0]
    SLICE_X3Y134         FDRE                                         r  my_draw_rect/my_signal_synchronizer/vcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.944    -0.745    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X3Y134         FDRE                                         r  my_draw_rect/my_signal_synchronizer/vcount_out_reg[0]/C
                         clock pessimism              0.235    -0.510    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.075    -0.435    my_draw_rect/my_signal_synchronizer/vcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.639    -0.542    my_draw_rect/pixel_clk
    SLICE_X8Y131         FDRE                                         r  my_draw_rect/pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  my_draw_rect/pixel_addr_reg[4]/Q
                         net (fo=2, routed)           0.217    -0.161    my_image_rom/sel[4]
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.957    -0.733    my_image_rom/pixel_clk
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.483    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.300    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.774%)  route 0.219ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.638    -0.543    my_draw_rect/pixel_clk
    SLICE_X8Y130         FDRE                                         r  my_draw_rect/pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  my_draw_rect/pixel_addr_reg[3]/Q
                         net (fo=2, routed)           0.219    -0.159    my_image_rom/sel[3]
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.957    -0.733    my_image_rom/pixel_clk
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.483    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.300    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.729%)  route 0.220ns (57.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.638    -0.543    my_draw_rect/pixel_clk
    SLICE_X8Y130         FDRE                                         r  my_draw_rect/pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  my_draw_rect/pixel_addr_reg[2]/Q
                         net (fo=2, routed)           0.220    -0.159    my_image_rom/sel[2]
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.957    -0.733    my_image_rom/pixel_clk
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.483    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.300    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.678%)  route 0.220ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.638    -0.543    my_draw_rect/pixel_clk
    SLICE_X8Y130         FDRE                                         r  my_draw_rect/pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  my_draw_rect/pixel_addr_reg[1]/Q
                         net (fo=2, routed)           0.220    -0.159    my_image_rom/sel[1]
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.957    -0.733    my_image_rom/pixel_clk
    RAMB18_X0Y52         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.483    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.300    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_draw_background/hcount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/hcount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.669    -0.512    my_draw_background/pixel_clk
    SLICE_X6Y133         FDRE                                         r  my_draw_background/hcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  my_draw_background/hcount_out_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.292    my_draw_rect/my_signal_synchronizer/hcount_out_reg[11]_1[10]
    SLICE_X6Y133         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.941    -0.748    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X6Y133         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[10]/C
                         clock pessimism              0.236    -0.512    
    SLICE_X6Y133         FDRE (Hold_fdre_C_D)         0.060    -0.452    my_draw_rect/my_signal_synchronizer/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y25     my_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y52     my_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y118     b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y123     b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y123     b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y126     b_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y123     b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y123     b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y126     b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y121     g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y121     g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y124     g_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y135     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y118     b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y124     g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y134     my_timing/vertical_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y134     my_timing/vertical_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y134     my_timing/vertical_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y138     my_timing/vertical_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.363ns  (logic 0.583ns (42.759%)  route 0.780ns (57.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.432    37.668    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.124    37.792 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.348    38.140    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_R)       -0.429    38.434    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -38.140    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.363ns  (logic 0.583ns (42.759%)  route 0.780ns (57.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.432    37.668    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.124    37.792 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.348    38.140    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_R)       -0.429    38.434    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -38.140    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.363ns  (logic 0.583ns (42.759%)  route 0.780ns (57.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.432    37.668    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.124    37.792 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.348    38.140    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_R)       -0.429    38.434    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -38.140    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.363ns  (logic 0.583ns (42.759%)  route 0.780ns (57.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.432    37.668    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.124    37.792 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.348    38.140    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_R)       -0.429    38.434    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -38.140    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.527ns  (logic 0.583ns (38.189%)  route 0.944ns (61.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    37.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    37.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.376    38.303    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.658    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -38.303    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.527ns  (logic 0.583ns (38.189%)  route 0.944ns (61.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    37.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    37.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.376    38.303    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.658    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -38.303    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.527ns  (logic 0.583ns (38.189%)  route 0.944ns (61.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    37.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    37.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.376    38.303    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.658    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -38.303    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.527ns  (logic 0.583ns (38.189%)  route 0.944ns (61.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.568    37.803    my_internal_reset/vertical_sync_reg
    SLICE_X5Y125         LUT1 (Prop_lut1_I0_O)        0.124    37.927 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.376    38.303    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y123         FDRE (Setup_fdre_C_CE)      -0.205    38.658    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -38.303    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.501ns  (logic 0.583ns (38.834%)  route 0.918ns (61.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.427    37.662    my_MouseCtl/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.124    37.786 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.492    38.278    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X6Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X6Y124         FDRE (Setup_fdre_C_CE)      -0.169    38.692    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -38.278    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.501ns  (logic 0.583ns (38.834%)  route 0.918ns (61.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.427    37.662    my_MouseCtl/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.124    37.786 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.492    38.278    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X6Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[6]/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X6Y124         FDRE (Setup_fdre_C_CE)      -0.169    38.692    my_MouseCtl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -38.278    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.381ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.500ns  (logic 0.191ns (38.237%)  route 0.309ns (61.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 r  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.309    12.435    my_MouseCtl/Q
    SLICE_X3Y124         LUT3 (Prop_lut3_I1_O)        0.045    12.480 r  my_MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    12.480    my_MouseCtl/write_data_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  my_MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X3Y124         FDRE                                         r  my_MouseCtl/write_data_reg/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.092    10.099    my_MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                        -10.099    
                         arrival time                          12.480    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.383ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.501ns  (logic 0.191ns (38.160%)  route 0.310ns (61.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 r  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.310    12.436    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y124         LUT6 (Prop_lut6_I4_O)        0.045    12.481 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000    12.481    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y124         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.091    10.098    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                        -10.098    
                         arrival time                          12.481    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.426ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.041%)  route 0.354ns (64.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 r  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.354    12.480    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X7Y122         LUT5 (Prop_lut5_I3_O)        0.045    12.525 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000    12.525    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X7Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X7Y122         FDRE (Hold_fdre_C_D)         0.091    10.099    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                        -10.099    
                         arrival time                          12.525    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.017%)  route 0.354ns (64.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.238    12.364    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.045    12.409 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.526    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.933     9.244    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.799    
                         clock uncertainty            0.207    10.006    
    SLICE_X5Y123         FDRE (Hold_fdre_C_R)        -0.018     9.988    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.988    
                         arrival time                          12.526    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.017%)  route 0.354ns (64.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.238    12.364    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.045    12.409 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.526    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.933     9.244    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.799    
                         clock uncertainty            0.207    10.006    
    SLICE_X5Y123         FDRE (Hold_fdre_C_R)        -0.018     9.988    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.988    
                         arrival time                          12.526    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.017%)  route 0.354ns (64.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.238    12.364    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.045    12.409 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.526    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.933     9.244    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.799    
                         clock uncertainty            0.207    10.006    
    SLICE_X5Y123         FDRE (Hold_fdre_C_R)        -0.018     9.988    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.988    
                         arrival time                          12.526    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.017%)  route 0.354ns (64.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.238    12.364    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.045    12.409 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.526    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.933     9.244    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.555     9.799    
                         clock uncertainty            0.207    10.006    
    SLICE_X5Y123         FDRE (Hold_fdre_C_R)        -0.018     9.988    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -9.988    
                         arrival time                          12.526    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.548ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.559ns  (logic 0.191ns (34.191%)  route 0.368ns (65.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.240    12.366    my_MouseCtl/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.045    12.411 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.128    12.539    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y124         FDRE (Hold_fdre_C_CE)       -0.016     9.991    my_MouseCtl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.991    
                         arrival time                          12.539    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.559ns  (logic 0.191ns (34.191%)  route 0.368ns (65.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.240    12.366    my_MouseCtl/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.045    12.411 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.128    12.539    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y124         FDRE (Hold_fdre_C_CE)       -0.016     9.991    my_MouseCtl/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.991    
                         arrival time                          12.539    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.548ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.559ns  (logic 0.191ns (34.191%)  route 0.368ns (65.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.240    12.366    my_MouseCtl/Q
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.045    12.411 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.128    12.539    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y124         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y124         FDRE (Hold_fdre_C_CE)       -0.016     9.991    my_MouseCtl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.991    
                         arrival time                          12.539    
  -------------------------------------------------------------------
                         slack                                  2.548    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.364ns  (logic 0.518ns (21.916%)  route 1.846ns (78.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X8Y123         FDRE                                         r  my_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.518    19.728 r  my_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           1.846    21.574    my_position_memory/D[7]
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.600    23.605    my_position_memory/pixel_clk
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[7]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X9Y123         FDRE (Setup_fdre_C_D)       -0.109    23.687    my_position_memory/xpos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.687    
                         arrival time                         -21.574    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.332%)  route 1.903ns (80.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 23.675 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.794    19.282    my_MouseCtl/clk100MHz
    SLICE_X7Y128         FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.456    19.738 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           1.903    21.641    my_position_memory/D[10]
    SLICE_X6Y128         FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.670    23.675    my_position_memory/pixel_clk
    SLICE_X6Y128         FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.398    24.073    
                         clock uncertainty           -0.207    23.866    
    SLICE_X6Y128         FDRE (Setup_fdre_C_D)       -0.028    23.838    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.838    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.169ns  (logic 0.518ns (23.878%)  route 1.651ns (76.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 23.678 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.792    19.280    my_MouseCtl/clk100MHz
    SLICE_X2Y127         FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.518    19.798 r  my_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           1.651    21.450    my_position_memory/ypos_reg[10][9]
    SLICE_X1Y131         FDRE                                         r  my_position_memory/ypos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.673    23.678    my_position_memory/pixel_clk
    SLICE_X1Y131         FDRE                                         r  my_position_memory/ypos_out_reg[9]/C
                         clock pessimism              0.398    24.076    
                         clock uncertainty           -0.207    23.869    
    SLICE_X1Y131         FDRE (Setup_fdre_C_D)       -0.101    23.768    my_position_memory/ypos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.768    
                         arrival time                         -21.450    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.070ns  (logic 0.456ns (22.024%)  route 1.614ns (77.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 23.677 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.792    19.280    my_MouseCtl/clk100MHz
    SLICE_X3Y127         FDRE                                         r  my_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456    19.736 r  my_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           1.614    21.351    my_position_memory/ypos_reg[10][5]
    SLICE_X3Y129         FDRE                                         r  my_position_memory/ypos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.672    23.677    my_position_memory/pixel_clk
    SLICE_X3Y129         FDRE                                         r  my_position_memory/ypos_out_reg[5]/C
                         clock pessimism              0.398    24.075    
                         clock uncertainty           -0.207    23.868    
    SLICE_X3Y129         FDRE (Setup_fdre_C_D)       -0.105    23.763    my_position_memory/ypos_out_reg[5]
  -------------------------------------------------------------------
                         required time                         23.763    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.128ns  (logic 0.518ns (24.340%)  route 1.610ns (75.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 19.218 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.730    19.218    my_MouseCtl/clk100MHz
    SLICE_X10Y131        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.518    19.736 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.610    21.347    my_position_memory/D[9]
    SLICE_X10Y130        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.604    23.609    my_position_memory/pixel_clk
    SLICE_X10Y130        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.398    24.007    
                         clock uncertainty           -0.207    23.800    
    SLICE_X10Y130        FDRE (Setup_fdre_C_D)       -0.031    23.769    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.769    
                         arrival time                         -21.347    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.054ns  (logic 0.518ns (25.218%)  route 1.536ns (74.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X8Y123         FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.518    19.728 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           1.536    21.265    my_position_memory/D[4]
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.600    23.605    my_position_memory/pixel_clk
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X9Y123         FDRE (Setup_fdre_C_D)       -0.105    23.691    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.691    
                         arrival time                         -21.265    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.053ns  (logic 0.456ns (22.207%)  route 1.597ns (77.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 23.676 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.718ns = ( 19.282 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.794    19.282    my_MouseCtl/clk100MHz
    SLICE_X4Y128         FDRE                                         r  my_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    19.738 r  my_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           1.597    21.336    my_position_memory/ypos_reg[10][7]
    SLICE_X3Y128         FDRE                                         r  my_position_memory/ypos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.671    23.676    my_position_memory/pixel_clk
    SLICE_X3Y128         FDRE                                         r  my_position_memory/ypos_out_reg[7]/C
                         clock pessimism              0.398    24.074    
                         clock uncertainty           -0.207    23.867    
    SLICE_X3Y128         FDRE (Setup_fdre_C_D)       -0.062    23.805    my_position_memory/ypos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.805    
                         arrival time                         -21.336    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.059ns  (logic 0.518ns (25.159%)  route 1.541ns (74.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 23.676 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    19.276    my_MouseCtl/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.518    19.794 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           1.541    21.335    my_position_memory/ypos_reg[10][0]
    SLICE_X6Y129         FDRE                                         r  my_position_memory/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.671    23.676    my_position_memory/pixel_clk
    SLICE_X6Y129         FDRE                                         r  my_position_memory/ypos_out_reg[0]/C
                         clock pessimism              0.398    24.074    
                         clock uncertainty           -0.207    23.867    
    SLICE_X6Y129         FDRE (Setup_fdre_C_D)       -0.059    23.808    my_position_memory/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.808    
                         arrival time                         -21.335    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.014ns  (logic 0.456ns (22.645%)  route 1.558ns (77.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 23.677 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.792    19.280    my_MouseCtl/clk100MHz
    SLICE_X3Y127         FDRE                                         r  my_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456    19.736 r  my_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           1.558    21.294    my_position_memory/ypos_reg[10][4]
    SLICE_X3Y130         FDRE                                         r  my_position_memory/ypos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.672    23.677    my_position_memory/pixel_clk
    SLICE_X3Y130         FDRE                                         r  my_position_memory/ypos_out_reg[4]/C
                         clock pessimism              0.398    24.075    
                         clock uncertainty           -0.207    23.868    
    SLICE_X3Y130         FDRE (Setup_fdre_C_D)       -0.101    23.767    my_position_memory/ypos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.767    
                         arrival time                         -21.294    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.040ns  (logic 0.456ns (22.352%)  route 1.584ns (77.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 23.672 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    19.276    my_MouseCtl/clk100MHz
    SLICE_X7Y125         FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456    19.732 r  my_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.584    21.317    my_position_memory/D[11]
    SLICE_X7Y126         FDRE                                         r  my_position_memory/xpos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.667    23.672    my_position_memory/pixel_clk
    SLICE_X7Y126         FDRE                                         r  my_position_memory/xpos_out_reg[11]/C
                         clock pessimism              0.398    24.070    
                         clock uncertainty           -0.207    23.863    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)       -0.067    23.796    my_position_memory/xpos_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                         -21.317    
  -------------------------------------------------------------------
                         slack                                  2.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (22.999%)  route 0.549ns (77.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X8Y123         FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  my_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.549     0.166    my_position_memory/D[1]
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.906    -0.783    my_position_memory/pixel_clk
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[1]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X9Y123         FDRE (Hold_fdre_C_D)         0.059     0.038    my_position_memory/xpos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.875%)  route 0.586ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X8Y124         FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           0.586     0.202    my_position_memory/D[8]
    SLICE_X8Y126         FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.906    -0.783    my_position_memory/pixel_clk
    SLICE_X8Y126         FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X8Y126         FDRE (Hold_fdre_C_D)         0.085     0.064    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.433%)  route 0.601ns (78.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.601     0.245    my_position_memory/D[6]
    SLICE_X6Y127         FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.935    -0.754    my_position_memory/pixel_clk
    SLICE_X6Y127         FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.555    -0.199    
                         clock uncertainty            0.207     0.008    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.064     0.072    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.589%)  route 0.661ns (82.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.664    -0.517    my_MouseCtl/clk100MHz
    SLICE_X4Y128         FDRE                                         r  my_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.661     0.285    my_position_memory/ypos_reg[10][8]
    SLICE_X4Y131         FDRE                                         r  my_position_memory/ypos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.939    -0.750    my_position_memory/pixel_clk
    SLICE_X4Y131         FDRE                                         r  my_position_memory/ypos_out_reg[8]/C
                         clock pessimism              0.555    -0.195    
                         clock uncertainty            0.207     0.012    
    SLICE_X4Y131         FDRE (Hold_fdre_C_D)         0.076     0.088    my_position_memory/ypos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.557%)  route 0.662ns (82.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X7Y125         FDRE                                         r  my_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  my_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.662     0.283    my_position_memory/D[0]
    SLICE_X6Y126         FDRE                                         r  my_position_memory/xpos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.933    -0.756    my_position_memory/pixel_clk
    SLICE_X6Y126         FDRE                                         r  my_position_memory/xpos_out_reg[0]/C
                         clock pessimism              0.555    -0.201    
                         clock uncertainty            0.207     0.006    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.059     0.065    my_position_memory/xpos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/mouse_left_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.211%)  route 0.678ns (82.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.664    -0.517    my_MouseCtl/clk100MHz
    SLICE_X7Y127         FDRE                                         r  my_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/left_reg/Q
                         net (fo=1, routed)           0.678     0.302    my_position_memory/mouse_left_in
    SLICE_X5Y127         FDRE                                         r  my_position_memory/mouse_left_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.935    -0.754    my_position_memory/pixel_clk
    SLICE_X5Y127         FDRE                                         r  my_position_memory/mouse_left_out_reg/C
                         clock pessimism              0.555    -0.199    
                         clock uncertainty            0.207     0.008    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.076     0.084    my_position_memory/mouse_left_out_reg
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.052%)  route 0.654ns (79.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/clk100MHz
    SLICE_X2Y127         FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  my_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           0.654     0.302    my_position_memory/ypos_reg[10][10]
    SLICE_X1Y130         FDRE                                         r  my_position_memory/ypos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.940    -0.749    my_position_memory/pixel_clk
    SLICE_X1Y130         FDRE                                         r  my_position_memory/ypos_out_reg[10]/C
                         clock pessimism              0.555    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.070     0.083    my_position_memory/ypos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.101%)  route 0.652ns (79.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.663    -0.518    my_MouseCtl/clk100MHz
    SLICE_X2Y126         FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.652     0.298    my_position_memory/ypos_reg[10][1]
    SLICE_X0Y129         FDRE                                         r  my_position_memory/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.939    -0.750    my_position_memory/pixel_clk
    SLICE_X0Y129         FDRE                                         r  my_position_memory/ypos_out_reg[1]/C
                         clock pessimism              0.555    -0.195    
                         clock uncertainty            0.207     0.012    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.066     0.078    my_position_memory/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.241%)  route 0.646ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.661    -0.520    my_MouseCtl/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.646     0.290    my_position_memory/ypos_reg[10][3]
    SLICE_X6Y126         FDRE                                         r  my_position_memory/ypos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.933    -0.756    my_position_memory/pixel_clk
    SLICE_X6Y126         FDRE                                         r  my_position_memory/ypos_out_reg[3]/C
                         clock pessimism              0.555    -0.201    
                         clock uncertainty            0.207     0.006    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.063     0.069    my_position_memory/ypos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.245%)  route 0.646ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X8Y123         FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.646     0.263    my_position_memory/D[4]
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.906    -0.783    my_position_memory/pixel_clk
    SLICE_X9Y123         FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X9Y123         FDRE (Hold_fdre_C_D)         0.061     0.040    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.371ns  (logic 0.459ns (33.486%)  route 0.912ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 38.675 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.912    38.147    my_MouseCtl/Q
    SLICE_X6Y121         FDCE                                         f  my_MouseCtl/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.670    38.675    my_MouseCtl/clk100MHz
    SLICE_X6Y121         FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
                         clock pessimism              0.398    39.073    
                         clock uncertainty           -0.207    38.866    
    SLICE_X6Y121         FDCE (Recov_fdce_C_CLR)     -0.319    38.547    my_MouseCtl/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                         -38.147    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/left_down_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.256ns  (logic 0.459ns (36.533%)  route 0.797ns (63.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.797    38.033    my_MouseCtl/Q
    SLICE_X4Y122         FDCE                                         f  my_MouseCtl/left_down_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X4Y122         FDCE                                         r  my_MouseCtl/left_down_reg/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/left_down_reg
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -38.033    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_overflow_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.256ns  (logic 0.459ns (36.533%)  route 0.797ns (63.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.797    38.033    my_MouseCtl/Q
    SLICE_X4Y122         FDCE                                         f  my_MouseCtl/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X4Y122         FDCE                                         r  my_MouseCtl/y_overflow_reg/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/y_overflow_reg
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -38.033    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.252ns  (logic 0.459ns (36.660%)  route 0.793ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.793    38.029    my_MouseCtl/Q
    SLICE_X5Y122         FDCE                                         f  my_MouseCtl/y_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X5Y122         FDCE                                         r  my_MouseCtl/y_inc_reg[5]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -38.029    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[6]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.252ns  (logic 0.459ns (36.660%)  route 0.793ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.793    38.029    my_MouseCtl/Q
    SLICE_X5Y122         FDCE                                         f  my_MouseCtl/y_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X5Y122         FDCE                                         r  my_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -38.029    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[7]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.252ns  (logic 0.459ns (36.660%)  route 0.793ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.793    38.029    my_MouseCtl/Q
    SLICE_X5Y122         FDCE                                         f  my_MouseCtl/y_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X5Y122         FDCE                                         r  my_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -38.029    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.248ns  (logic 0.459ns (36.775%)  route 0.789ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.789    38.025    my_MouseCtl/Q
    SLICE_X4Y123         FDCE                                         f  my_MouseCtl/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X4Y123         FDCE                                         r  my_MouseCtl/y_inc_reg[2]/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X4Y123         FDCE (Recov_fdce_C_CLR)     -0.405    38.458    my_MouseCtl/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -38.025    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[3]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.248ns  (logic 0.459ns (36.775%)  route 0.789ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.789    38.025    my_MouseCtl/Q
    SLICE_X4Y123         FDCE                                         f  my_MouseCtl/y_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X4Y123         FDCE                                         r  my_MouseCtl/y_inc_reg[3]/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X4Y123         FDCE (Recov_fdce_C_CLR)     -0.405    38.458    my_MouseCtl/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -38.025    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[4]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.248ns  (logic 0.459ns (36.775%)  route 0.789ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.789    38.025    my_MouseCtl/Q
    SLICE_X4Y123         FDCE                                         f  my_MouseCtl/y_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X4Y123         FDCE                                         r  my_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X4Y123         FDCE (Recov_fdce_C_CLR)     -0.405    38.458    my_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -38.025    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[1]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.234ns  (logic 0.459ns (37.195%)  route 0.775ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 36.776 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.788    36.776    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.459    37.235 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.775    38.011    my_MouseCtl/Q
    SLICE_X7Y123         FDCE                                         f  my_MouseCtl/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X7Y123         FDCE                                         r  my_MouseCtl/x_inc_reg[1]/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X7Y123         FDCE (Recov_fdce_C_CLR)     -0.405    38.458    my_MouseCtl/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -38.011    
  -------------------------------------------------------------------
                         slack                                  0.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.412ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.372ns  (logic 0.146ns (39.224%)  route 0.226ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.226    12.352    my_MouseCtl/Q
    SLICE_X2Y125         FDCE                                         f  my_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y125         FDCE (Remov_fdce_C_CLR)     -0.067     9.940    my_MouseCtl/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -9.940    
                         arrival time                          12.352    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.412ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.372ns  (logic 0.146ns (39.224%)  route 0.226ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.226    12.352    my_MouseCtl/Q
    SLICE_X2Y125         FDCE                                         f  my_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/x_sign_reg/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y125         FDCE (Remov_fdce_C_CLR)     -0.067     9.940    my_MouseCtl/x_sign_reg
  -------------------------------------------------------------------
                         required time                         -9.940    
                         arrival time                          12.352    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.412ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.372ns  (logic 0.146ns (39.224%)  route 0.226ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.226    12.352    my_MouseCtl/Q
    SLICE_X2Y125         FDCE                                         f  my_MouseCtl/y_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/y_sign_reg/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y125         FDCE (Remov_fdce_C_CLR)     -0.067     9.940    my_MouseCtl/y_sign_reg
  -------------------------------------------------------------------
                         required time                         -9.940    
                         arrival time                          12.352    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.372ns  (logic 0.146ns (39.224%)  route 0.226ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.226    12.352    my_MouseCtl/Q
    SLICE_X3Y125         FDCE                                         f  my_MouseCtl/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X3Y125         FDCE                                         r  my_MouseCtl/y_inc_reg[0]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.092     9.915    my_MouseCtl/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.915    
                         arrival time                          12.352    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.372ns  (logic 0.146ns (39.224%)  route 0.226ns (60.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.226    12.352    my_MouseCtl/Q
    SLICE_X3Y125         FDCE                                         f  my_MouseCtl/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X3Y125         FDCE                                         r  my_MouseCtl/y_inc_reg[1]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.092     9.915    my_MouseCtl/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.915    
                         arrival time                          12.352    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.349%)  route 0.245ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.245    12.371    my_MouseCtl/Q
    SLICE_X5Y126         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.933     9.244    my_MouseCtl/clk100MHz
    SLICE_X5Y126         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555     9.799    
                         clock uncertainty            0.207    10.006    
    SLICE_X5Y126         FDCE (Remov_fdce_C_CLR)     -0.092     9.914    my_MouseCtl/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.914    
                         arrival time                          12.371    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/reset_timeout_cnt_reg/PRE
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.395ns  (logic 0.146ns (36.952%)  route 0.249ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.249    12.375    my_MouseCtl/Q
    SLICE_X5Y124         FDPE                                         f  my_MouseCtl/reset_timeout_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDPE                                         r  my_MouseCtl/reset_timeout_cnt_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X5Y124         FDPE (Remov_fdpe_C_PRE)     -0.095     9.910    my_MouseCtl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                         -9.910    
                         arrival time                          12.375    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.388%)  route 0.255ns (63.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.255    12.381    my_MouseCtl/Q
    SLICE_X0Y126         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/clk100MHz
    SLICE_X0Y126         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X0Y126         FDCE (Remov_fdce_C_CLR)     -0.092     9.916    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.381    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.388%)  route 0.255ns (63.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.255    12.381    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X0Y126         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y126         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X0Y126         FDCE (Remov_fdce_C_CLR)     -0.092     9.916    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.381    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.399ns  (logic 0.146ns (36.549%)  route 0.253ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 11.980 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.661    11.980    my_internal_reset/pixel_clk
    SLICE_X5Y125         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDPE (Prop_fdpe_C_Q)         0.146    12.126 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.253    12.380    my_MouseCtl/Q
    SLICE_X4Y124         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/clk100MHz
    SLICE_X4Y124         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X4Y124         FDCE (Remov_fdce_C_CLR)     -0.092     9.913    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.913    
                         arrival time                          12.380    
  -------------------------------------------------------------------
                         slack                                  2.467    





