
[System]
ViewState = 3
Workbook = True
DocOpenDir = D:\Chula\Dig Comp Logic Lab\1.65\Before_Final



[Drawing]
CurrentDir = D:\Chula\Dig Comp Logic Lab\1.65\Before_Final\
SheetAdjustOnOpen = 1



[Libraries]
PreviewEnabled = False
LastOpen = D:\Chula\Dig Comp Logic Lab\1.65\Lab7\Lib7.clf



[ModelWiz]
Dest = 0
Source = 0
Handler = 0
Library = -1



[ExportWiz]
Format = 0
OpenReport = False
DXFFormat = 0
DXFColour = 0
NumRFMFiles = 1
RFMFile1 = C:\Users\ASUS_KLA\Desktop\LogicWorks 5\Export Scripts\Generic PCB Netlist.rfm


