Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 11 16:55:28 2024
| Host         : weslie running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Video_DMA_control_sets_placed.rpt
| Design       : Video_DMA
| Device       : xczu7ev
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   412 |
|    Minimum number of control sets                        |   412 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   452 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   412 |
| >= 0 to < 4        |   111 |
| >= 4 to < 6        |    79 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     1 |
| >= 16              |   140 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2902 |          536 |
| No           | No                    | Yes                    |             127 |           34 |
| No           | Yes                   | No                     |             952 |          322 |
| Yes          | No                    | No                     |            1992 |          331 |
| Yes          | No                    | Yes                    |              84 |           15 |
| Yes          | Yes                   | No                     |            1507 |          337 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                           | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                           | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  clk/inst/clk_out3                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                             | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                           | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  axi_vd_i/axi_read_1/inst/axi_reading0  |                                                                                                                                                                                                                                                          | axi_vd_i/axi_read_1/inst/axi_reading_reg_i_2_n_0                                                                                                                                                                                        |                1 |              1 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                1 |              2 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr                                                                                                                                                                            | axi_vd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                                             | axi_vd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              2 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                       | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              2 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                2 |              2 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                2 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              2 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk/inst/clk_out2                      | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                             | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                             |                1 |              2 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                     |                1 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              2 |
|  clk/inst/clk_out3                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              2 |
|  clk/inst/clk_out3                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                             | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                1 |              2 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push63_out                                                                                                                           | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                       |                1 |              2 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                             |                1 |              2 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                 | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                2 |              3 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                            | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                       | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                2 |              3 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                1 |              3 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                3 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                     | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                2 |              3 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                    | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                1 |              3 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                2 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                     | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                2 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                  | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                   |                2 |              3 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                               | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                 | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                2 |              3 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                               | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |              3 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                             | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                                | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                2 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                     | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq_reg[6]                                                                                                |                1 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                 | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                1 |              3 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                  | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                   |                2 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                1 |              3 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                1 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                            | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                            |                1 |              3 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                               | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                1 |              3 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                     | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                2 |              4 |
|  clk/inst/clk_out1                      |                                                                                                                                                                                                                                                          | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                            | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  clk/inst/clk_out3                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                 |                3 |              4 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                       | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                1 |              4 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              4 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                1 |              4 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                    | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                1 |              4 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                             | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                       | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              4 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                  | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                2 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                             | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                   |                2 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                             | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                2 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                3 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                            | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                1 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                2 |              4 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                 |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                               |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                |                1 |              4 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                    | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                 | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                2 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                            | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              5 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                            | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                2 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0][0]                                                                                                                                                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                1 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                        | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                2 |              5 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                                 | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                     |                1 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                   | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                3 |              5 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                     | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                3 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                             | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                1 |              5 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                              | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                        | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                         |                2 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push63_out                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk2/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                   |                2 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                        |                1 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                    |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                              | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                   | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                   |                1 |              6 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              6 |
|  clk/inst/clk_out3                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                     |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clk/inst/clk_out4                      | axi_vd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | axi_vd_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                |                1 |              6 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | axi_vd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                |                1 |              6 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              7 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                           | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                |                2 |              7 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                4 |              7 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                     |                5 |              7 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                        |                2 |              7 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              7 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              7 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              7 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                           | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                |                1 |              7 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                1 |              7 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/p_0_in5_out                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk/inst/clk_out3                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                8 |              8 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/p_0_in8_out                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_araddr1                                                                                                                                                                                            | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/p_0_in10_out                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                    | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                3 |              8 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                         | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                2 |              8 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                         | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                     |                2 |              8 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_awlen_cntr[7]_i_2_n_0                                                                                                                                                                              | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/p_0_in2_out                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                            | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_2                                                                                                  |                2 |              9 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                     | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                |                2 |              9 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/p_20_in                                                                                                                                                                                                | axi_vd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              9 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              9 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              9 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[1]                                                                                                                        | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_1                                                                                                  |                2 |              9 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[2]                                                                                                                        | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_0                                                                                                  |                3 |              9 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_araddr[31]_i_1_n_0                                                                                                                                                                                 | axi_vd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              9 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                              | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                2 |              9 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3]                                                                                                                        | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                    |                2 |              9 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_araddr112_out                                                                                                                                                                                      | axi_vd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              9 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                              | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                4 |              9 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                    |                                                                                                                                                                                                                                         |                4 |              9 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                                 | axi_vd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                           |                3 |             10 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                           |                5 |             10 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                            |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                       | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |                2 |             10 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                       | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                   |                4 |             10 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                9 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                    | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                    | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                    | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                  | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                3 |             12 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                   | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                   | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                           |                9 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                         | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             18 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                8 |             24 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                7 |             24 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                    | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                7 |             24 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                   | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |               10 |             24 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             25 |
|  clk/inst/clk_out2                      | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                           | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                |                9 |             25 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk/inst/clk_out2                      | axi_vd_i/axi_write_0/inst/axi_awpose                                                                                                                                                                                                                     | axi_vd_i/axi_write_0/inst/axi_awaddr                                                                                                                                                                                                    |                4 |             26 |
|  clk/inst/clk_out3                      | axi_vd_i/axi_read_1/inst/read_pose                                                                                                                                                                                                                       | axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0                                                                                                                                                                                         |                4 |             26 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  clk/inst/clk_out2                      | axi_vd_i/axi_write_0/inst/read_fifo_cnt0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             29 |
|  clk/inst/clk_out3                      | axi_vd_i/axi_read_1/inst/read_line0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  clk/inst/clk_out4                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |
|  clk/inst/clk_out2                      | axi_vd_i/axi_write_0/inst/read_line_cnt[31]_i_2_n_0                                                                                                                                                                                                      | axi_vd_i/axi_write_0/inst/read_line_cnt[31]_i_1_n_0                                                                                                                                                                                     |                5 |             32 |
|  clk/inst/clk_out1                      | s_axis_tdata[0]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk/inst/clk_out4                      | axi_vd_i/s_axi_mm_0/inst/s_axi_mm_v1_0_S_AXI_inst/axi_arv_arr_flag                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/axi_write_0/inst/axi_wcnt[0]_i_1_n_0                                                                                                                                                                                           |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             32 |
|  clk/inst/clk_out3                      | axi_vd_i/axi_read_1/inst/read_frame                                                                                                                                                                                                                      | axi_vd_i/axi_read_1/inst/read_frame[31]_i_1_n_0                                                                                                                                                                                         |                5 |             32 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             34 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             34 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             34 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             34 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                |               31 |             35 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             36 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                               |                                                                                                                                                                                                                                         |                7 |             37 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             37 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             37 |
|  clk/inst/clk_out1                      | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                     | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |               11 |             37 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             37 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             37 |
|  clk/inst/clk_out1                      |                                                                                                                                                                                                                                                          | axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |                9 |             40 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                7 |             43 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             44 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             44 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             44 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             44 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                7 |             46 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                         |                3 |             48 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             49 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             49 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             49 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             49 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             54 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             54 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             54 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             54 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                         |                4 |             64 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               16 |             70 |
|  clk/inst/clk_out4                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               14 |             71 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                         |               11 |             81 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                             | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               13 |             87 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                8 |             87 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |               19 |             92 |
|  clk/inst/clk_out3                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             94 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                         |                6 |             96 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                         |                6 |             96 |
|  clk/inst/clk_out2                      | axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                         |                6 |             96 |
|  clk/inst/clk_out3                      | axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                         |                6 |             96 |
|  clk/inst/clk_out1                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |            100 |
|  clk/inst/clk_out4                      | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               27 |            103 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          | axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                           |               50 |            193 |
|  clk/inst/clk_out2                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              128 |            505 |
|  clk/inst/clk_out4                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              380 |           2357 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


