{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733374143631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733374143631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 00:49:03 2024 " "Processing started: Thu Dec 05 00:49:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733374143631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733374143631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off XM23 -c XM23 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733374143631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733374144081 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[0\] seven_seg_display_0_0 seven_seg_display " "Port \"seven_seg_display\[0\]\[0\]\" is changed into \"seven_seg_display_0_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[1\] seven_seg_display_0_1 seven_seg_display " "Port \"seven_seg_display\[0\]\[1\]\" is changed into \"seven_seg_display_0_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[2\] seven_seg_display_0_2 seven_seg_display " "Port \"seven_seg_display\[0\]\[2\]\" is changed into \"seven_seg_display_0_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[3\] seven_seg_display_0_3 seven_seg_display " "Port \"seven_seg_display\[0\]\[3\]\" is changed into \"seven_seg_display_0_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[4\] seven_seg_display_0_4 seven_seg_display " "Port \"seven_seg_display\[0\]\[4\]\" is changed into \"seven_seg_display_0_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[5\] seven_seg_display_0_5 seven_seg_display " "Port \"seven_seg_display\[0\]\[5\]\" is changed into \"seven_seg_display_0_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[6\] seven_seg_display_0_6 seven_seg_display " "Port \"seven_seg_display\[0\]\[6\]\" is changed into \"seven_seg_display_0_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[0\] seven_seg_display_1_0 seven_seg_display " "Port \"seven_seg_display\[1\]\[0\]\" is changed into \"seven_seg_display_1_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[1\] seven_seg_display_1_1 seven_seg_display " "Port \"seven_seg_display\[1\]\[1\]\" is changed into \"seven_seg_display_1_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[2\] seven_seg_display_1_2 seven_seg_display " "Port \"seven_seg_display\[1\]\[2\]\" is changed into \"seven_seg_display_1_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144341 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[3\] seven_seg_display_1_3 seven_seg_display " "Port \"seven_seg_display\[1\]\[3\]\" is changed into \"seven_seg_display_1_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[4\] seven_seg_display_1_4 seven_seg_display " "Port \"seven_seg_display\[1\]\[4\]\" is changed into \"seven_seg_display_1_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[5\] seven_seg_display_1_5 seven_seg_display " "Port \"seven_seg_display\[1\]\[5\]\" is changed into \"seven_seg_display_1_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[6\] seven_seg_display_1_6 seven_seg_display " "Port \"seven_seg_display\[1\]\[6\]\" is changed into \"seven_seg_display_1_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[0\] seven_seg_display_2_0 seven_seg_display " "Port \"seven_seg_display\[2\]\[0\]\" is changed into \"seven_seg_display_2_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[1\] seven_seg_display_2_1 seven_seg_display " "Port \"seven_seg_display\[2\]\[1\]\" is changed into \"seven_seg_display_2_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[2\] seven_seg_display_2_2 seven_seg_display " "Port \"seven_seg_display\[2\]\[2\]\" is changed into \"seven_seg_display_2_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[3\] seven_seg_display_2_3 seven_seg_display " "Port \"seven_seg_display\[2\]\[3\]\" is changed into \"seven_seg_display_2_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[4\] seven_seg_display_2_4 seven_seg_display " "Port \"seven_seg_display\[2\]\[4\]\" is changed into \"seven_seg_display_2_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[5\] seven_seg_display_2_5 seven_seg_display " "Port \"seven_seg_display\[2\]\[5\]\" is changed into \"seven_seg_display_2_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[6\] seven_seg_display_2_6 seven_seg_display " "Port \"seven_seg_display\[2\]\[6\]\" is changed into \"seven_seg_display_2_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[0\] seven_seg_display_3_0 seven_seg_display " "Port \"seven_seg_display\[3\]\[0\]\" is changed into \"seven_seg_display_3_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[1\] seven_seg_display_3_1 seven_seg_display " "Port \"seven_seg_display\[3\]\[1\]\" is changed into \"seven_seg_display_3_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[2\] seven_seg_display_3_2 seven_seg_display " "Port \"seven_seg_display\[3\]\[2\]\" is changed into \"seven_seg_display_3_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[3\] seven_seg_display_3_3 seven_seg_display " "Port \"seven_seg_display\[3\]\[3\]\" is changed into \"seven_seg_display_3_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[4\] seven_seg_display_3_4 seven_seg_display " "Port \"seven_seg_display\[3\]\[4\]\" is changed into \"seven_seg_display_3_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[5\] seven_seg_display_3_5 seven_seg_display " "Port \"seven_seg_display\[3\]\[5\]\" is changed into \"seven_seg_display_3_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[6\] seven_seg_display_3_6 seven_seg_display " "Port \"seven_seg_display\[3\]\[6\]\" is changed into \"seven_seg_display_3_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[0\] seven_seg_display_4_0 seven_seg_display " "Port \"seven_seg_display\[4\]\[0\]\" is changed into \"seven_seg_display_4_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[1\] seven_seg_display_4_1 seven_seg_display " "Port \"seven_seg_display\[4\]\[1\]\" is changed into \"seven_seg_display_4_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[2\] seven_seg_display_4_2 seven_seg_display " "Port \"seven_seg_display\[4\]\[2\]\" is changed into \"seven_seg_display_4_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[3\] seven_seg_display_4_3 seven_seg_display " "Port \"seven_seg_display\[4\]\[3\]\" is changed into \"seven_seg_display_4_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[4\] seven_seg_display_4_4 seven_seg_display " "Port \"seven_seg_display\[4\]\[4\]\" is changed into \"seven_seg_display_4_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[5\] seven_seg_display_4_5 seven_seg_display " "Port \"seven_seg_display\[4\]\[5\]\" is changed into \"seven_seg_display_4_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[6\] seven_seg_display_4_6 seven_seg_display " "Port \"seven_seg_display\[4\]\[6\]\" is changed into \"seven_seg_display_4_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[0\] seven_seg_display_5_0 seven_seg_display " "Port \"seven_seg_display\[5\]\[0\]\" is changed into \"seven_seg_display_5_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144342 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[1\] seven_seg_display_5_1 seven_seg_display " "Port \"seven_seg_display\[5\]\[1\]\" is changed into \"seven_seg_display_5_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[2\] seven_seg_display_5_2 seven_seg_display " "Port \"seven_seg_display\[5\]\[2\]\" is changed into \"seven_seg_display_5_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[3\] seven_seg_display_5_3 seven_seg_display " "Port \"seven_seg_display\[5\]\[3\]\" is changed into \"seven_seg_display_5_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[4\] seven_seg_display_5_4 seven_seg_display " "Port \"seven_seg_display\[5\]\[4\]\" is changed into \"seven_seg_display_5_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[5\] seven_seg_display_5_5 seven_seg_display " "Port \"seven_seg_display\[5\]\[5\]\" is changed into \"seven_seg_display_5_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[6\] seven_seg_display_5_6 seven_seg_display " "Port \"seven_seg_display\[5\]\[6\]\" is changed into \"seven_seg_display_5_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[0\] seven_seg_display_6_0 seven_seg_display " "Port \"seven_seg_display\[6\]\[0\]\" is changed into \"seven_seg_display_6_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[1\] seven_seg_display_6_1 seven_seg_display " "Port \"seven_seg_display\[6\]\[1\]\" is changed into \"seven_seg_display_6_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[2\] seven_seg_display_6_2 seven_seg_display " "Port \"seven_seg_display\[6\]\[2\]\" is changed into \"seven_seg_display_6_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[3\] seven_seg_display_6_3 seven_seg_display " "Port \"seven_seg_display\[6\]\[3\]\" is changed into \"seven_seg_display_6_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[4\] seven_seg_display_6_4 seven_seg_display " "Port \"seven_seg_display\[6\]\[4\]\" is changed into \"seven_seg_display_6_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[5\] seven_seg_display_6_5 seven_seg_display " "Port \"seven_seg_display\[6\]\[5\]\" is changed into \"seven_seg_display_6_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[6\] seven_seg_display_6_6 seven_seg_display " "Port \"seven_seg_display\[6\]\[6\]\" is changed into \"seven_seg_display_6_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[0\] seven_seg_display_7_0 seven_seg_display " "Port \"seven_seg_display\[7\]\[0\]\" is changed into \"seven_seg_display_7_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[1\] seven_seg_display_7_1 seven_seg_display " "Port \"seven_seg_display\[7\]\[1\]\" is changed into \"seven_seg_display_7_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[2\] seven_seg_display_7_2 seven_seg_display " "Port \"seven_seg_display\[7\]\[2\]\" is changed into \"seven_seg_display_7_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[3\] seven_seg_display_7_3 seven_seg_display " "Port \"seven_seg_display\[7\]\[3\]\" is changed into \"seven_seg_display_7_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[4\] seven_seg_display_7_4 seven_seg_display " "Port \"seven_seg_display\[7\]\[4\]\" is changed into \"seven_seg_display_7_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[5\] seven_seg_display_7_5 seven_seg_display " "Port \"seven_seg_display\[7\]\[5\]\" is changed into \"seven_seg_display_7_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[6\] seven_seg_display_7_6 seven_seg_display " "Port \"seven_seg_display\[7\]\[6\]\" is changed into \"seven_seg_display_7_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733374144343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_85c_slow.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_85c_slow.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374144823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_0c_slow.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_0c_slow.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374145161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_min_1200mv_0c_fast.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_min_1200mv_0c_fast.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374145475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374145784 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_85c_v_slow.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374146079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_0c_v_slow.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374146352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_min_1200mv_0c_v_fast.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374146630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_v.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_v.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733374146922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733374147411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 00:49:07 2024 " "Processing ended: Thu Dec 05 00:49:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733374147411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733374147411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733374147411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733374147411 ""}
