{
  "TIM15": [
    {
      "name": "CR1",
      "description": "control register 1",
      "offset": "0x00",
      "fields": [
        {
          "name": "UIFREMAP",
          "description": "UIF status bit remapping",
          "values": [
            ["0", "No remapping. UIF status bit is not copied to TIMx_CNT register bit 31."],
            ["1", "Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31."]
          ],
          "mask": "0b100000000000"
        },
        {
          "name": "CKD",
          "description": "Clock division This bitfield indicates the division ratio betwe en the timer clock (CK_ INT) frequency and the dead-time and sampling clock (tDTS) used by the dead-time generat ors and the digital filters (TIx)",
          "values": [
            ["00", "tDTS = tCK_INT"],
            ["01", "tDTS = 2 * tCK_INT"],
            ["10", "tDTS = 4 * tCK_INT"],
            ["11", "Reserved, do not program this value"]
          ],
          "mask": "0b1100000000"
        },
        {
          "name": "ARPE",
          "description": "Auto-reload preload enable",
          "values": [
            ["0", "TIMx_ARR register is not buffered"],
            ["1", "TIMx_ARR register is buffered"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "OPM",
          "description": "One-pulse mode",
          "values": [
            ["0", "Counter is not stopped at update event"],
            ["1", "Counter stops counting at the next update event (clearing the bit CEN) URS :Update request source This bit is set and cleared by software to select the UEV event sources."],
            ["0", "Any of the following events generate an updat e interrupt if enabled. These events can be: \u2013 Counter overflow/underflow\u2013 Setting the UG bit \u2013 Update generation through the slave mode controller"],
            ["1", "Only counter overflow/underflow ge nerates an update interrupt if enabled"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "UDIS",
          "description": "Update disable This bit is set and cleared by software to enable/disable UEV event generation.",
          "values": [
            ["0", "UEV enabled. The Update (UEV) event is generated by one of the following events: \u2013 Counter overflow/underflow\u2013 Setting the UG bit \u2013 Update generation through the slave mode controller Buffered registers are then lo aded with their preload values."],
            ["1", "UEV disabled. The Update event is not generated, shadow regi sters keep their value (ARR, PSC, CCRx). However the counter and the pr escaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller."]
          ],
          "mask": "0b10"
        },
        {
          "name": "CEN",
          "description": "Counter enable External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.",
          "values": [
            ["0", "Counter disabled"],
            ["1", "Counter enabled"]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111010001110000"
        }
      ]
    },
    {
      "name": "CR2",
      "description": "control register 2",
      "offset": "0x04",
      "fields": [
        {
          "name": "OIS2",
          "description": "Output idle state 2 (OC2 output) This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in the TI M15_BDTR register).",
          "values": [
            ["0", "OC2=0 when MOE=0"],
            ["1", "OC2=1 when MOE=0"]
          ],
          "mask": "0b10000000000"
        },
        {
          "name": "OIS1N",
          "description": "Output Idle state 1 (OC1N output) This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM1 5_BDTR register).",
          "values": [
            ["0", "OC1N=0 after a dead-time when MOE=0"],
            ["1", "OC1N=1 after a dead-time when MOE=0"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "OIS1",
          "description": "Output Idle stat e 1 (OC1 output) This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM1 5_BDTR register).",
          "values": [
            ["0", "OC1=0 (after a dead-time if OC1N is implemented) when MOE=0"],
            ["1", "OC1=1 (after a dead-time if OC1N is implemented) when MOE=0"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "TI1S",
          "description": "TI1 selection",
          "values": [
            ["0", "The TIMx_CH1 pin is connected to TI1 input"],
            ["1", "The TIMx_CH1, CH2 pins are connecte d to the TI1 input (XOR combination)"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "MMS",
          "description": "Master mode selection These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:",
          "values": [
            ["000", "Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (sla ve mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset."],
            ["001", "Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when co nfigured in gated mode. When the Counter Enable signal is controlled by the trigger i nput, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register)."],
            ["010", "Update - The update event is selected as trig ger output (TRGO). Fo r instance a master timer can then be used as a prescaler for a slave timer."],
            ["011", "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO)."],
            ["100", "Compare - OC1REFC signal is used as trigger output (TRGO)."],
            ["101", "Compare - OC2REFC signal is used as trigger output (TRGO)."]
          ],
          "mask": "0b1110000"
        },
        {
          "name": "CCDS",
          "description": "Capture/compare DMA selection",
          "values": [
            ["0", "CCx DMA request sent when CCx event occurs"],
            ["1", "CCx DMA requests sent when update event occurs"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "CCUS",
          "description": "Capture/compare cont rol update selection This bit acts only on channels that have a complementary output.",
          "values": [
            ["0", "When capture/compare control bits are prelo aded (CCPC=1), they ar e updated by setting the COMG bit only."],
            ["1", "When capture/compare control bits are prelo aded (CCPC=1), they ar e updated by setting the COMG bit or when an rising edge occurs on TRGI."]
          ],
          "mask": "0b100"
        },
        {
          "name": "CCPC",
          "description": "Capture/compare preloaded control This bit acts only on channels that have a complementary output.",
          "values": [
            ["0", "CCxE, CCxNE and OCxM bits are not preloaded"],
            ["1", "CCxE, CCxNE and OCxM bits are preloaded, after having been writte n, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on TRGI, depending on the CCUS bit)."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111100000000010"
        }
      ]
    },
    {
      "name": "SMCR",
      "description": "slave mode control register",
      "offset": "0x08",
      "fields": [
        {
          "name": "MSM",
          "description": "Master/slave mode",
          "values": [
            ["0", "No action"],
            ["1", "The effect of an event on the trigger in put (TRGI) is delayed to allow a perfect synchronization between the current timer and it s slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event."]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "TS",
          "description": "Trigger selection This bit field selects the trigger input to be used to synchronize the counter. These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detect ions at the transition.",
          "values": [
            ["00000", "Internal Trigger 0 (ITR0)"],
            ["00001", "Internal Trigger 1 (ITR1)"],
            ["00010", "Internal Trigger 2 (ITR2)"],
            ["00011", "Internal Trigger 3 (ITR3)"],
            ["00100", "TI1 Edge Detector (TI1F_ED)"],
            ["00101", "Filtered Timer Input 1 (TI1FP1)"],
            ["00110", "Filtered Timer Input 2 (TI2FP2)"],
            ["Other", "ReservedSee Table 346: TIMx Internal trigger connection on page 1803 for more details on ITRx meaning for each Timer."]
          ],
          "mask": "0b1100000000000001110000"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111110011101111111100001000"
        }
      ]
    },
    {
      "name": "DIER",
      "description": "DMA/interrupt enable register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "1",
          "description": "01 5 1 4 1 3 1 2 1 1 1 0 9876543210 Res. TDECOMD ERes. Res. Res. CC1DE UDE BIE TIE COMIE Res. Res. CC2IE CC1IE UIE rw rw rw rw rw rw rw rw rw rw",
          "values": [],
          "mask": "0b10000000000000100"
        },
        {
          "name": "TDE",
          "description": "Trigger DMA request enable",
          "values": [
            ["0", "Trigger DMA request disabled"],
            ["1", "Trigger DMA request enabled"]
          ],
          "mask": "0b100000000000000"
        },
        {
          "name": "COMDE",
          "description": "COM DMA request enable",
          "values": [
            ["0", "COM DMA request disabled"],
            ["1", "COM DMA request enabled"]
          ],
          "mask": "0b10000000000000"
        },
        {
          "name": "CC1DE",
          "description": "Capture/Compare 1 DMA request enable",
          "values": [
            ["0", "CC1 DMA request disabled"],
            ["1", "CC1 DMA request enabled"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "UDE",
          "description": "Update DMA request enable",
          "values": [
            ["0", "Update DMA request disabled"],
            ["1", "Update DMA request enabled"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "BIE",
          "description": "Break interrupt enable",
          "values": [
            ["0", "Break interrupt disabled"],
            ["1", "Break interrupt enabled"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "TIE",
          "description": "Trigger interrupt enable",
          "values": [
            ["0", "Trigger interrupt disabled"],
            ["1", "Trigger interrupt enabled"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "COMIE",
          "description": "COM interrupt enable",
          "values": [
            ["0", "COM interrupt disabled"],
            ["1", "COM interrupt enabled"]
          ],
          "mask": "0b100000"
        },
        {
          "name": "CC2IE",
          "description": "Capture/Compare 2 interrupt enable",
          "values": [
            ["0", "CC2 interrupt disabled"],
            ["1", "CC2 interrupt enabled"]
          ],
          "mask": "0b100"
        },
        {
          "name": "CC1IE",
          "description": "Capture/Compare 1 interrupt enable",
          "values": [
            ["0", "CC1 interrupt disabled"],
            ["1", "CC1 interrupt enabled"]
          ],
          "mask": "0b10"
        },
        {
          "name": "UIE",
          "description": "Update interrupt enable",
          "values": [
            ["0", "Update interrupt disabled"],
            ["1", "Update interrupt enabled"]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1000000000011000"
        }
      ]
    },
    {
      "name": "SR",
      "description": "status register",
      "offset": "0x10",
      "fields": [
        {
          "name": "CC2OF",
          "description": "Capture/Compare 2 overcapture flag Refer to CC1OF description",
          "values": [],
          "mask": "0b10000000000"
        },
        {
          "name": "CC1OF",
          "description": "Capture/Compare 1 overcapture flag This flag is set by hardware only when the co rresponding channel is configured in input capture mode. It is cleared by software by writing it to \u20180\u2019.",
          "values": [
            ["0", "No overcapture has been detected"],
            ["1", "The counter value has been captured in TI Mx_CCR1 register while CC1IF flag was already set"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "BIF",
          "description": "Break interrupt flag This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.",
          "values": [
            ["0", "No break event occurred"],
            ["1", "An active level has bee n detected on the break input"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "TIF",
          "description": "Trigger interrupt flag This flag is set by hardware on the TRG tri gger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is set when the counter starts or stops when gated mode is selected. It is cl eared by software.",
          "values": [
            ["0", "No trigger event occurred"],
            ["1", "Trigger interrupt pending"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "COMIF",
          "description": "COM interrupt flag This flag is set by hardware on a COM event (once the capture/compar e control bits \u2013CCxE, CCxNE, OCxM\u2013 have been updated). It is cleared by software.",
          "values": [
            ["0", "No COM event occurred"],
            ["1", "COM interrupt pending"]
          ],
          "mask": "0b100000"
        },
        {
          "name": "CC2IF",
          "description": "Capture/Compare 2 interrupt flag refer to CC1IF description",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "CC1IF",
          "description": "Capture/Compare 1 interrupt flag This flag is set by hardware. It is cleared by software (input capt ure or output compare mode) or by reading the TIMx_CCR1 r egister (input capture mode only).",
          "values": [
            ["0", "No compare match / No input capture occurred"],
            ["1", "A compare match or an input capture occurredIf channel CC1 is configured as output : this flag is set when the content of the counter TIMx_CNT matches the content of the TI Mx_CCR1 register. W hen the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/dow n-counting modes) or underflow (in down- counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.If channel CC1 is configured as input : this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1 NP bits setting, in TIMx_CCER)."]
          ],
          "mask": "0b10"
        },
        {
          "name": "UIF",
          "description": "Update interrupt flag This bit is set by hardware on an update event. It is cleared by software.",
          "values": [
            ["0", "No update occurred."],
            ["1", "Update interrupt pending. This bit is se t by hardware when the registers are updated: \u2013 At overflow regarding the repetition counter va lue (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register. \u2013 When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register. \u2013 When CNT is reinitialized by a trigger event (refer to Section 41.5.3: TIM15 slave mode control register (TIM15_SMCR) ), if URS=0 and UDIS=0 in the TIMx_CR1 register."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b10001010100011000"
        }
      ]
    },
    {
      "name": "EGR",
      "description": "event generation register",
      "offset": "0x14",
      "fields": [
        {
          "name": "BG",
          "description": "Break generation This bit is set by software in order to gener ate an event, it is automatically cleared by hardware.",
          "values": [
            ["0", "No action"],
            ["1", "A break event is generated. MOE bit is clea red and BIF flag is set. Related interrupt or DMA transfer can occur if enabled."]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "TG",
          "description": "Trigger generation This bit is set by software in order to gener ate an event, it is automatically cleared by hardware.",
          "values": [
            ["0", "No action"],
            ["1", "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "COMG",
          "description": "Capture/Compare control update generation This bit can be set by software, it is automatically cleared by hardware. This bit acts only on channels that have a complementary output.",
          "values": [
            ["0", "No action"],
            ["1", "When the CCPC bit is se t, it is possible to update the CCxE, CCxNE and OCxM bits"]
          ],
          "mask": "0b100000"
        },
        {
          "name": "CC2G",
          "description": "Capture/Compare 2 generation Refer to CC1G description",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "CC1G",
          "description": "Capture/Compare 1 generation This bit is set by software in order to gener ate an event, it is automatically cleared by hardware.",
          "values": [
            ["0", "No action"],
            ["1", "A capture/compare event is generated on channel"],
            ["1", "If channel CC1 is configured as output:CC1IF flag is set, Corresponding interr upt or DMA request is sent if enabled.If channel CC1 is configured as input:The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC 1OF flag is set if the CC1IF flag was already high."]
          ],
          "mask": "0b10"
        },
        {
          "name": "UG",
          "description": "Update generation This bit can be set by software, it is automatically cleared by hardware.",
          "values": [
            ["0", "No action"],
            ["1", "Reinitialize the counter and generates an updat e of the registers. No te that the prescaler counter is cleared too (anyway the prescaler ratio is not affected)."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111100011000"
        }
      ]
    },
    {
      "name": "CCMR1",
      "description": "capture/compare mode register 1",
      "offset": "0x18",
      "fields": [
        {
          "name": "IC2F",
          "description": "Input capture 2 filter",
          "values": [],
          "mask": "0b1111000000000000"
        },
        {
          "name": "IC2PSC",
          "description": "Input capture 2 prescaler",
          "values": [],
          "mask": "0b110000000000"
        },
        {
          "name": "CC2S",
          "description": "Capture/Compare 2 selection This bit-field defines the direction of the channel (input/output) as well as the used input. CC2S bits are writable only when the channel is OFF (CC2E = \u20180\u2019 in TIMx_CCER).",
          "values": [
            ["00", "CC2 channel is configured as output"],
            ["01", "CC2 channel is configured as input, IC2 is mapped on TI2"],
            ["10", "CC2 channel is configured as input, IC2 is mapped on TI1"],
            ["11", "CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
          ],
          "mask": "0b1100000000"
        },
        {
          "name": "IC1F",
          "description": "Input capture 1 filter This bit-field defines the frequency used to sample TI1 input and the length of t he digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:",
          "values": [
            ["0000", "No filter, sampling is done at fDTS"],
            ["0001", "fSAMPLING =fCK_INT , N=2"],
            ["0010", "fSAMPLING =fCK_INT , N=4"],
            ["0011", "fSAMPLING =fCK_INT , N=8"],
            ["0100", "fSAMPLING =fDTS/2, N=6"],
            ["0101", "fSAMPLING =fDTS/2, N=8"],
            ["0110", "fSAMPLING =fDTS/4, N=6"],
            ["0111", "fSAMPLING =fDTS/4, N=8"],
            ["1000", "fSAMPLING =fDTS/8, N=6"],
            ["1001", "fSAMPLING =fDTS/8, N=8"],
            ["1010", "fSAMPLING =fDTS/16, N=5"],
            ["1011", "fSAMPLING =fDTS/16, N=6"],
            ["1100", "fSAMPLING =fDTS/16, N=8"],
            ["1101", "fSAMPLING =fDTS/32, N=5"],
            ["1110", "fSAMPLING =fDTS/32, N=6"],
            ["1111", "fSAMPLING =fDTS/32, N=8"]
          ],
          "mask": "0b11110000"
        },
        {
          "name": "IC1PSC",
          "description": "Input capture 1 prescaler This bit-field defines the ratio of the prescaler ac ting on CC1 input (IC1). The prescaler is reset as soon as CC1E=\u20190\u2019 (TIMx_CCER register).",
          "values": [
            ["00", "no prescaler, capture is done each time an edge is detected on the capture input"],
            ["01", "capture is done once every 2 events"],
            ["10", "capture is done once every 4 events"],
            ["11", "capture is done once every 8 events"]
          ],
          "mask": "0b1100"
        },
        {
          "name": "CC1S",
          "description": "Capture/Compare 1 Selection This bit-field defines the direction of the channel (input/output) as well as the used input. CC1S bits are writable only when the channel is OFF (CC1E = \u20180\u2019 in TIMx_CCER).",
          "values": [
            ["00", "CC1 channel is configured as output"],
            ["01", "CC1 channel is configured as input, IC1 is mapped on TI1"],
            ["10", "CC1 channel is configured as input, IC1 is mapped on TI2"],
            ["11", "CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
          ],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "CCMR1",
      "description": "capture/compare mode register 1 [alternate]",
      "offset": "0x18",
      "fields": [
        {
          "name": "OC2M",
          "description": "Output Compare 2 mode",
          "values": [],
          "mask": "0b1000000000111000000000000"
        },
        {
          "name": "OC2PE",
          "description": "Output Compare 2 preload enable",
          "values": [],
          "mask": "0b100000000000"
        },
        {
          "name": "OC2FE",
          "description": "Output Compare 2 fast enable",
          "values": [],
          "mask": "0b10000000000"
        },
        {
          "name": "CC2S",
          "description": "Capture/Compare 2 selection This bit-field defines the direction of the c hannel (input/output) as well as the used input. CC2S bits are writable only when the ch annel is OFF (CC2E = \u20180\u2019 in TIMx_CCER).",
          "values": [
            ["00", "CC2 channel is configured as output."],
            ["01", "CC2 channel is configured as input, IC2 is mapped on TI2."],
            ["10", "CC2 channel is configured as input, IC2 is mapped on TI1."],
            ["11", "CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)"]
          ],
          "mask": "0b1100000000"
        },
        {
          "name": "OC1M",
          "description": "Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=\u201900\u2019 (the channel is configured in output). In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from \u201cfrozen\u201d mode to \u201cPWM\u201d mode. On channels that have a complementary outpu t, this bit field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated. The OC1M[3] bit is not contiguous, located in bit 16. OC1PE : Output Compare 1 preload enable 0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately. 1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event. These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=\u201900\u2019 (the channel is configured in output).",
          "values": [
            ["0000", "Frozen - The comparison between the ou tput compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs."],
            ["0001", "Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the captur e/compare register 1 (TIMx_CCR1)."],
            ["0010", "Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the captur e/compare register 1 (TIMx_CCR1)."],
            ["0011", "Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1."],
            ["0100", "Force inactive level - OC1REF is forced low."],
            ["0101", "Force active level - OC1REF is forced high."],
            ["0110", "PWM mode 1 - Channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive."],
            ["0111", "PWM mode 2 - Channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active."],
            ["1000", "Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). Then , a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM m ode 1 and the channels becomes inactive again at the next update."],
            ["1001", "Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a trigger event is detected ( on TRGI signal). Then, a comparison is performed as in PWM mode 2 and the channels becomes inactive again at the next update. In down- counting mode, the channel is active until a trigger event is detected (on TRGI signal). Then, a comparison is perfor med as in PWM mode 1 and the channels becomes active again at the next update."],
            ["1010", "Reserved"],
            ["1011", "Reserved"],
            ["1100", "Combined PWM mode 1 - OC1REF has the same behavior as in PWM mode 1. OC1REFC is the logical OR between OC1REF and OC2REF."],
            ["1101", "Combined PWM mode 2 - OC1REF has the same behavior as in PWM mode 2. OC1REFC is the logical AND between OC1REF and OC2REF."],
            ["1110", "Reserved,"],
            ["1111", "Reserved,"]
          ],
          "mask": "0b10000000001110000"
        },
        {
          "name": "OC1FE",
          "description": "Output Compare 1 fast enable This bit decreases the latency between a trigger event and a transition on the timer output. It must be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting as soon as possible after the starting trigger.",
          "values": [
            ["0", "CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles."],
            ["1", "An active edge on the trigger input acts li ke a compare match on CC1 output. Then, OC is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode."]
          ],
          "mask": "0b100"
        },
        {
          "name": "CC1S",
          "description": "Capture/Compare 1 selection This bit-field defines the direction of the c hannel (input/output) as well as the used input. CC1S bits are writable only when the ch annel is OFF (CC1E = \u20180\u2019 in TIMx_CCER).",
          "values": [
            ["00", "CC1 channel is configured as output."],
            ["01", "CC1 channel is configured as input, IC1 is mapped on TI1."],
            ["10", "CC1 channel is configured as input, IC1 is mapped on TI2."],
            ["11", "CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
          ],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111110111111101000000010000000"
        }
      ]
    },
    {
      "name": "CCER",
      "description": "capture/compare enable register",
      "offset": "0x20",
      "fields": [
        {
          "name": "CC2NP",
          "description": "Capture/Compare 2 complementary output polarity Refer to CC1NP description",
          "values": [],
          "mask": "0b10000000"
        },
        {
          "name": "CC2P",
          "description": "Capture/Compare 2 output polarity Refer to CC1P description",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "CC2E",
          "description": "Capture/Compare 2 output enable Refer to CC1E description",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "CC1NP",
          "description": "Capture/Compare 1 complementary output polarity CC1 channel configured as output: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=\u201d00\u201d (the channel is configured in output). On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated.",
          "values": [
            ["0", "OC1N active high"],
            ["1", "OC1N active low CC1 channel configured as input:This bit is used in conjunction with CC1P to def ine the polarity of TI1FP1 and TI2FP1. Refer to CC1P description."]
          ],
          "mask": "0b1000"
        },
        {
          "name": "CC1NE",
          "description": "Capture/Compare 1 complementary output enable",
          "values": [
            ["0", "Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."],
            ["1", "On - OC1N signal is output on the corre sponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."]
          ],
          "mask": "0b100"
        },
        {
          "name": "CC1P",
          "description": "Capture/Compare 1 output polarity This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register). On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1 P active bit takes the new value from the preloaded bit only when a Commutation event is generated.",
          "values": [
            ["0", "OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)"],
            ["1", "OC1 active low (output mode) / Edge s ensitivity selection (i nput mode, see below)When CC1 channel is configured as input , both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 fo r trigger or capture operations. CC1NP=0, CC1P="],
            ["0", "non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in rese t, external clock or trigger mode), TIxFP1 is not inverted (trigger o peration in gated mode or encoder mode). CC1NP=0, CC1P="],
            ["1", "inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in rese t, external clock or trigger mode), TIxFP1 is inverted (trigger operatio n in gated mode or encoder mode). CC1NP=1, CC1P="],
            ["1", "non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode. CC1NP=1, CC1P="],
            ["0", "this configuration is reserved, it must not be used."]
          ],
          "mask": "0b10"
        },
        {
          "name": "CC1E",
          "description": "Capture/Compare 1 output enable The state of the external I/O pins connec ted to the complementary OCx and OCxN channels depends on the OCx and OCxN channel state and GPIO control and alternate function registers.Table 347. Output control bits for complementary OCx and OCxN channels with break feature (TIM15) Control bits Output states(1) MOE bit OSSI bit OSSR bit CCxE bit CCxNE bi t OCx output state O CxN output state 1XX0 0Output Disabled (not driv en by the timer: Hi-Z) OCx=0OCxN=0, OCxN_EN=0 00 1Output Disabled (not driven by the timer: Hi-Z) OCx=0OCxREF + Polarity OCxN=OCxREF XOR CCxNP 01 0OCxREF + Polarity OCx=OCxREF XOR CCxPOutput Disabled (not driven by the timer: Hi-Z) OCxN=0 X1 1OCREF + Polarity + dead- timeComplementary to OCREF (not OCREF) + Polarity + dead-time 10 1Off-State (output enabled with inactive state) OCx=CCxPOCxREF + Polarity OCxN=OCxREF XOR CCxNP 11 0OCxREF + Polarity OCx=OCxREF xor CCxP, OCx_EN=1Off-State (output enabled with inactive state) OCxN=CCxNP, OCxN_EN=1 00 XXX Output disabled (not driven by the timer: Hi-Z) 100 0 1 Off-State (output enable d with inactive state) Asynchronously: OCx=CCxP, OCxN=CCxNPThen if the clock is presen t: OCx=OISx and OCxN=OISxN after a dead-time, assuming that OISx and OISxN do not correspond to OCX and OCxN both in active state10 11 1. When both outputs of a channel are not used (control taken ov er by GPIO controller), the OISx, OISxN, CCxP and CCxNP bits must be kept cleared.",
          "values": [
            ["0", "Capture mode disabled / OC1 is not active (see below)"],
            ["1", "Capture mode enabled / OC1 signal is output on the corresponding output pinWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 347for details."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111101000000"
        }
      ]
    },
    {
      "name": "CNT",
      "description": "counter",
      "offset": "0x24",
      "fields": [
        {
          "name": "UIFCPY",
          "description": "UIF CopyThis bit is a read-only copy of the UIF bit in the TIMx_ISR register.",
          "values": [],
          "mask": "0b10000000000000000000000000000000"
        },
        {
          "name": "CNT",
          "description": "Counter value",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "PSC",
      "description": "prescaler",
      "offset": "0x28",
      "fields": [
        {
          "name": "PSC",
          "description": "Prescaler value The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1). PSC contains the value to be loaded in the ac tive prescaler register at each update event (including when the counter is cleared throu gh UG bit of TIMx_EGR register or through trigger controller when configured in \u201creset mode\u201d).",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "ARR",
      "description": "auto-reload register",
      "offset": "0x2C",
      "fields": [
        {
          "name": "ARR",
          "description": "Auto-reload value ARR is the value to be loaded in the actual auto-reload register. Refer to the Section 41.4.1: Time-base unit on page 1765 for more details about ARR update and behavior. The counter is blocked while the auto-reload value is null.",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "RCR",
      "description": "repetition counter register",
      "offset": "0x30",
      "fields": [
        {
          "name": "REP",
          "description": "Repetition counter value These bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable. Each time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event. It means in PWM mode (REP+1) corresponds to the number of PWM periods in edge- aligned mode.",
          "values": [],
          "mask": "0b11111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111100000000"
        }
      ]
    },
    {
      "name": "CCR1",
      "description": "capture/compare register 1",
      "offset": "0x34",
      "fields": [
        {
          "name": "CCR1",
          "description": "Capture/Compare 1 valueIf channel CC1 is configured as output :CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.If channel CC1 is configured as input :CCR1 is the counter value transferred by the last input capture 1 event (IC1).",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "CCR2",
      "description": "capture/compare register 2",
      "offset": "0x38",
      "fields": [
        {
          "name": "CCR2",
          "description": "Capture/Compare 2 valueIf channel CC2 is configured as output :CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.If channel CC2 is configured as input :CCR2 is the counter value transferred by the last input capture 2 event (IC2).",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "BDTR",
      "description": "break and dead-time register",
      "offset": "0x44",
      "fields": [
        {
          "name": "BKF",
          "description": "Break filter This bit-field defines the frequency used to sa mple the BRK input signal and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0000", "No filter, BRK acts asynchronously"],
            ["0001", "fSAMPLING =fCK_INT , N=2"],
            ["0010", "fSAMPLING =fCK_INT , N=4"],
            ["0011", "fSAMPLING =fCK_INT , N=8"],
            ["0100", "fSAMPLING =fDTS/2, N=6"],
            ["0101", "fSAMPLING =fDTS/2, N=8"],
            ["0110", "fSAMPLING =fDTS/4, N=6"],
            ["0111", "fSAMPLING =fDTS/4, N=8"],
            ["1000", "fSAMPLING =fDTS/8, N=6"],
            ["1001", "fSAMPLING =fDTS/8, N=8"],
            ["1010", "fSAMPLING =fDTS/16, N=5"],
            ["1011", "fSAMPLING =fDTS/16, N=6"],
            ["1100", "fSAMPLING =fDTS/16, N=8"],
            ["1101", "fSAMPLING =fDTS/32, N=5"],
            ["1110", "fSAMPLING =fDTS/32, N=6"],
            ["1111", "fSAMPLING =fDTS/32, N=8"]
          ],
          "mask": "0b11110000000000000000"
        },
        {
          "name": "MOE",
          "description": "Main output enable This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.",
          "values": [
            ["0", "OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit."],
            ["1", "OC and OCN outputs are enabled if their res pective enable bits are set (CCxE, CCxNE in TIMx_CCER register) See OC/OCN enable description for more details ( Section 41.5.9: TIM15 capture/compare enable register (TIM15_CCER) on page 1811 )."]
          ],
          "mask": "0b1000000000000000"
        },
        {
          "name": "AOE",
          "description": "Automatic output enable This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "MOE can be set only by software"],
            ["1", "MOE can be set by software or automatically at the next update event (if the break input is not be active)"]
          ],
          "mask": "0b100000000000000"
        },
        {
          "name": "BKP",
          "description": "Break polarity This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Any write operation to this bit takes a dela y of 1 APB clock cycle to become effective.",
          "values": [
            ["0", "Break input BRK is active low"],
            ["1", "Break input BRK is active high"]
          ],
          "mask": "0b10000000000000"
        },
        {
          "name": "BKE",
          "description": "Break enable Any write operation to this bit takes a delay of 1 APB clock cycl e to become effective.",
          "values": [["0", "Break inputs (BRK and CCS clock failure event) disabled1; Break inputs (BRK and CCS clock failure event) enabled This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."]],
          "mask": "0b1000000000000"
        },
        {
          "name": "OSSR",
          "description": "Off-state selection for Run mode This bit is used when MOE=1 on channels t hat have a complementar y output which are configured as outputs. OSSR is not implemented if no comple mentary output is implemented in the timer. See OC/OCN enable description for more details ( Section 41.5.9: TIM15 capture/compare enable register (TIM15_CCER) on page 1811 ). This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "When inactive, OC/OCN outputs are disabled (t he timer releases the output control which is taken over by the GPIO, which forces a Hi-Z state)"],
            ["1", "When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is st ill controlled by the timer)."]
          ],
          "mask": "0b100000000000"
        },
        {
          "name": "OSSI",
          "description": "Off-state selection for Idle mode This bit is used when MOE=0 on channels configured as outputs.See OC/OCN enable description for more details ( Section 41.5.9: TIM15 capture/compare enable register (TIM15_CCER) on page 1811 ). This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "When inactive, OC/OCN outputs are disa bled (OC/OCN enable output signal=0)"],
            ["1", "When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1)"]
          ],
          "mask": "0b10000000000"
        },
        {
          "name": "LOCK",
          "description": "Lock configuration These bits offer a write protection against software errors. The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.",
          "values": [
            ["00", "LOCK OFF - No bit is write protected"],
            ["01", "LOCK Level 1 = DTG bits in TIMx_BDTR re gister, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written"],
            ["10", "LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output thr ough the CCxS bits) as well as OSSR and OSSI bits can no longer be written."],
            ["11", "LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the rela ted channel is configured in output through the CCxS bits) can no longer be written."]
          ],
          "mask": "0b1100000000"
        },
        {
          "name": "DTG",
          "description": "Dead-time generator setup This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration. DTG[7:5] = 0xx => DT = DTG[7:0] x t dtg with tdtg = tDTSDTG[7:5] = 10x => DT = (64+DTG[5:0]) x tdtg with tdtg = 2 x tDTSDTG[7:5] = 110 => DT = (32+DTG[4:0]) x tdtg with tdtg = 8 x tDTSDTG[7:5] = 111 => DT = (32+DTG[4:0]) x tdtg with tdtg = 16 x tDTSExample if tDTS = 125 ns (8 MHz), dead-time possible values are:0 to 15875 ns by 125 ns steps,16 \u00b5s to 31750 ns by 250 ns steps,32 \u00b5s to 63 \u00b5s by 1 \u00b5s steps,64 \u00b5s to 126 \u00b5s by 2 \u00b5s steps This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [],
          "mask": "0b11111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111100000000000000000000"
        }
      ]
    },
    {
      "name": "DCR",
      "description": "DMA control register",
      "offset": "0x48",
      "fields": [
        {
          "name": "DBL",
          "description": "DMA burst length This 5-bit field defines the length of DMA tran sfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).",
          "values": [
            ["00000", "1 transfer,"],
            ["00001", "2 transfers,"],
            ["00010", "3 transfers,..."],
            ["10001", "18 transfers."]
          ],
          "mask": "0b1111100000000"
        },
        {
          "name": "DBA",
          "description": "DMA base address This 5-bit field defines the base-address fo r DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.Example:",
          "values": [
            ["00000", "TIMx_CR1,"],
            ["00001", "TIMx_CR2,"],
            ["00010", "TIMx_SMCR,..."]
          ],
          "mask": "0b11111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1110000011100000"
        }
      ]
    },
    {
      "name": "DMAR",
      "description": "DMA address for full transfer",
      "offset": "0x4C",
      "fields": [
        {
          "name": "DMAB",
          "description": "DMA register for burst accesses A read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4 where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is autom atically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR).",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "AF1",
      "description": "alternate register 1",
      "offset": "0x60",
      "fields": [
        {
          "name": "BKCMP2P",
          "description": "BRK COMP2 input polarity This bit selects the COMP2 inpu t sensitivity. It must be programmed togethe r with the BKP polarity bit. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "COMP2 input is active low"],
            ["1", "COMP2 input is active high"]
          ],
          "mask": "0b100000000000"
        },
        {
          "name": "BKCMP1P",
          "description": "BRK COMP1 input polarity This bit selects the COMP1 inpu t sensitivity. It must be programmed togethe r with the BKP polarity bit. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "COMP1 input is active low"],
            ["1", "COMP1 input is active high"]
          ],
          "mask": "0b10000000000"
        },
        {
          "name": "BKINP",
          "description": "BRK BKIN input polarity This bit selects the BKIN alternate function inpu t sensitivity. It must be programmed together with the BKP polarity bit. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "BKIN input is active low"],
            ["1", "BKIN input is active high"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "BKDF1BK0E",
          "description": "BRK dfsdm1_break[0] enable This bit enables the dfsdm1_break[0] for the ti mer\u2019s BRK input. dfsdm1_break[0] output is \u2018ORed\u2019 with the other BRK sources. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "dfsdm1_break[0]input disabled"],
            ["1", "dfsdm1_break[0]input enabled"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "BKCMP2E",
          "description": "BRK COMP2 enable This bit enables the COMP2 for the timer\u2019s BR K input. COMP2 output is \u2018ORed\u2019 with the other BRK sources. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). BKCMP1E : BRK COMP1 enable This bit enables the COMP1 for the timer\u2019s BR K input. COMP1 output is \u2018ORed\u2019 with the other BRK sources. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "COMP2 input disabled"],
            ["1", "COMP2 input enabled"],
            ["0", "COMP1 input disabled"],
            ["1", "COMP1 input enabled"]
          ],
          "mask": "0b100"
        },
        {
          "name": "BKINE",
          "description": "BRK BKIN input enable This bit enables the BKIN alternate function in put for the timer\u2019s BRK input. BKIN input is \u2018ORed\u2019 with the other BRK sources. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).",
          "values": [
            ["0", "BKIN input disabled"],
            ["1", "BKIN input enabled"]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111000011111000"
        }
      ]
    },
    {
      "name": "TISEL",
      "description": "input selection register",
      "offset": "0x68",
      "fields": [
        {
          "name": "TI2SEL",
          "description": "selects TI2[0] to TI2[15] input",
          "values": [
            ["0000", "TIM15_CH2 input"],
            ["0001", "TIM2_CH2 input"],
            ["0010", "TIM3_CH2 input"],
            ["0011", "TIM4_CH2 input"],
            ["Others", "Reserved"]
          ],
          "mask": "0b111100000000"
        },
        {
          "name": "TI1SEL",
          "description": "selects TI1[0] to TI1[15] input",
          "values": [
            ["0000", "TIM15_CH1 input"],
            ["0001", "TIM2_CH1 input"],
            ["0010", "TIM3_CH1 input"],
            ["0011", "TIM4_CH1 input"],
            ["0100", "LSE"],
            ["0101", "CSI"],
            ["0110", "MCO2"],
            ["Other", "Reserved"]
          ],
          "mask": "0b1111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111000011110000"
        }
      ]
    }
  ]
}
