/*
 * (C) COPYRIGHT 2021 Arm Limited or its affiliates
 * ALL RIGHTS RESERVED
 *
 * This file was AUTOGENERATED from the RMM specification.
 * RMM specification source version: 404016e5-dirty
 */

#ifndef __TB_PSCI_CPU_ON_H
#define __TB_PSCI_CPU_ON_H

/*
 * Testbench for PSCI_CPU_ON command. Check via CBMC with flag `--entry-point
 * tb_psci_cpu_on`.
 *
 * Arguments:
 *     target_cpu: This parameter contains a copy of the affinity fields of the
 * MPIDR register.
 *     entry_point_address: Address at which the core must resume execution.
 *     context_id: This parameter is only meaningful to the caller (must be
 * present in X0 of the target PE upon first entry to Non-Secure exception
 * level).
 *
 * Returns:
 *     bool: Output value.
 */
bool tb_psci_cpu_on(
    uint64_t target_cpu,
    uint64_t entry_point_address,
    uint32_t context_id);

#endif // __TB_PSCI_CPU_ON_H
