Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 21 11:50:56 2023
| Host         : Valkyrie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Differental_Phasemeter_wrapper_timing_summary_routed.rpt -pb Differental_Phasemeter_wrapper_timing_summary_routed.pb -rpx Differental_Phasemeter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Differental_Phasemeter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         138         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           208         
LUTAR-1    Warning           LUT drives async reset alert                        7           
TIMING-18  Warning           Missing input or output delay                       44          
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (274)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5106)
---------------------------
 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[0]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[10]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[11]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[12]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[13]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[14]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[15]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[16]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[17]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[18]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[19]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[1]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[20]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[21]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[22]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[23]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[24]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[25]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[26]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[27]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[28]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[29]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[2]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[30]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[31]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[3]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[4]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[5]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[6]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[7]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[8]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: Differental_Phasemeter_i/PRBS/Clock_Divider_0/inst/Counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (274)
--------------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.239       -2.800                     30                22486        0.006        0.000                      0                22442        1.845        0.000                       0                  9298  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_Differental_Phasemeter_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_Differental_Phasemeter_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         
adc_clk                                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                     {0.000 4.000}        8.000           125.000         
clk_fpga_1                                                     {0.000 3.281}        6.562           152.393         
rx_clk                                                         {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_Differental_Phasemeter_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_Differental_Phasemeter_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  
adc_clk                                                             -0.239       -2.170                     21                10958        0.031        0.000                      0                10930        2.750        0.000                       0                  4707  
clk_fpga_0                                                          -0.106       -0.465                      7                 9592        0.006        0.000                      0                 9592        3.020        0.000                       0                  4583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.200       -0.920                      9                 1272        0.134        0.000                      0                 1264  
adc_clk       clk_fpga_0          6.595        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  0.038        0.000                      0                 1347        0.513        0.000                      0                 1347  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                   
----------                                   ----------                                   --------                                   
(none)                                                                                                                                 
(none)                                       adc_clk                                                                                   
(none)                                       clk_fpga_0                                                                                
(none)                                       clk_out1_Differental_Phasemeter_clk_wiz_0_0                                               
(none)                                       clkfbout_Differental_Phasemeter_clk_wiz_0_0                                               
(none)                                                                                    adc_clk                                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Differental_Phasemeter_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Differental_Phasemeter_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           21  Failing Endpoints,  Worst Slack       -0.239ns,  Total Violation       -2.170ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 7.218ns (90.316%)  route 0.774ns (9.684%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.764     4.925    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y18          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.933 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.935    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.453 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    11.224    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.348    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.013    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.127    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.355    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.469 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.583    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.917 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.917    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.677    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -12.917    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 7.197ns (90.291%)  route 0.774ns (9.709%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.764     4.925    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y18          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.933 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.935    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.453 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    11.224    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.348    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.013    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.127    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.355    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.469 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.583    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.896 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.896    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.677    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 7.208ns (90.166%)  route 0.786ns (9.834%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.763     4.924    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    11.235    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.359 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.359    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.892 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.009 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.126 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.243 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.243    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.360    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.477    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.595    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.918 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.918    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.725    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 7.200ns (90.156%)  route 0.786ns (9.844%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.763     4.924    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    11.235    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.359 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.359    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.892 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.009 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.126 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.243 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.243    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.360    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.477    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.595    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.910    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.725    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 7.208ns (89.309%)  route 0.863ns (10.691%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.760     4.921    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y22          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.929 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.449 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.861    11.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.433    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.966 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.083    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.200 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.200    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.317 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.317    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.434 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.434    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.551    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.668    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.991    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.496    12.408    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/C
                         clock pessimism              0.363    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)        0.109    12.845    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 7.123ns (90.200%)  route 0.774ns (9.800%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.764     4.925    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y18          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.933 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.935    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.453 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    11.224    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.348    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.013    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.127    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.355    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.469 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.583    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.822 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.822    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_5
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.677    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 7.200ns (89.299%)  route 0.863ns (10.701%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.760     4.921    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    DSP48_X0Y22          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.929 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.931    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.449 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.861    11.309    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.433    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.966 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.966    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.083    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.200 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.200    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.317 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.317    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.434 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.434    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.551    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.668    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.983 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.983    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_4
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.496    12.408    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]/C
                         clock pessimism              0.363    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)        0.109    12.845    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 7.107ns (90.180%)  route 0.774ns (9.820%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.764     4.925    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y18          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.933 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.935    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.453 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    11.224    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.348    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.013    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.127    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.355    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.469 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.583    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.806 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.806    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_7
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.677    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 7.104ns (90.176%)  route 0.774ns (9.824%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.764     4.925    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y18          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.933 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.935    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.453 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    11.224    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.348    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.898 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.898    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.013    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.127    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.241    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.355 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.355    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.469 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.803 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.803    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_6
    SLICE_X33Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y54         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)        0.062    12.677    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[25]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 7.124ns (90.062%)  route 0.786ns (9.938%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.763     4.924    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    DSP48_X1Y16          DSP48E1                                      r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.452 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    11.235    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.359 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.359    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.892 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.009 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.126 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.243 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.243    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.360    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.477    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.595    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.834 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.834    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.725    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                 -0.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y10          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.881    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X0Y10          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.849     1.995    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X0Y10          RAMS32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.346     1.649    
    SLICE_X0Y10          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_eof_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.372%)  route 0.206ns (61.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.551     1.606    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y20         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_eof_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.128     1.734 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_eof_reg_reg/Q
                         net (fo=1, routed)           0.206     1.940    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[20]
    SLICE_X24Y20         SRL16E                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.817     1.963    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X24Y20         SRL16E                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4/CLK
                         clock pessimism             -0.095     1.868    
    SLICE_X24Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.908    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.581     1.636    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y13          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104     1.882    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X4Y13          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.848     1.994    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y13          RAMD32                                       r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.345     1.649    
    SLICE_X4Y13          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.849    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y12  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/Quadrature_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y12  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Oscilator/Quadrature_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y10  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Oscilator/Quadrature_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y10  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Oscilator/Quadrature_buffer_reg/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X2Y7   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[0].fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X2Y7   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[0].fifo_0/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X1Y7   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X1Y7   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X1Y6   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[2].fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X1Y6   Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[2].fifo_0/WRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X24Y13  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.106ns,  Total Violation       -0.465ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.820ns (36.770%)  route 4.849ns (63.230%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[0])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[0]
                         net (fo=17, routed)          1.331     5.833    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     5.957 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4/O
                         net (fo=1, routed)           0.000     5.957    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.489 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           0.902     7.390    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.150     7.540 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=2, routed)           0.966     8.506    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.326     8.832 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.587     9.419    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.124     9.543 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.729    10.272    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X6Y53          LUT4 (Prop_lut4_I3_O)        0.124    10.396 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.335    10.731    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.169    10.625    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.820ns (36.770%)  route 4.849ns (63.230%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[0])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[0]
                         net (fo=17, routed)          1.331     5.833    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     5.957 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4/O
                         net (fo=1, routed)           0.000     5.957    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.489 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           0.902     7.390    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.150     7.540 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=2, routed)           0.966     8.506    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.326     8.832 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.587     9.419    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.124     9.543 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.729    10.272    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X6Y53          LUT4 (Prop_lut4_I3_O)        0.124    10.396 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.335    10.731    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.169    10.625    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.820ns (36.770%)  route 4.849ns (63.230%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[0])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[0]
                         net (fo=17, routed)          1.331     5.833    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     5.957 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4/O
                         net (fo=1, routed)           0.000     5.957    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.489 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           0.902     7.390    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.150     7.540 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=2, routed)           0.966     8.506    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.326     8.832 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.587     9.419    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.124     9.543 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.729    10.272    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X6Y53          LUT4 (Prop_lut4_I3_O)        0.124    10.396 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.335    10.731    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.169    10.625    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.820ns (36.770%)  route 4.849ns (63.230%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARID[0])
                                                      1.440     4.502 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ARID[0]
                         net (fo=17, routed)          1.331     5.833    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     5.957 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4/O
                         net (fo=1, routed)           0.000     5.957    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry_i_4_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.489 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           0.902     7.390    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_50
    SLICE_X5Y54          LUT5 (Prop_lut5_I0_O)        0.150     7.540 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=2, routed)           0.966     8.506    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_7_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.326     8.832 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.587     9.419    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.124     9.543 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=17, routed)          0.729    10.272    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X6Y53          LUT4 (Prop_lut4_I3_O)        0.124    10.396 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.335    10.731    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.497    10.689    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X8Y53          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.169    10.625    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.603ns (34.342%)  route 4.977ns (65.658%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          1.270     5.802    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.926 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.439 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           1.143     7.582    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     7.706 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10/O
                         net (fo=1, routed)           0.947     8.654    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.778 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.430     9.207    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.331 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.655     9.987    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.111 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.531    10.641    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X3Y64          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.536    10.728    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y64          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/C
                         clock pessimism              0.230    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    10.628    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.603ns (34.342%)  route 4.977ns (65.658%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          1.270     5.802    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.926 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.439 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           1.143     7.582    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     7.706 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10/O
                         net (fo=1, routed)           0.947     8.654    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.778 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.430     9.207    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.331 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.655     9.987    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.111 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.531    10.641    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X3Y64          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.536    10.728    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y64          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/C
                         clock pessimism              0.230    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    10.628    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.603ns (34.342%)  route 4.977ns (65.658%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          1.270     5.802    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.926 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.439 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           1.143     7.582    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     7.706 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10/O
                         net (fo=1, routed)           0.947     8.654    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.778 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.430     9.207    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.124     9.331 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0/O
                         net (fo=17, routed)          0.655     9.987    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.124    10.111 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.531    10.641    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X3Y64          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.536    10.728    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y64          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/C
                         clock pessimism              0.230    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    10.628    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.603ns (34.569%)  route 4.927ns (65.431%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          1.270     5.802    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.926 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.439 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           1.143     7.582    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     7.706 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10/O
                         net (fo=1, routed)           0.947     8.654    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.778 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.691     9.468    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     9.592 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=17, routed)          0.496    10.089    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.124    10.213 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.379    10.592    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X4Y63          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.536    10.728    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X4Y63          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/C
                         clock pessimism              0.230    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X4Y63          FDRE (Setup_fdre_C_CE)      -0.169    10.664    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.603ns (34.569%)  route 4.927ns (65.431%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          1.270     5.802    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.926 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.439 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           1.143     7.582    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     7.706 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10/O
                         net (fo=1, routed)           0.947     8.654    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.778 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.691     9.468    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     9.592 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=17, routed)          0.496    10.089    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.124    10.213 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.379    10.592    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X4Y63          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.536    10.728    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X4Y63          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/C
                         clock pessimism              0.230    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X4Y63          FDRE (Setup_fdre_C_CE)      -0.169    10.664    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 2.603ns (34.569%)  route 4.927ns (65.431%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.532 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          1.270     5.802    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     5.926 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.926    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_4__0_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.439 f  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=3, routed)           1.143     7.582    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     7.706 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10/O
                         net (fo=1, routed)           0.947     8.654    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.778 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0/O
                         net (fo=8, routed)           0.691     9.468    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.124     9.592 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=17, routed)          0.496    10.089    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.124    10.213 r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.379    10.592    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X4Y63          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.536    10.728    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X4Y63          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/C
                         clock pessimism              0.230    10.958    
                         clock uncertainty           -0.125    10.833    
    SLICE_X4Y63          FDRE (Setup_fdre_C_CE)      -0.169    10.664    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.926%)  route 0.179ns (49.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.564     0.905    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y49         FDSE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDSE (Prop_fdse_C_Q)         0.141     1.046 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]/Q
                         net (fo=1, routed)           0.179     1.225    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.gpio_OE_reg_n_0_[15]
    SLICE_X26Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.270 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[15]_i_1/O
                         net (fo=1, routed)           0.000     1.270    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[15]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1_reg[15]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.902    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y49         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/Q
                         net (fo=1, routed)           0.200     1.242    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg
    SLICE_X25Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.287 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.287    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/ip2bus_data[20]
    SLICE_X25Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.828     1.198    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/s_axi_aclk
    SLICE_X25Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.091     1.260    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.971%)  route 0.202ns (52.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.591     0.932    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y48         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg[21]/Q
                         net (fo=1, routed)           0.202     1.274    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[21].reg1_reg
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.319 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/ip2bus_data_i_D1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.319    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data[21]
    SLICE_X37Y51         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.859     1.229    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/s_axi_aclk
    SLICE_X37Y51         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[21]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.092     1.292    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[24].reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.873%)  route 0.203ns (52.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.593     0.934    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y49         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[24]/Q
                         net (fo=1, routed)           0.203     1.277    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/gpio_Data_In[24]
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.322 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[24].reg1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[24].reg1[24]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[24].reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.861     1.231    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y52         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[24].reg1_reg[24]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.092     1.294    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[24].reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[12].reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.099%)  route 0.201ns (51.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.564     0.905    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[12].reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[12].reg1_reg[12]/Q
                         net (fo=1, routed)           0.201     1.246    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[12].reg1_reg
    SLICE_X17Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.291 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/ip2bus_data_i_D1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.291    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data[12]
    SLICE_X17Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/ip2bus_data_i_D1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.209%)  route 0.190ns (59.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.565     0.906    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/Q
                         net (fo=2, routed)           0.190     1.224    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[9]
    SLICE_X7Y49          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.835     1.205    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.019     1.195    Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.757%)  route 0.159ns (41.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.545     0.886    Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X23Y74         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=2, routed)           0.159     1.173    Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X21Y74         LUT5 (Prop_lut5_I1_O)        0.099     1.272 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/gpio_core_1/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.272    Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/ip2bus_data[0]
    SLICE_X21Y74         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.813     1.183    Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/s_axi_aclk
    SLICE_X21Y74         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X21Y74         FDRE (Hold_fdre_C_D)         0.092     1.241    Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.007%)  route 0.237ns (55.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.564     0.905    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y48         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[17]/Q
                         net (fo=1, routed)           0.237     1.282    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.327 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/ip2bus_data_i_D1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.327    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data[17]
    SLICE_X30Y51         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/s_axi_aclk
    SLICE_X30Y51         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[17]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.120     1.292    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.339%)  route 0.190ns (47.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.563     0.904    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y45         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/Q
                         net (fo=1, routed)           0.190     1.258    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.303 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.303    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data[20]
    SLICE_X29Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[19].reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.101%)  route 0.225ns (51.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.563     0.904    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y45         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[19].reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[19].reg1_reg[19]/Q
                         net (fo=1, routed)           0.225     1.293    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[19].reg1_reg
    SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.338 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/ip2bus_data_i_D1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.338    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data[19]
    SLICE_X30Y52         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[19]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120     1.292    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/ip2bus_data_i_D1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y6    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y60   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y59   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y56   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y56   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y56   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y54   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y56   Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/ip2bus_data_i_D1_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y49    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y49    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y49    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y49    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.200ns,  Total Violation       -0.920ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 7.692ns (80.087%)  route 1.913ns (19.913%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           1.126     4.564    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Kp[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.600 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.120 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    10.904    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.028 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.028    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.561 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.678    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.795    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.029 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.029    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.146 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.146    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.263 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.264    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.587 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.587    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.387    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 7.684ns (80.070%)  route 1.913ns (19.930%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           1.126     4.564    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Kp[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.600 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.120 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    10.904    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.028 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.028    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.561 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.678    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.795    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.029 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.029    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.146 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.146    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.263 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.264    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.579 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.579    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.387    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 7.608ns (79.911%)  route 1.913ns (20.089%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           1.126     4.564    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Kp[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.600 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.120 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    10.904    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.028 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.028    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.561 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.678    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.795    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.029 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.029    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.146 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.146    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.263 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.264    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.503 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.503    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.387    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 7.702ns (81.454%)  route 1.754ns (18.546%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y46         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.980     4.418    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     8.454 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.456    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.974 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    10.745    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.869 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    10.869    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.533 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.534    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.438 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.438    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.339    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.339    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 7.588ns (79.869%)  route 1.913ns (20.131%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           1.126     4.564    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Kp[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.600 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.120 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    10.904    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.028 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.028    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.561 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.678    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.795    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.029 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.029    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.146 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.146    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.263 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.264    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.483 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.483    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491    12.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.109    12.387    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 7.681ns (81.412%)  route 1.754ns (18.587%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y46         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.980     4.418    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     8.454 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.456    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.974 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    10.745    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.869 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    10.869    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.533 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.534    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.417 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.417    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.339    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.339    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 7.575ns (79.847%)  route 1.912ns (20.153%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           1.126     4.564    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Kp[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.600 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.120 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    10.904    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.028 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.028    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.561 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.678    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.795    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.029 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.029    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.146 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.146    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.469 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.469    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_6
    SLICE_X32Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.501    12.413    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.109    12.397    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[25]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 7.567ns (79.830%)  route 1.912ns (20.170%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           1.126     4.564    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Kp[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.600 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.602    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.120 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783    10.904    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.028 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.028    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.561 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.561    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.678    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.795    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.029 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.029    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.146 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.146    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.461 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.461    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_4
    SLICE_X32Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.501    12.413    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.109    12.397    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 7.607ns (81.266%)  route 1.754ns (18.734%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y46         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.980     4.418    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     8.454 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.456    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.974 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    10.745    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.869 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    10.869    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.533 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.534    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.343 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.343    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_5
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.339    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.339    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 7.591ns (81.233%)  route 1.754ns (18.767%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.674     2.982    Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y46         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.980     4.418    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Control_Ki[9]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     8.454 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.456    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.974 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771    10.745    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.869 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    10.869    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.533 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.534    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.648    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.762    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.990    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.104    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.327 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.327    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_7
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490    12.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)        0.062    12.339    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.339    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                  0.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.274ns (19.024%)  route 1.166ns (80.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.902    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y56         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=5, routed)           1.166     2.232    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Guess_Freq[29]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.277 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Freq0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     2.277    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller_n_62
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.342 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.342    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq0_carry__6_n_6
    SLICE_X29Y48         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X29Y48         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.105     2.208    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.858ns (59.242%)  route 0.590ns (40.758%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.567     0.908    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=3, routed)           0.337     1.386    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Ki[27]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[10]_P[9])
                                                      0.609     1.995 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[9]
                         net (fo=1, routed)           0.253     2.248    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0_n_96
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.045     2.293 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[27]_i_2/O
                         net (fo=1, routed)           0.000     2.293    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[27]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.356 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_4
    SLICE_X9Y47          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.835     1.981    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y47          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.105     2.211    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.858ns (59.242%)  route 0.590ns (40.758%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.567     0.908    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=3, routed)           0.337     1.386    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Ki[27]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      0.609     1.995 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[13]
                         net (fo=1, routed)           0.253     2.248    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0_n_92
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.045     2.293 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[31]_i_2/O
                         net (fo=1, routed)           0.000     2.293    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[31]_i_2_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.356 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X9Y48          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.835     1.981    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y48          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.105     2.211    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.858ns (59.242%)  route 0.590ns (40.758%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.567     0.908    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=3, routed)           0.337     1.386    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Ki[27]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      0.609     1.995 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[1]
                         net (fo=1, routed)           0.253     2.248    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0_n_104
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.045     2.293 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[19]_i_2/O
                         net (fo=1, routed)           0.000     2.293    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[19]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.356 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_4
    SLICE_X9Y45          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.834     1.980    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y45          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.105     2.210    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.858ns (59.242%)  route 0.590ns (40.758%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.567     0.908    Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=3, routed)           0.337     1.386    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Ki[27]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[10]_P[5])
                                                      0.609     1.995 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[5]
                         net (fo=1, routed)           0.253     2.248    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0_n_100
    SLICE_X9Y46          LUT2 (Prop_lut2_I1_O)        0.045     2.293 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_2/O
                         net (fo=1, routed)           0.000     2.293    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[23]_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.356 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_4
    SLICE_X9Y46          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.834     1.980    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y46          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.105     2.210    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.312ns (20.937%)  route 1.178ns (79.063%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.563     0.904    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     1.052 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=5, routed)           1.178     2.230    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/PLL_Guess_Freq[17]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.098     2.328 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/PLL_Freq0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     2.328    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller_n_50
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.394 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.394    Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq0_carry__3_n_6
    SLICE_X34Y45         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X34Y45         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[17]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     2.237    Differental_Phasemeter_i/Costa_Demodulator_0/inst/PLL_Freq_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.311ns (21.288%)  route 1.150ns (78.712%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.563     0.904    Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     1.052 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=5, routed)           1.150     2.201    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Guess_Freq[17]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.098     2.299 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/PLL_Freq0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     2.299    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller_n_50
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.364 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.364    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq0_carry__3_n_6
    SLICE_X29Y45         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.831     1.977    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X29Y45         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.105     2.207    Differental_Phasemeter_i/Costa_Demodulator_1/inst/PLL_Freq_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.252ns (17.248%)  route 1.209ns (82.752%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.586     0.927    Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y63         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           1.209     2.277    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Scale[2]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.322 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4/O
                         net (fo=1, routed)           0.000     2.322    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.388 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.388    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[2]
    SLICE_X40Y66         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.853     1.999    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y66         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.125     2.124    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.105     2.229    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.861ns (57.419%)  route 0.639ns (42.581%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.902    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.341     1.383    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kp[21]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      0.609     1.992 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           0.298     2.290    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.045     2.335 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000     2.335    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.401 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.401    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_6
    SLICE_X10Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.833     1.979    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[21]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.134     2.238    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.861ns (57.419%)  route 0.639ns (42.581%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.561     0.902    Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.341     1.383    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Control_Kp[21]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      0.609     1.992 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4/P[7]
                         net (fo=1, routed)           0.298     2.290    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4_n_98
    SLICE_X10Y56         LUT2 (Prop_lut2_I1_O)        0.045     2.335 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[27]_i_4/O
                         net (fo=1, routed)           0.000     2.335    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[27]_i_4_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.401 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.401    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_6
    SLICE_X10Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.833     1.979    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[25]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.134     2.238    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.595ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.135ns  (logic 0.419ns (36.902%)  route 0.716ns (63.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23                                      0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.716     1.135    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)       -0.270     7.730    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.216ns  (logic 0.518ns (42.608%)  route 0.698ns (57.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23                                      0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.698     1.216    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)       -0.093     7.907    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.339%)  route 0.600ns (55.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.078    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.222     7.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.055ns  (logic 0.478ns (45.292%)  route 0.577ns (54.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.577     1.055    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.218     7.782    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.732%)  route 0.721ns (61.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23                                      0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.721     1.177    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y24         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)       -0.095     7.905    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.144%)  route 0.709ns (60.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23                                      0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.709     1.165    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y24         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)       -0.093     7.907    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.079%)  route 0.606ns (53.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.606     1.124    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)       -0.095     7.905    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.992ns  (logic 0.518ns (52.234%)  route 0.474ns (47.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17                                       0.000     0.000 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.992    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y18          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)       -0.093     7.907    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  6.915    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[20]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.456ns (6.114%)  route 7.003ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        7.003    12.262    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Reset
    SLICE_X32Y33         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.493    12.405    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Clock
    SLICE_X32Y33         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[20]/C
                         clock pessimism              0.249    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[20]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[21]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.456ns (6.114%)  route 7.003ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        7.003    12.262    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Reset
    SLICE_X32Y33         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.493    12.405    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Clock
    SLICE_X32Y33         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[21]/C
                         clock pessimism              0.249    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[22]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.456ns (6.114%)  route 7.003ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        7.003    12.262    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Reset
    SLICE_X32Y33         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.493    12.405    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Clock
    SLICE_X32Y33         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[22]/C
                         clock pessimism              0.249    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[22]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[23]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.456ns (6.114%)  route 7.003ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        7.003    12.262    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Reset
    SLICE_X32Y33         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.493    12.405    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/Clock
    SLICE_X32Y33         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[23]/C
                         clock pessimism              0.249    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X32Y33         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Quadrature_Filter/section_out1_reg[23]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0/RST
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 0.456ns (8.384%)  route 4.983ns (91.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        4.983    10.242    Differental_Phasemeter_i/DATA_LOGGER_0/inst/rst
    RAMB36_X1Y2          FIFO36E1                                     f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.531    12.443    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X1Y2          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0/RDCLK
                         clock pessimism              0.249    12.692    
                         clock uncertainty           -0.035    12.656    
    RAMB36_X1Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    10.288    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[8].fifo_0
  -------------------------------------------------------------------
                         required time                         10.288    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/RST
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.456ns (8.455%)  route 4.938ns (91.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        4.938    10.197    Differental_Phasemeter_i/DATA_LOGGER_0/inst/rst
    RAMB36_X1Y7          FIFO36E1                                     f  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.534    12.446    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X1Y7          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/RDCLK
                         clock pessimism              0.249    12.695    
                         clock uncertainty           -0.035    12.659    
    RAMB36_X1Y7          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    10.291    Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.456ns (6.188%)  route 6.913ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        6.913    12.172    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Reset
    SLICE_X34Y27         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.486    12.398    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Clock
    SLICE_X34Y27         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[12]/C
                         clock pessimism              0.249    12.648    
                         clock uncertainty           -0.035    12.612    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.293    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.456ns (6.188%)  route 6.913ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        6.913    12.172    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Reset
    SLICE_X34Y27         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.486    12.398    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Clock
    SLICE_X34Y27         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[13]/C
                         clock pessimism              0.249    12.648    
                         clock uncertainty           -0.035    12.612    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.293    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[14]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.456ns (6.188%)  route 6.913ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        6.913    12.172    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Reset
    SLICE_X34Y27         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.486    12.398    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Clock
    SLICE_X34Y27         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[14]/C
                         clock pessimism              0.249    12.648    
                         clock uncertainty           -0.035    12.612    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.293    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[15]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 0.456ns (6.188%)  route 6.913ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.642     4.803    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456     5.259 f  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        6.913    12.172    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Reset
    SLICE_X34Y27         FDCE                                         f  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.486    12.398    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Clock
    SLICE_X34Y27         FDCE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[15]/C
                         clock pessimism              0.249    12.648    
                         clock uncertainty           -0.035    12.612    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.293    Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/section_out1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.578%)  route 0.251ns (57.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.141     2.056    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X19Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.578%)  route 0.251ns (57.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.141     2.056    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X19Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.578%)  route 0.251ns (57.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.141     2.056    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X19Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.578%)  route 0.251ns (57.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.141     2.056    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X19Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.578%)  route 0.251ns (57.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.141     2.056    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y1          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y1          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X19Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.540    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.158%)  route 0.255ns (57.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     2.060    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X18Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.158%)  route 0.255ns (57.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     2.060    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X18Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.158%)  route 0.255ns (57.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     2.060    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X18Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.158%)  route 0.255ns (57.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     2.060    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X18Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.158%)  route 0.255ns (57.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.564     1.619    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y1          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.870    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.915 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     2.060    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y1          FDCE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.832     1.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y1          FDCE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.343     1.635    
    SLICE_X18Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.543    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.517    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay            20 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 0.580ns (7.184%)  route 7.494ns (92.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.269    11.099    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y1          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.500     4.412    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y1          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 0.580ns (7.184%)  route 7.494ns (92.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.269    11.099    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y1          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.500     4.412    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y1          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 0.580ns (7.184%)  route 7.494ns (92.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.269    11.099    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y1          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.500     4.412    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y1          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 0.580ns (7.184%)  route 7.494ns (92.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         4.269    11.099    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y1          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.500     4.412    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y1          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.326ns  (logic 0.580ns (7.917%)  route 6.746ns (92.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.521    10.351    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X19Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.501     4.413    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.326ns  (logic 0.580ns (7.917%)  route 6.746ns (92.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.521    10.351    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X19Y0          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.501     4.413    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.344ns  (logic 0.580ns (9.142%)  route 5.764ns (90.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.539     9.369    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y12          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.543     4.455    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y12          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.344ns  (logic 0.580ns (9.142%)  route 5.764ns (90.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.539     9.369    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y12          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.543     4.455    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y12          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.344ns  (logic 0.580ns (9.142%)  route 5.764ns (90.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.539     9.369    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y12          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.543     4.455    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y12          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.344ns  (logic 0.580ns (9.142%)  route 5.764ns (90.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.717     3.025    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.225     6.706    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X4Y6           LUT1 (Prop_lut1_I0_O)        0.124     6.830 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.539     9.369    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y12          FDPE                                         f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.543     4.455    Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y12          FDPE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.724%)  route 0.103ns (42.276%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.552     0.893    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.103     1.137    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X24Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.819     1.965    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X24Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.895%)  route 0.121ns (46.105%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.552     0.893    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/Q
                         net (fo=1, routed)           0.121     1.154    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/prmry_in
    SLICE_X22Y17         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.820     1.966    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/m_axi_s2mm_aclk
    SLICE_X22Y17         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.434%)  route 0.164ns (52.566%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X6Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.164     1.209    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y22          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.821     1.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y22          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.698%)  route 0.169ns (53.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.560     0.901    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X12Y17         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.169     1.217    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.825     1.971    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.284%)  route 0.169ns (50.716%))
  Logic Levels:           0  
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.552     0.893    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X24Y30         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.169     1.225    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X22Y28         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.816     1.962    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X22Y28         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.551     0.892    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X22Y20         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.196     1.229    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X22Y22         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.815     1.961    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X22Y22         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.695%)  route 0.199ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X6Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.199     1.243    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.819     1.965    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y23          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.597%)  route 0.212ns (56.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.556     0.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X6Y21          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.061 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.212     1.273    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y22          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.821     1.967    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y22          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.574%)  route 0.161ns (41.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.552     0.893    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X22Y19         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/Q
                         net (fo=8, routed)           0.161     1.181    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X22Y18         LUT1 (Prop_lut1_I0_O)        0.099     1.280 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.280    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_tmp
    SLICE_X22Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.819     1.965    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/m_axi_s2mm_aclk
    SLICE_X22Y18         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.047%)  route 0.226ns (57.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X8Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.226     1.285    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X13Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.819     1.965    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_s2mm_aclk
    SLICE_X13Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 0.124ns (6.504%)  route 1.783ns (93.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.213     1.213    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y33          LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.570     1.907    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y33          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.500     2.693    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y33          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.045ns (6.068%)  route 0.697ns (93.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.432     0.432    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y33          LUT1 (Prop_lut1_I0_O)        0.045     0.477 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.265     0.742    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y33          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.827     1.197    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y33          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay            70 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.106%)  route 1.705ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.667     4.828    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X17Y15         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.456     5.284 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/Q
                         net (fo=3, routed)           1.705     6.989    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/prmry_in
    SLICE_X8Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.493     2.686    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/s_axi_lite_aclk
    SLICE_X8Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 0.919ns (49.503%)  route 0.937ns (50.497%))
  Logic Levels:           0  
  Clock Path Skew:        -2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.710     4.872    Differental_Phasemeter_i/DATA_LOGGER_0/inst/m_axis_aclk
    RAMB36_X1Y7          FIFO36E1                                     r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          FIFO36E1 (Prop_fifo36e1_WRCLK_ALMOSTFULL)
                                                      0.919     5.791 r  Differental_Phasemeter_i/DATA_LOGGER_0/inst/SINGLE_CHANNEL.N_FIO.scope_fifo_i[1].fifo_0/ALMOSTFULL
                         net (fo=1, routed)           0.937     6.728    Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X26Y34         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.493     2.685    Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y34         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.524%)  route 1.201ns (72.476%))
  Logic Levels:           0  
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.753     4.914    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.370 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[25]/Q
                         net (fo=1, routed)           1.201     6.571    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X37Y60         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.563     2.755    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y60         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.578ns  (logic 0.478ns (30.283%)  route 1.100ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.665     4.826    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X28Y17         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.478     5.304 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=17, routed)          1.100     6.405    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/prmry_in
    SLICE_X23Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.480     2.672    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/out
    SLICE_X23Y23         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.440ns  (logic 0.456ns (31.672%)  route 0.984ns (68.328%))
  Logic Levels:           0  
  Clock Path Skew:        -2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.753     4.914    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.370 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[27]/Q
                         net (fo=1, routed)           0.984     6.354    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X41Y59         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.564     2.756    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y59         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.419ns (29.112%)  route 1.020ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.674     4.835    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X27Y48         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.419     5.254 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[28]/Q
                         net (fo=1, routed)           1.020     6.274    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X25Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.484     2.676    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.298ns  (logic 0.419ns (32.283%)  route 0.879ns (67.717%))
  Logic Levels:           0  
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.753     4.914    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.419     5.333 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[28]/Q
                         net (fo=1, routed)           0.879     6.212    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X38Y62         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.561     2.753    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y62         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.419ns (32.346%)  route 0.876ns (67.654%))
  Logic Levels:           0  
  Clock Path Skew:        -2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.753     4.914    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.419     5.333 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[31]/Q
                         net (fo=1, routed)           0.876     6.209    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X40Y60         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.564     2.756    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y60         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.269%)  route 0.801ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        -2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.753     4.914    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y49         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.370 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[24]/Q
                         net (fo=1, routed)           0.801     6.171    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X39Y56         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.565     2.757    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.419ns (33.450%)  route 0.834ns (66.550%))
  Logic Levels:           0  
  Clock Path Skew:        -2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.752     4.913    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X37Y46         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.332 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[23]/Q
                         net (fo=1, routed)           0.834     6.166    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X40Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.565     2.757    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.361%)  route 0.068ns (32.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X22Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.068     1.812    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X23Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.813     1.183    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X23Y26         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.562     1.617    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X27Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[11]/Q
                         net (fo=1, routed)           0.107     1.865    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X27Y41         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.830     1.200    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y41         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.203%)  route 0.143ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.562     1.617    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X27Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[7]/Q
                         net (fo=1, routed)           0.143     1.888    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X27Y44         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.686%)  route 0.172ns (57.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.563     1.618    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X29Y43         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.128     1.746 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[13]/Q
                         net (fo=1, routed)           0.172     1.918    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X27Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.591     1.646    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Clock
    SLICE_X42Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.810 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Freq_Measured_reg[3]/Q
                         net (fo=1, routed)           0.108     1.918    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X42Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.861     1.231    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y43         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.561     1.616    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X29Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[30]/Q
                         net (fo=1, routed)           0.162     1.919    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X28Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.829     1.199    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.856%)  route 0.166ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.561     1.616    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X27Y56         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[29]/Q
                         net (fo=1, routed)           0.166     1.924    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X27Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.829     1.199    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y57         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.562     1.617    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X27Y42         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[14]/Q
                         net (fo=1, routed)           0.166     1.924    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X27Y45         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.831     1.201    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y45         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.451%)  route 0.181ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.563     1.618    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X29Y45         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.128     1.746 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[16]/Q
                         net (fo=1, routed)           0.181     1.927    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X26Y47         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.832     1.202    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y47         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.238%)  route 0.171ns (54.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.562     1.617    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Clock
    SLICE_X27Y40         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Freq_Measured_reg[9]/Q
                         net (fo=1, routed)           0.171     1.929    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X26Y37         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.827     1.197    Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y37         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 0.456ns (8.206%)  route 5.101ns (91.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.672     2.980    Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y32          FDRE                                         r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          5.101     8.537    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X10Y67         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X10Y67         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.139ns (27.759%)  route 2.964ns (72.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.670     2.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.322     4.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.330     5.108 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          1.085     6.193    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I2_O)        0.331     6.524 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[1]_INST_0/O
                         net (fo=1, routed)           0.557     7.081    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[1]
    SLICE_X17Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X17Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 1.139ns (29.072%)  route 2.779ns (70.928%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.670     2.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.322     4.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.330     5.108 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          1.002     6.111    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.331     6.442 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           0.454     6.896    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[0]
    SLICE_X18Y59         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.488     2.680    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X18Y59         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 0.903ns (23.195%)  route 2.990ns (76.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.670     2.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.322     4.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.301     5.079 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          1.184     6.263    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1_n_0
    SLICE_X16Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.387 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.484     6.871    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[8]
    SLICE_X17Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.489     2.681    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X17Y58         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.884ns  (logic 1.139ns (29.323%)  route 2.745ns (70.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.670     2.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.322     4.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.330     5.108 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          0.914     6.022    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.331     6.353 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[3]_INST_0/O
                         net (fo=1, routed)           0.510     6.862    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[3]
    SLICE_X15Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.490     2.682    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X15Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.139ns (30.620%)  route 2.581ns (69.380%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.670     2.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.322     4.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.330     5.108 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          0.805     5.913    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.331     6.244 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[5]_INST_0/O
                         net (fo=1, routed)           0.454     6.698    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[5]
    SLICE_X14Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.490     2.682    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X14Y57         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.711ns  (logic 1.139ns (30.695%)  route 2.572ns (69.305%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.670     2.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.322     4.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.330     5.108 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          0.804     5.912    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.331     6.243 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[6]_INST_0/O
                         net (fo=1, routed)           0.446     6.689    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[6]
    SLICE_X12Y59         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.495     2.687    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X12Y59         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.532ns (42.531%)  route 2.070ns (57.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[28])
                                                      1.532     4.594 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[28]
                         net (fo=1, routed)           2.070     6.664    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[28]
    SLICE_X6Y35          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.501     2.693    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X6Y35          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.593ns  (logic 1.532ns (42.633%)  route 2.061ns (57.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.754     3.062    Differental_Phasemeter_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[27])
                                                      1.532     4.594 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[27]
                         net (fo=1, routed)           2.061     6.655    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[27]
    SLICE_X9Y34          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.501     2.693    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X9Y34          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.139ns (31.063%)  route 2.528ns (68.937%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.670     2.978    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y55         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.322     4.778    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X12Y60         LUT3 (Prop_lut3_I2_O)        0.330     5.108 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=10, routed)          0.602     5.710    Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I2_O)        0.331     6.041 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[9]_INST_0/O
                         net (fo=1, routed)           0.603     6.645    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[9]
    SLICE_X18Y59         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.488     2.680    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X18Y59         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.023%)  route 0.118ns (47.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.118     1.140    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[4]
    SLICE_X6Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.821     1.191    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.558     0.899    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y30          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/Q
                         net (fo=1, routed)           0.110     1.173    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[28]
    SLICE_X8Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.825     1.195    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X8Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.890%)  route 0.121ns (46.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.573     0.914    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X2Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/Q
                         net (fo=1, routed)           0.121     1.175    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[3]
    SLICE_X2Y28          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.841     1.211    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X2Y28          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.553     0.894    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y25          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.164     1.199    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[5]
    SLICE_X6Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.821     1.191    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.183%)  route 0.164ns (53.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.557     0.898    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y29          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/Q
                         net (fo=1, routed)           0.164     1.203    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[26]
    SLICE_X7Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.825     1.195    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X7Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.859%)  route 0.166ns (54.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.557     0.898    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y29          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.166     1.205    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[31]
    SLICE_X8Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.825     1.195    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X8Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.924%)  route 0.173ns (55.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.551     0.892    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X15Y78         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.173     1.205    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X14Y78         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.818     1.188    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/s_axi_lite_aclk
    SLICE_X14Y78         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.389%)  route 0.157ns (52.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.575     0.916    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X3Y28          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/Q
                         net (fo=1, routed)           0.157     1.213    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[22]
    SLICE_X4Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.844     1.214    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X4Y31          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.224%)  route 0.185ns (56.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.552     0.893    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X11Y76         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.185     1.219    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/prmry_in
    SLICE_X14Y76         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.815     1.185    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/s_axi_lite_aclk
    SLICE_X14Y76         FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.593%)  route 0.168ns (54.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.573     0.914    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X2Y26          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/Q
                         net (fo=1, routed)           0.168     1.223    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[19]
    SLICE_X1Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.838     1.208    Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X1Y27          FDRE                                         r  Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.118ns  (logic 1.326ns (32.199%)  route 2.792ns (67.801%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88][0]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88][0]/Q
                         net (fo=2, routed)           1.324     1.780    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88]
    SLICE_X36Y78         LUT6 (Prop_lut6_I5_O)        0.124     1.904 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_38/O
                         net (fo=1, routed)           0.000     1.904    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_38_n_0
    SLICE_X36Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.116 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_17/O
                         net (fo=1, routed)           0.000     2.116    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_17_n_0
    SLICE_X36Y78         MUXF8 (Prop_muxf8_I1_O)      0.094     2.210 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_6/O
                         net (fo=1, routed)           0.824     3.034    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_6_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.316     3.350 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_2/O
                         net (fo=1, routed)           0.645     3.994    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_2_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I2_O)        0.124     4.118 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.630ns  (logic 0.773ns (47.410%)  route 0.857ns (52.590%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/C
    SLICE_X28Y68         FDSE (Prop_fdse_C_Q)         0.478     0.478 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/Q
                         net (fo=1, routed)           0.857     1.335    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I2_O)        0.295     1.630 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[3]_i_1/O
                         net (fo=1, routed)           0.000     1.630    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[3]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.313ns  (logic 0.580ns (44.184%)  route 0.733ns (55.816%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X29Y68         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.733     1.189    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[7]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.124     1.313 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_i_1/O
                         net (fo=1, routed)           0.000     1.313    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_i_1_n_0
    SLICE_X39Y69         FDRE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/PRBS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.303ns  (logic 0.642ns (49.267%)  route 0.661ns (50.733%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[0]/C
    SLICE_X28Y68         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[0]/Q
                         net (fo=1, routed)           0.661     1.179    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.303    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.286ns  (logic 0.606ns (47.112%)  route 0.680ns (52.888%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X29Y68         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.680     1.136    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[7]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.150     1.286 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     1.286    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.284ns  (logic 0.606ns (47.186%)  route 0.678ns (52.814%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDSE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X29Y68         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.678     1.134    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/State[7]
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.150     1.284 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[6]_i_1/O
                         net (fo=1, routed)           0.000     1.284    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[6]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[103][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[104][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.270ns  (logic 0.518ns (40.788%)  route 0.752ns (59.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[103][0]/C
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[103][0]/Q
                         net (fo=2, routed)           0.752     1.270    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[103]
    SLICE_X34Y78         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[104][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[89][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[90][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.456ns (35.994%)  route 0.811ns (64.006%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[89][0]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[89][0]/Q
                         net (fo=2, routed)           0.811     1.267    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[89]
    SLICE_X37Y79         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[90][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[84][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.265ns  (logic 0.456ns (36.049%)  route 0.809ns (63.951%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83][0]/C
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83][0]/Q
                         net (fo=2, routed)           0.809     1.265    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[83]
    SLICE_X37Y78         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[84][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[89][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.262ns  (logic 0.456ns (36.143%)  route 0.806ns (63.857%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88][0]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88][0]/Q
                         net (fo=2, routed)           0.806     1.262    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[88]
    SLICE_X37Y79         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[89][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[8][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.518%)  route 0.125ns (49.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[7][0]/C
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[7][0]/Q
                         net (fo=2, routed)           0.125     0.253    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[7]
    SLICE_X40Y71         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[81][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[82][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[81][0]/C
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[81][0]/Q
                         net (fo=2, routed)           0.115     0.256    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[81]
    SLICE_X37Y78         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[82][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[44][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[45][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.509%)  route 0.131ns (50.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[44][0]/C
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[44][0]/Q
                         net (fo=2, routed)           0.131     0.259    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[44]
    SLICE_X40Y73         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[45][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[42][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[43][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[42][0]/C
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[42][0]/Q
                         net (fo=2, routed)           0.131     0.259    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[42]
    SLICE_X40Y73         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[43][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[5][0]/C
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[5][0]/Q
                         net (fo=2, routed)           0.131     0.259    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[5]
    SLICE_X40Y71         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[86][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85][0]/C
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85][0]/Q
                         net (fo=2, routed)           0.134     0.262    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[85]
    SLICE_X37Y78         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[86][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[62][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[63][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[62][0]/C
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[62][0]/Q
                         net (fo=2, routed)           0.121     0.262    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[62]
    SLICE_X38Y78         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[63][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[15][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[16][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[15][0]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[15][0]/Q
                         net (fo=2, routed)           0.122     0.263    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[15]
    SLICE_X42Y71         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[96][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[97][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[96][0]/C
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[96][0]/Q
                         net (fo=2, routed)           0.123     0.264    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[96]
    SLICE_X34Y78         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[97][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[8][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[9][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.386%)  route 0.137ns (51.614%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[8][0]/C
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[8][0]/Q
                         net (fo=2, routed)           0.137     0.265    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[8]
    SLICE_X39Y71         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[9][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.759     8.921    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.759     8.921    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.755     8.917    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.755     8.917    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.751     8.913    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.751     8.913    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.763     8.925    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[73][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.412%)  route 0.373ns (72.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.373     2.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Reset
    SLICE_X32Y77         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[73][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[74][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.412%)  route 0.373ns (72.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.373     2.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Reset
    SLICE_X32Y77         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[74][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.412%)  route 0.373ns (72.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.373     2.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Reset
    SLICE_X32Y77         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[75][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[76][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.412%)  route 0.373ns (72.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.373     2.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Reset
    SLICE_X33Y77         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[76][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[77][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.412%)  route 0.373ns (72.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.373     2.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Reset
    SLICE_X33Y77         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[77][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[78][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.412%)  route 0.373ns (72.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.373     2.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Reset
    SLICE_X33Y77         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[78][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[79][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.412%)  route 0.373ns (72.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.373     2.118    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Reset
    SLICE_X33Y77         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Registers_reg[79][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.141ns (25.708%)  route 0.407ns (74.292%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.407     2.152    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/reset
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.141ns (25.708%)  route 0.407ns (74.292%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.407     2.152    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/reset
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.141ns (25.708%)  route 0.407ns (74.292%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.548     1.603    Differental_Phasemeter_i/Reset_Gen_0/inst/Clock
    SLICE_X26Y75         FDRE                                         r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  Differental_Phasemeter_i/Reset_Gen_0/inst/Reset_reg/Q
                         net (fo=1512, routed)        0.407     2.152    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/reset
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.087ns  (logic 1.431ns (28.132%)  route 3.656ns (71.868%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.727     3.035    Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y71         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     3.553 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=33, routed)          2.187     5.740    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Select[1]
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124     5.864 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_37/O
                         net (fo=1, routed)           0.000     5.864    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_37_n_0
    SLICE_X36Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     6.109 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_16/O
                         net (fo=1, routed)           0.000     6.109    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_16_n_0
    SLICE_X36Y78         MUXF8 (Prop_muxf8_I0_O)      0.104     6.213 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_6/O
                         net (fo=1, routed)           0.824     7.037    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]_i_6_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.316     7.353 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_2/O
                         net (fo=1, routed)           0.645     7.998    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_2_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I2_O)        0.124     8.122 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     8.122    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.686ns  (logic 0.715ns (42.412%)  route 0.971ns (57.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.651     2.959    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.419     3.378 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.971     4.349    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.296     4.645 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     4.645    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.539ns  (logic 0.580ns (37.678%)  route 0.959ns (62.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.651     2.959    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.959     4.374    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[4]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.498 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[5]_i_1/O
                         net (fo=1, routed)           0.000     4.498    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[5]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.534ns  (logic 0.718ns (46.802%)  route 0.816ns (53.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.651     2.959    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.419     3.378 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.816     4.194    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.299     4.493 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[3]_i_1/O
                         net (fo=1, routed)           0.000     4.493    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[3]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.445ns  (logic 0.606ns (41.937%)  route 0.839ns (58.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.651     2.959    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.839     4.254    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.150     4.404 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[2]_i_1/O
                         net (fo=1, routed)           0.000     4.404    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[2]
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.401ns  (logic 0.580ns (41.411%)  route 0.821ns (58.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.651     2.959    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.821     4.236    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[6]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.124     4.360 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     4.360    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.294ns  (logic 0.574ns (44.370%)  route 0.720ns (55.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.651     2.959    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.720     4.135    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[3]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.118     4.253 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     4.253    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.266ns  (logic 0.608ns (48.024%)  route 0.658ns (51.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        1.651     2.959    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.658     4.073    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[5]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.152     4.225 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[6]_i_1/O
                         net (fo=1, routed)           0.000     4.225    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[6]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.184ns (44.550%)  route 0.229ns (55.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.229     1.265    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[5]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.043     1.308 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[6]_i_1/O
                         net (fo=1, routed)           0.000     1.308    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[6]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.189ns (41.752%)  route 0.264ns (58.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.264     1.299    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[3]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.048     1.347 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     1.347    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.186ns (38.541%)  route 0.297ns (61.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.297     1.332    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[6]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.377 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     1.377    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.185ns (37.986%)  route 0.302ns (62.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.302     1.338    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.044     1.382 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[2]
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.227ns (43.897%)  route 0.290ns (56.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.290     1.313    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[2]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.099     1.412 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[3]_i_1/O
                         net (fo=1, routed)           0.000     1.412    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[3]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.209ns (42.281%)  route 0.285ns (57.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.578     0.919    Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y71         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.285     1.368    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/Delay_Select[6]
    SLICE_X39Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.413 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.413    Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out[0]_i_1_n_0
    SLICE_X39Y72         FDRE                                         r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.337%)  route 0.340ns (64.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.340     1.376    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[4]
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.421 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[5]_i_1/O
                         net (fo=1, routed)           0.000     1.421    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[5]
    SLICE_X29Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.226ns (40.082%)  route 0.338ns (59.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Differental_Phasemeter_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4584, routed)        0.554     0.895    Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y68         FDRE                                         r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.338     1.360    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Taps[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.098     1.458 r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X28Y68         FDSE                                         r  Differental_Phasemeter_i/PRBS/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.677     3.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.677     3.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_Differental_Phasemeter_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Differental_Phasemeter_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Differental_Phasemeter_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Differental_Phasemeter_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.677     5.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.000 f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_Differental_Phasemeter_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Differental_Phasemeter_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Differental_Phasemeter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_Differental_Phasemeter_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_Differental_Phasemeter_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 5.321ns (86.047%)  route 0.863ns (13.953%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.861     4.502    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.626 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.626    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.159 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.159    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.276 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.393 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.510 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.627 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.627    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.744 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.861 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.184 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.184    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.496     4.408    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 5.313ns (86.029%)  route 0.863ns (13.971%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.861     4.502    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.626 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.626    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.159 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.159    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.276 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.393 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.510 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.627 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.627    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.744 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.861 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.176 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.176    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_4
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.496     4.408    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 5.331ns (87.280%)  route 0.777ns (12.720%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.775     4.416    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.540 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.540    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.090 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.204    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.318    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.546    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.660    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.108 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.108    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X9Y48          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.508     4.420    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y48          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 5.321ns (87.128%)  route 0.786ns (12.872%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783     4.424    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.548 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.548    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.081 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.081    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.198    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.315    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.432 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.549 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.666 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.783 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.784    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.107 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.107    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491     4.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 5.331ns (87.323%)  route 0.774ns (12.677%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_24
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771     4.412    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.536 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.536    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.086 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.086    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.200 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.201    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.315 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.315    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.429    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.543 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.543    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.657 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.657    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.771 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.771    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.105 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.105    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_6
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490     4.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[29]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.100ns  (logic 5.237ns (85.855%)  route 0.863ns (14.145%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.861     4.502    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.626 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.626    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.159 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.159    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.276 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.393 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.510 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.627 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.627    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.744 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.861 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.100 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.100    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_5
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.496     4.408    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[30]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.099ns  (logic 5.313ns (87.111%)  route 0.786ns (12.889%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5_n_24
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.783     4.424    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6_n_105
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.548 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.548    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.081 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.081    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.198 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.198    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.315 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.315    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.432 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.549 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.666 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.783 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.784    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.099 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.099    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.491     4.403    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X32Y50         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_pipeline_reg[31]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 5.310ns (87.236%)  route 0.777ns (12.764%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1_n_24
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.775     4.416    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.540 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.540    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.090 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.090    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.204    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.318    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.432 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.432    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.546 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.546    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.660 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.660    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.774 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.774    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.087 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.087    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X9Y48          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.508     4.420    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X9Y48          FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/I_pipeline_reg[31]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.084ns  (logic 5.310ns (87.279%)  route 0.774ns (12.721%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1_n_24
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           0.771     4.412    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.536 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.536    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.086 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.086    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.200 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.201    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.315 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.315    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.429    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.543 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.543    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.657 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.657    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.771 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.771    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.084 r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.084    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]_i_1_n_4
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.490     4.402    Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/Clock
    SLICE_X33Y55         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_pipeline_reg[31]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                            (internal pin)
  Destination:            Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.080ns  (logic 5.217ns (85.808%)  route 0.863ns (14.192%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5_n_24
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[0]
                         net (fo=2, routed)           0.861     4.502    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6_n_105
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.626 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.626    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline[3]_i_4_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.159 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.159    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.276 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.393 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.393    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.510 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.627 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.627    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.744 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.744    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.861 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.861    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.080 r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.080    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_7
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        1.496     4.408    Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/Clock
    SLICE_X10Y57         FDRE                                         r  Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_pipeline_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.251ns (40.583%)  route 0.367ns (59.417%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.367     0.508    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.553 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_2/O
                         net (fo=1, routed)           0.000     0.553    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_2_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.618 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.618    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[13]
    SLICE_X40Y69         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.850     1.996    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y69         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.249ns (38.048%)  route 0.405ns (61.952%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.405     0.546    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.591 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.591    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_2_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.654 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.654    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[11]
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.851     1.997    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.252ns (38.165%)  route 0.408ns (61.835%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.408     0.549    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.594 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_3/O
                         net (fo=1, routed)           0.000     0.594    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.660 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.660    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[10]
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.851     1.997    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[10]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.256ns (37.785%)  route 0.422ns (62.215%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.422     0.563    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.608 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_3/O
                         net (fo=1, routed)           0.000     0.608    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[13]_i_3_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.678 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.678    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[12]
    SLICE_X40Y69         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.850     1.996    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y69         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[12]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.252ns (36.847%)  route 0.432ns (63.153%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.432     0.573    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y66         LUT2 (Prop_lut2_I0_O)        0.045     0.618 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4/O
                         net (fo=1, routed)           0.000     0.618    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.684 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.684    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[2]
    SLICE_X40Y66         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.853     1.999    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y66         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[2]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.285ns (39.754%)  route 0.432ns (60.246%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.432     0.573    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y66         LUT2 (Prop_lut2_I0_O)        0.045     0.618 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4/O
                         net (fo=1, routed)           0.000     0.618    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[3]_i_4_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.717 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.717    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[3]
    SLICE_X40Y66         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.853     1.999    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y66         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[3]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.251ns (34.937%)  route 0.467ns (65.063%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.467     0.608    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.653 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_4/O
                         net (fo=1, routed)           0.000     0.653    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_4_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.718 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.718    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[9]
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.851     1.997    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[9]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.256ns (34.893%)  route 0.478ns (65.107%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.478     0.619    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.664 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_5/O
                         net (fo=1, routed)           0.000     0.664    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[11]_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.734 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.734    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[8]
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.851     1.997    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y68         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[8]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.249ns (33.897%)  route 0.486ns (66.104%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.486     0.627    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.672 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_2/O
                         net (fo=1, routed)           0.000     0.672    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.735 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.735    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[7]
    SLICE_X40Y67         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.852     1.998    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y67         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]/C

Slack:                    inf
  Source:                 Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.252ns (34.034%)  route 0.488ns (65.966%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Differental_Phasemeter_i/PRBS/Variable_Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=15, routed)          0.488     0.629    Differental_Phasemeter_i/PRBS_Multiply_0/inst/PRBS
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.674 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_3/O
                         net (fo=1, routed)           0.000     0.674    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal[7]_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.740 r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.740    Differental_Phasemeter_i/PRBS_Multiply_0/inst/p_0_in[6]
    SLICE_X40Y67         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4724, routed)        0.852     1.998    Differental_Phasemeter_i/PRBS_Multiply_0/inst/Clock
    SLICE_X40Y67         FDRE                                         r  Differental_Phasemeter_i/PRBS_Multiply_0/inst/Output_Signal_reg[6]/C





