  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5.17 seconds. CPU system time: 0.72 seconds. Elapsed time: 6.68 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.33 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.05 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 848 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'reg': Complete partitioning on dimension 1. (fir.cpp:9:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at fir.cpp:9:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< sample_loop> at fir.cpp:12:15 
INFO: [HLS 214-291] Loop 'shift_loop' is marked as complete unroll implied by the pipeline pragma (fir.cpp:14:17)
INFO: [HLS 214-291] Loop 'fir_loop' is marked as complete unroll implied by the pipeline pragma (fir.cpp:22:15)
INFO: [HLS 214-186] Unrolling loop 'shift_loop' (fir.cpp:14:17) in function 'fir' completely with a factor of 9 (fir.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'fir_loop' (fir.cpp:22:15) in function 'fir' completely with a factor of 10 (fir.cpp:5:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_r' (fir.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_r' (fir.cpp:5:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.59 seconds. Elapsed time: 8.39 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'sample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 768.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir' pipeline 'sample_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_17s_12ns_29_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_13ns_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_13s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_14ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_14s_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_15ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_15s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 768.359 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 768.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 280.86 MHz
INFO: [HLS 200-112] Total CPU user time: 12.32 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 21.89 seconds; peak allocated memory: 768.359 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 26s
