Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Sun Apr  8 00:05:44 2018
| Host         : LAPTOP-G7PT2HG2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_example_control_sets_placed.rpt
| Design       : vga_example
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |              54 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+
|              Clock Signal             |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+
|  myClk/inst/clk_out1                  | my_keyboard/TRIGGER              |                                      |                1 |              1 |
|  myClk/inst/clk_out1                  |                                  |                                      |                2 |              3 |
|  myClk/inst/clk_out1                  | my_keyboard/COUNT                | my_keyboard/COUNT[3]_i_1_n_0         |                1 |              4 |
|  My_rect_ctl/en_reg_n_0               |                                  | My_rect_ctl/SR[0]                    |                2 |              7 |
|  myClk/inst/clk_out1_clk_wiz_0_en_clk |                                  |                                      |                1 |              8 |
|  myClk/inst/clk_out2_clk_wiz_0_en_clk |                                  |                                      |                1 |              8 |
|  myClk/inst/clk_out1                  | my_keyboard/LED[7]_i_1_n_0       |                                      |                2 |              8 |
|  myClk/inst/clk_out1                  | my_keyboard/scan_code[7]_i_1_n_0 |                                      |                3 |              9 |
|  myClk/inst/clk_out2                  | my_background/E[0]               |                                      |                4 |             12 |
|  myClk/inst/clk_out1                  |                                  | my_keyboard/DOWNCOUNTER[0]_i_1_n_0   |                3 |             12 |
|  myClk/inst/clk_out1                  | my_keyboard/TRIGGER              | my_keyboard/count_reading[0]_i_1_n_0 |                3 |             12 |
|  My_rect_ctl/en_reg_n_0               | my_keyboard/ypos_out_reg[11]     |                                      |                3 |             12 |
|  myClk/inst/clk_out2                  | my_timing/hblnk_0                |                                      |                4 |             13 |
|  myClk/inst/clk_out2                  |                                  |                                      |               29 |             81 |
+---------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     3 |
| 9      |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


