
       Lattice Mapping Report File for Design Module 'segment_counter'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     timmer_impl1.ngd -o timmer_impl1_map.ncd -pr timmer_impl1.prf -mp
     timmer_impl1.mrp -lpf C:/FPGACode/timmer/impl1/timmer_impl1.lpf -lpf
     C:/FPGACode/timmer/timmer.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  05/10/18  11:28:24

Design Summary
--------------

   Number of registers:     34 out of  4635 (1%)
      PFU registers:           34 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        46 out of  2160 (2%)
      SLICEs as Logic/ROM:     46 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         18 out of  2160 (1%)
   Number of LUT4s:         92 out of  4320 (2%)
      Number used as logic LUTs:         56
      Number used as distributed RAM:     0
      Number used as ripple logic:       36
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 105 (24%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net hold_c: 1 loads, 1 rising, 0 falling (Driver: PIO hold )
     Net clk_divided: 5 loads, 5 rising, 0 falling (Driver: clk_divided_36 )
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  2

                                    Page 1




Design:  segment_counter                               Date:  05/10/18  11:28:24

Design Summary (cont)
---------------------
     Net clk_divided_enable_7: 2 loads, 2 LSLICEs
     Net clk_divided_enable_4: 2 loads, 2 LSLICEs
   Number of LSRs:  3
     Net clk_divided_enable_7: 3 loads, 3 LSLICEs
     Net rst_c: 1 loads, 1 LSLICEs
     Net n670: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cnt_shi_0: 27 loads
     Net cnt_shi_1: 26 loads
     Net cnt_shi_2: 25 loads
     Net cnt_shi_3: 24 loads
     Net cnt_ge_0: 14 loads
     Net cnt_ge_1: 13 loads
     Net n670: 13 loads
     Net cnt_ge_2: 12 loads
     Net cnt_ge_3: 12 loads
     Net clk_divided_enable_7: 5 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'n1310' has no legal load.
WARNING - map: IO buffer missing for top level port p1...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| seg_led_1[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[8]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  segment_counter                               Date:  05/10/18  11:28:24

IO (PIO) Attributes (cont)
--------------------------
| seg_led_1[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[8]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| hold                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i868 undriven or does not drive anything - clipped.
Signal rst_N_60 was merged into signal rst_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal cnt_141_add_4_1/S0 undriven or does not drive anything - clipped.
Signal cnt_141_add_4_1/CI undriven or does not drive anything - clipped.
Signal add_142_1/S0 undriven or does not drive anything - clipped.
Signal add_142_1/CI undriven or does not drive anything - clipped.
Signal add_142_cout/S1 undriven or does not drive anything - clipped.
Signal add_142_cout/CO undriven or does not drive anything - clipped.
Signal cnt_141_add_4_25/S1 undriven or does not drive anything - clipped.
Signal cnt_141_add_4_25/CO undriven or does not drive anything - clipped.
Block rst_I_0_1_lut was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'n47'.
        

                                    Page 3




Design:  segment_counter                               Date:  05/10/18  11:28:24

GSR Usage (cont)
----------------

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'n47' via the GSR component.

     Type and number of components of the type: 
   Register = 26 

     Type and instance name of component: 
   Register : hold_flag_37
   Register : cnt_141__i23
   Register : cnt_141__i0
   Register : clk_divided_36
   Register : cnt_141__i22
   Register : cnt_141__i21
   Register : cnt_141__i20
   Register : cnt_141__i19
   Register : cnt_141__i18
   Register : cnt_141__i17
   Register : cnt_141__i16
   Register : cnt_141__i15
   Register : cnt_141__i14
   Register : cnt_141__i13
   Register : cnt_141__i12
   Register : cnt_141__i11
   Register : cnt_141__i10
   Register : cnt_141__i9
   Register : cnt_141__i8
   Register : cnt_141__i7
   Register : cnt_141__i6
   Register : cnt_141__i5
   Register : cnt_141__i4
   Register : cnt_141__i3
   Register : cnt_141__i2
   Register : cnt_141__i1

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'n47' via the GSR component.
     

     Type and number of components of the type: 
   Register = 4 

     Type and instance name of component: 

                                    Page 4




Design:  segment_counter                               Date:  05/10/18  11:28:24

GSR Usage (cont)
----------------
   Register : cnt_ge__i2
   Register : cnt_ge__i3
   Register : cnt_ge__i1
   Register : cnt_ge__i0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        













































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
