$date
	Thu Mar  6 11:12:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instr_memory_tb $end
$var wire 32 ! Instruction [31:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var parameter 32 # DATA_WIDTH $end
$var reg 32 $ Read_address [31:0] $end
$scope module uut $end
$var wire 32 % Read_address [31:0] $end
$var parameter 32 & ADDR_WIDTH $end
$var parameter 32 ' DATA_WIDTH $end
$var parameter 32 ( MEM_SIZE $end
$var reg 32 ) Instruction [31:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000000000 (
b100000 '
b100000 &
b100000 #
b100000 "
$end
#0
$dumpvars
b0 *
bx )
bx %
bx $
bx !
$end
#10
b101 !
b101 )
b0 $
b0 %
#20
b1010 !
b1010 )
b1 $
b1 %
b1 *
#30
b1111100 !
b1111100 )
b10 $
b10 %
b10 *
#40
b11 *
