library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LCD is

	port
	(
		CLK: IN STD_LOGIC;
		RST,E: out STD_LOGIC;
		Datos: OUT STD_LOGIC_VECTOR(7 downto 0)
	); 

end LCD;
------------------------------------------------------------------------------
architecture logica of LCD is 
begin
process(CLK)
variable pulsos: integer range 0 to 1000;
variable conmutaci√≥n: integer range 0 to 4;



end logica;