Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Mar  7 00:16:38 2020
| Host         : neo-VirtualBox running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file nexys_a7_nnCpu_control_sets_placed.rpt
| Design       : nexys_a7_nnCpu
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    77 |
|    Minimum number of control sets                        |    77 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    77 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    75 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1181 |         1076 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | vgaTop/display/v_count[9]_i_1_n_0    |                  |                5 |             10 |
|  CLK100MHZ_IBUF_BUFG | vgaTop/pix_stb                       |                  |                4 |             11 |
|  CLK_BUFG            | nnRvSoc/REG[2][31]_i_1_n_0           |                  |               15 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[21][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[2][15]_i_1_n_0           |                  |               11 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[29][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[29][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[28][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[28][15]_i_1_n_0          |                  |               14 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[27][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[27][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[25][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[25][15]_i_1_n_0          |                  |               13 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[24][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[24][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[23][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[23][15]_i_1_n_0          |                  |               13 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[22][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[22][15]_i_1_n_0          |                  |               14 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[21][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[6][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG__0[31]                   |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG__0[15]                   |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[9][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[9][15]_i_1_n_0           |                  |               15 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[8][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[8][15]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[7][31]_i_1_n_0           |                  |               13 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[7][15]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[30][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[6][15]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[5][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[5][15]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[4][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[4][15]_i_1_n_0           |                  |               15 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[3][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[3][15]_i_1_n_0           |                  |               14 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[30][31]_i_1_n_0          |                  |               13 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[20][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[0][15]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[0][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[10][15]_i_1_n_0          |                  |               15 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[10][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[11][15]_i_1_n_0          |                  |               14 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[11][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[12][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[12][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[13][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[13][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[14][15]_i_1_n_0          |                  |               15 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[14][31]_i_1_n_0          |                  |               13 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[15][15]_i_1_n_0          |                  |               13 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[16][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[16][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[17][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[17][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[18][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[18][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[19][15]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[19][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[1][15]_i_1_n_0           |                  |               12 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[1][31]_i_1_n_0           |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[20][15]_i_1_n_0          |                  |               15 |             16 |
|  CLK_BUFG            | nnRvSoc/REG[15][31]_i_1_n_0          |                  |               16 |             16 |
|  CLK_BUFG            | nnRvSoc/VGA_Y_OUTPUT[31]_i_1_n_0     |                  |               15 |             32 |
|  CLK_BUFG            | nnRvSoc/VGA_X_OUTPUT[31]_i_1_n_0     |                  |               17 |             32 |
|  CLK100MHZ_IBUF_BUFG |                                      |                  |               10 |             35 |
|  CLK_BUFG            | nnRvSoc/LED_OUTPUT[31]_i_1_n_0       |                  |               29 |             40 |
|  CLK_BUFG            | RST_N_reg_n_0                        |                  |               55 |             64 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_640_767_0_0_i_1_n_0  |                  |               32 |            128 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_512_639_0_0_i_1_n_0  |                  |               32 |            128 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_384_511_0_0_i_1_n_0  |                  |               32 |            128 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_256_383_0_0_i_1_n_0  |                  |               32 |            128 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_128_255_0_0_i_1_n_0  |                  |               32 |            128 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_768_895_0_0_i_1_n_0  |                  |               32 |            128 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_896_1023_0_0_i_1_n_0 |                  |               32 |            128 |
|  CLK_BUFG            | nnRvSoc/RAM_reg_0_127_0_0_i_1_n_0    |                  |               32 |            128 |
+----------------------+--------------------------------------+------------------+------------------+----------------+


