

================================================================
== Vitis HLS Report for 'fir_Pipeline_Shift_Accum_Loop'
================================================================
* Date:           Sun Apr  2 13:44:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      131|      131|         5|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     50|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     411|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    1|     576|    276|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_6s_32s_32_2_1_U1  |mul_6s_32s_32_2_1  |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_Pipeline_Shift_Accum_Loop_fir_int_int_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |shift_reg_U      |fir_Pipeline_Shift_Accum_Loop_shift_reg_RAM_AUTO_1R1W    |        2|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                         |        3|  0|   0|    0|   256|   64|     2|         8192|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_190_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln27_fu_172_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln32_fu_161_p2   |         +|   0|  0|  14|           7|           2|
    |ap_condition_143     |       and|   0|  0|   2|           1|           1|
    |ap_condition_279     |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_155_p2  |      icmp|   0|  0|  11|           8|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  85|          58|          41|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |acc_fu_48                            |   9|          2|   32|         64|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_mul_pn_phi_fu_119_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_116  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1                 |   9|          2|    8|         16|
    |i_fu_52                              |   9|          2|    8|         16|
    |shift_reg_address1                   |  14|          3|    7|         21|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  77|         17|  121|        249|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_48                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_mul_pn_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_mul_pn_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_mul_pn_reg_116  |  32|   0|   32|          0|
    |fir_int_int_c_load_reg_253           |  32|   0|   32|          0|
    |i_cast1_reg_229                      |   8|   0|   64|         56|
    |i_fu_52                              |   8|   0|    8|          0|
    |icmp_ln28_reg_234                    |   1|   0|    1|          0|
    |mul_ln33_reg_258                     |  32|   0|   32|          0|
    |shift_reg_load_reg_248               |  32|   0|   32|          0|
    |tmp_reg_225                          |   1|   0|    1|          0|
    |icmp_ln28_reg_234                    |  64|  32|    1|          0|
    |tmp_reg_225                          |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 411|  64|  341|         56|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|mul             |   in|   32|     ap_none|                            mul|        scalar|
|x               |   in|   32|     ap_none|                              x|        scalar|
|acc_out         |  out|   32|      ap_vld|                        acc_out|       pointer|
|acc_out_ap_vld  |  out|    1|      ap_vld|                        acc_out|       pointer|
+----------------+-----+-----+------------+-------------------------------+--------------+

