Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 19 15:54:38 2018
| Host         : EEE-R473-23 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file seven_segment_control_sets_placed.rpt
| Design       : seven_segment
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           11 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------+----------------------------------+------------------+----------------+
|            Clock Signal           |            Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------+----------------------------------+------------------+----------------+
|  endTurnFF/currentPlayer_reg[0]_P |                                    | endTurnFF/currentPlayer_reg[0]_C |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              |                                    |                                  |                1 |              1 |
|  pot_IBUF_BUFG                    |                                    |                                  |                1 |              1 |
|  pot_IBUF_BUFG                    |                                    | endTurnFF/currentPlayer_reg[0]_C |                1 |              1 |
|  pot_IBUF_BUFG                    |                                    | endTurnFF/currentPlayer_reg[0]_P |                1 |              1 |
|  pot_IBUF_BUFG                    | endTurnFF/E[0]                     | scorerstFF/AR[0]                 |                3 |              8 |
|  pot_IBUF_BUFG                    | endTurnFF/playerScore_reg[1][7][0] | scorerstFF/AR[0]                 |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG              |                                    | clear                            |                3 |             12 |
|  CLK10KHZ                         |                                    |                                  |                9 |             16 |
+-----------------------------------+------------------------------------+----------------------------------+------------------+----------------+


