{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1622210865491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegFile EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RegFile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622210865498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622210865521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622210865521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622210865567 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622210865575 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622210866062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622210866062 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622210866062 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 1250 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622210866065 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 1251 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622210866065 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622210866065 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622210866065 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "186 186 " "No exact pin location assignment(s) for 186 pins of 186 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[0\] " "Pin read1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[0] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[1\] " "Pin read1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[1] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[2\] " "Pin read1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[2] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[3\] " "Pin read1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[3] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[4\] " "Pin read1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[4] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[5\] " "Pin read1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[5] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[6\] " "Pin read1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[6] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[7\] " "Pin read1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[7] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[8\] " "Pin read1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[8] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[9\] " "Pin read1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[9] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[10\] " "Pin read1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[10] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[11\] " "Pin read1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[11] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[12\] " "Pin read1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[12] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[13\] " "Pin read1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[13] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[14\] " "Pin read1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[14] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1\[15\] " "Pin read1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1[15] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[0\] " "Pin read2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[0] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[1\] " "Pin read2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[1] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[2\] " "Pin read2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[2] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[3\] " "Pin read2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[3] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[4\] " "Pin read2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[4] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[5\] " "Pin read2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[5] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[6\] " "Pin read2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[6] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[7\] " "Pin read2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[7] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[8\] " "Pin read2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[8] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[9\] " "Pin read2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[9] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[10\] " "Pin read2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[10] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[11\] " "Pin read2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[11] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[12\] " "Pin read2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[12] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[13\] " "Pin read2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[13] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[14\] " "Pin read2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[14] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2\[15\] " "Pin read2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2[15] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[0\] " "Pin outAll\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[0] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[1\] " "Pin outAll\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[1] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[2\] " "Pin outAll\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[2] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[3\] " "Pin outAll\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[3] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[4\] " "Pin outAll\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[4] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[5\] " "Pin outAll\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[5] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[6\] " "Pin outAll\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[6] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[7\] " "Pin outAll\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[7] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[8\] " "Pin outAll\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[8] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[9\] " "Pin outAll\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[9] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[10\] " "Pin outAll\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[10] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[11\] " "Pin outAll\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[11] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[12\] " "Pin outAll\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[12] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[13\] " "Pin outAll\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[13] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[14\] " "Pin outAll\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[14] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[15\] " "Pin outAll\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[15] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[16\] " "Pin outAll\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[16] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[17\] " "Pin outAll\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[17] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[18\] " "Pin outAll\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[18] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[19\] " "Pin outAll\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[19] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[20\] " "Pin outAll\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[20] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[21\] " "Pin outAll\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[21] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[22\] " "Pin outAll\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[22] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[23\] " "Pin outAll\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[23] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[24\] " "Pin outAll\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[24] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[25\] " "Pin outAll\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[25] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[26\] " "Pin outAll\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[26] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[27\] " "Pin outAll\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[27] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[28\] " "Pin outAll\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[28] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[29\] " "Pin outAll\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[29] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[30\] " "Pin outAll\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[30] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[31\] " "Pin outAll\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[31] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[32\] " "Pin outAll\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[32] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[33\] " "Pin outAll\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[33] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[34\] " "Pin outAll\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[34] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[35\] " "Pin outAll\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[35] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[36\] " "Pin outAll\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[36] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[37\] " "Pin outAll\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[37] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[38\] " "Pin outAll\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[38] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[39\] " "Pin outAll\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[39] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[40\] " "Pin outAll\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[40] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[41\] " "Pin outAll\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[41] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[42\] " "Pin outAll\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[42] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[43\] " "Pin outAll\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[43] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[44\] " "Pin outAll\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[44] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[45\] " "Pin outAll\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[45] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[46\] " "Pin outAll\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[46] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[47\] " "Pin outAll\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[47] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[48\] " "Pin outAll\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[48] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[49\] " "Pin outAll\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[49] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[50\] " "Pin outAll\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[50] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[51\] " "Pin outAll\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[51] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[52\] " "Pin outAll\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[52] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[53\] " "Pin outAll\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[53] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[54\] " "Pin outAll\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[54] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[55\] " "Pin outAll\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[55] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[56\] " "Pin outAll\[56\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[56] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[57\] " "Pin outAll\[57\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[57] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[58\] " "Pin outAll\[58\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[58] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[59\] " "Pin outAll\[59\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[59] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[60\] " "Pin outAll\[60\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[60] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[61\] " "Pin outAll\[61\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[61] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[62\] " "Pin outAll\[62\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[62] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[63\] " "Pin outAll\[63\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[63] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[64\] " "Pin outAll\[64\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[64] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[65\] " "Pin outAll\[65\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[65] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[66\] " "Pin outAll\[66\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[66] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[67\] " "Pin outAll\[67\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[67] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[68\] " "Pin outAll\[68\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[68] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[69\] " "Pin outAll\[69\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[69] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[70\] " "Pin outAll\[70\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[70] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[71\] " "Pin outAll\[71\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[71] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[72\] " "Pin outAll\[72\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[72] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[73\] " "Pin outAll\[73\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[73] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[74\] " "Pin outAll\[74\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[74] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[75\] " "Pin outAll\[75\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[75] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[76\] " "Pin outAll\[76\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[76] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[77\] " "Pin outAll\[77\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[77] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[78\] " "Pin outAll\[78\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[78] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[79\] " "Pin outAll\[79\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[79] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[80\] " "Pin outAll\[80\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[80] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[81\] " "Pin outAll\[81\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[81] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[82\] " "Pin outAll\[82\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[82] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[83\] " "Pin outAll\[83\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[83] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[84\] " "Pin outAll\[84\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[84] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[85\] " "Pin outAll\[85\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[85] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[86\] " "Pin outAll\[86\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[86] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[87\] " "Pin outAll\[87\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[87] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[88\] " "Pin outAll\[88\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[88] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[89\] " "Pin outAll\[89\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[89] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[90\] " "Pin outAll\[90\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[90] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[91\] " "Pin outAll\[91\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[91] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[91] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[92\] " "Pin outAll\[92\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[92] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[92] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[93\] " "Pin outAll\[93\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[93] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[93] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[94\] " "Pin outAll\[94\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[94] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[94] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[95\] " "Pin outAll\[95\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[95] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[95] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[96\] " "Pin outAll\[96\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[96] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[96] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[97\] " "Pin outAll\[97\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[97] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[97] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[98\] " "Pin outAll\[98\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[98] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[98] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[99\] " "Pin outAll\[99\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[99] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[99] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[100\] " "Pin outAll\[100\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[100] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[100] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[101\] " "Pin outAll\[101\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[101] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[101] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[102\] " "Pin outAll\[102\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[102] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[102] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[103\] " "Pin outAll\[103\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[103] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[103] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[104\] " "Pin outAll\[104\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[104] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[104] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[105\] " "Pin outAll\[105\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[105] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[105] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[106\] " "Pin outAll\[106\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[106] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[106] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[107\] " "Pin outAll\[107\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[107] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[107] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[108\] " "Pin outAll\[108\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[108] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[108] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[109\] " "Pin outAll\[109\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[109] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[109] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[110\] " "Pin outAll\[110\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[110] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[110] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[111\] " "Pin outAll\[111\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[111] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[111] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[112\] " "Pin outAll\[112\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[112] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[113\] " "Pin outAll\[113\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[113] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[113] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[114\] " "Pin outAll\[114\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[114] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[114] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[115\] " "Pin outAll\[115\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[115] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[115] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[116\] " "Pin outAll\[116\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[116] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[116] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[117\] " "Pin outAll\[117\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[117] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[117] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[118\] " "Pin outAll\[118\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[118] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[118] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[119\] " "Pin outAll\[119\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[119] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[119] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[120\] " "Pin outAll\[120\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[120] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[120] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[121\] " "Pin outAll\[121\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[121] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[121] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[122\] " "Pin outAll\[122\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[122] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[122] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[123\] " "Pin outAll\[123\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[123] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[123] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[124\] " "Pin outAll\[124\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[124] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[124] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[125\] " "Pin outAll\[125\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[125] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[125] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[126\] " "Pin outAll\[126\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[126] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[126] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAll\[127\] " "Pin outAll\[127\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAll[127] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAll[127] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1AD\[1\] " "Pin read1AD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1AD[1] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1AD\[2\] " "Pin read1AD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1AD[2] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read1AD\[0\] " "Pin read1AD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read1AD[0] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read1AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2AD\[1\] " "Pin read2AD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2AD[1] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2AD\[2\] " "Pin read2AD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2AD[2] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read2AD\[0\] " "Pin read2AD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read2AD[0] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read2AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1AD\[1\] " "Pin write1AD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1AD[1] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1AD\[0\] " "Pin write1AD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1AD[0] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1AD\[2\] " "Pin write1AD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1AD[2] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[0\] " "Pin write1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[0] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[1\] " "Pin write1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[1] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[2\] " "Pin write1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[2] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[3\] " "Pin write1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[3] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[4\] " "Pin write1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[4] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[5\] " "Pin write1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[5] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[6\] " "Pin write1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[6] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[7\] " "Pin write1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[7] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[8\] " "Pin write1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[8] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[9\] " "Pin write1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[9] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[10\] " "Pin write1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[10] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[11\] " "Pin write1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[11] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[12\] " "Pin write1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[12] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[13\] " "Pin write1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[13] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[14\] " "Pin write1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[14] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write1\[15\] " "Pin write1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write1[15] } } } { "RegFile.vhd" "" { Text "D:/University/Architecture/Project 2/RegFile/RegFile.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622210866168 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1622210866168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegFile.sdc " "Synopsys Design Constraints File file not found: 'RegFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622210866301 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622210866301 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1622210866302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P5~0\|combout " "Node \"G3\|G15\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P5~0\|datad " "Node \"G3\|G15\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866302 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P2~0\|combout " "Node \"G3\|G15\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P2~0\|datab " "Node \"G3\|G15\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P1~0\|datad " "Node \"G3\|G15\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P1~0\|combout " "Node \"G3\|G15\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P1~0\|datab " "Node \"G3\|G15\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G15\|P2~0\|datad " "Node \"G3\|G15\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866302 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P5~0\|combout " "Node \"G4\|G15\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P5~0\|datad " "Node \"G4\|G15\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866303 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P2~0\|combout " "Node \"G4\|G15\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P2~0\|datab " "Node \"G4\|G15\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P1~0\|datad " "Node \"G4\|G15\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P1~0\|combout " "Node \"G4\|G15\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P1~0\|datab " "Node \"G4\|G15\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G15\|P2~0\|datad " "Node \"G4\|G15\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P5~0\|combout " "Node \"G2\|G15\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P5~0\|datad " "Node \"G2\|G15\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866303 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P2~0\|combout " "Node \"G2\|G15\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P2~0\|datab " "Node \"G2\|G15\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P1~0\|datad " "Node \"G2\|G15\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P1~0\|combout " "Node \"G2\|G15\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P1~0\|datab " "Node \"G2\|G15\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G15\|P2~0\|datad " "Node \"G2\|G15\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P5~0\|combout " "Node \"G7\|G15\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P5~0\|datad " "Node \"G7\|G15\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866303 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P2~0\|combout " "Node \"G7\|G15\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P2~0\|datab " "Node \"G7\|G15\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P1~0\|datad " "Node \"G7\|G15\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P1~0\|combout " "Node \"G7\|G15\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P1~0\|datab " "Node \"G7\|G15\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G15\|P2~0\|datad " "Node \"G7\|G15\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866303 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P5~0\|combout " "Node \"G8\|G15\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P5~0\|datad " "Node \"G8\|G15\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866304 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P2~0\|combout " "Node \"G8\|G15\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P2~0\|datab " "Node \"G8\|G15\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P1~0\|datad " "Node \"G8\|G15\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P1~0\|combout " "Node \"G8\|G15\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P1~0\|datab " "Node \"G8\|G15\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G15\|P2~0\|datad " "Node \"G8\|G15\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P5~0\|combout " "Node \"G6\|G15\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P5~0\|datad " "Node \"G6\|G15\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866304 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P2~0\|combout " "Node \"G6\|G15\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P2~0\|datab " "Node \"G6\|G15\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P1~0\|datad " "Node \"G6\|G15\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P1~0\|combout " "Node \"G6\|G15\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P1~0\|datab " "Node \"G6\|G15\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G15\|P2~0\|datad " "Node \"G6\|G15\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P5~0\|combout " "Node \"G5\|G15\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P5~0\|datad " "Node \"G5\|G15\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866304 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866304 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P2~0\|combout " "Node \"G5\|G15\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P2~0\|datab " "Node \"G5\|G15\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P1~0\|datad " "Node \"G5\|G15\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P1~0\|combout " "Node \"G5\|G15\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P1~0\|datab " "Node \"G5\|G15\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G15\|P2~0\|datad " "Node \"G5\|G15\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P5~0\|combout " "Node \"G3\|G14\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P5~0\|datad " "Node \"G3\|G14\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866305 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P2~0\|combout " "Node \"G3\|G14\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P2~0\|datab " "Node \"G3\|G14\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P1~0\|datad " "Node \"G3\|G14\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P1~0\|combout " "Node \"G3\|G14\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P1~0\|datab " "Node \"G3\|G14\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G14\|P2~0\|datad " "Node \"G3\|G14\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P5~0\|combout " "Node \"G4\|G14\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P5~0\|datad " "Node \"G4\|G14\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866305 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P2~0\|combout " "Node \"G4\|G14\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P2~0\|datab " "Node \"G4\|G14\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P1~0\|datad " "Node \"G4\|G14\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P1~0\|combout " "Node \"G4\|G14\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P1~0\|datab " "Node \"G4\|G14\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G14\|P2~0\|datad " "Node \"G4\|G14\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866305 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P5~0\|combout " "Node \"G2\|G14\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P5~0\|datad " "Node \"G2\|G14\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866306 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P2~0\|combout " "Node \"G2\|G14\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P2~0\|datab " "Node \"G2\|G14\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P1~0\|datad " "Node \"G2\|G14\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P1~0\|combout " "Node \"G2\|G14\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P1~0\|datab " "Node \"G2\|G14\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G14\|P2~0\|datad " "Node \"G2\|G14\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P5~0\|combout " "Node \"G6\|G14\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P5~0\|datad " "Node \"G6\|G14\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866306 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P2~0\|combout " "Node \"G6\|G14\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P2~0\|datab " "Node \"G6\|G14\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P1~0\|datad " "Node \"G6\|G14\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P1~0\|combout " "Node \"G6\|G14\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P1~0\|datab " "Node \"G6\|G14\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G14\|P2~0\|datad " "Node \"G6\|G14\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P5~0\|combout " "Node \"G8\|G14\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P5~0\|datad " "Node \"G8\|G14\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866306 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866306 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P2~0\|combout " "Node \"G8\|G14\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P2~0\|datab " "Node \"G8\|G14\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P1~0\|datad " "Node \"G8\|G14\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P1~0\|combout " "Node \"G8\|G14\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P1~0\|datab " "Node \"G8\|G14\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G14\|P2~0\|datad " "Node \"G8\|G14\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P5~0\|combout " "Node \"G7\|G14\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P5~0\|datad " "Node \"G7\|G14\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866307 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P2~0\|combout " "Node \"G7\|G14\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P2~0\|datab " "Node \"G7\|G14\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P1~0\|datad " "Node \"G7\|G14\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P1~0\|combout " "Node \"G7\|G14\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P1~0\|datab " "Node \"G7\|G14\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G14\|P2~0\|datad " "Node \"G7\|G14\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P5~0\|combout " "Node \"G5\|G14\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P5~0\|datad " "Node \"G5\|G14\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866307 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P2~0\|combout " "Node \"G5\|G14\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P2~0\|datab " "Node \"G5\|G14\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P1~0\|datad " "Node \"G5\|G14\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P1~0\|combout " "Node \"G5\|G14\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P1~0\|datab " "Node \"G5\|G14\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G14\|P2~0\|datad " "Node \"G5\|G14\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866307 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P5~0\|combout " "Node \"G3\|G13\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P5~0\|datad " "Node \"G3\|G13\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866308 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P2~0\|combout " "Node \"G3\|G13\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P2~0\|datab " "Node \"G3\|G13\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P1~0\|datad " "Node \"G3\|G13\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P1~0\|combout " "Node \"G3\|G13\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P1~0\|datab " "Node \"G3\|G13\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G13\|P2~0\|datad " "Node \"G3\|G13\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866308 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P5~0\|combout " "Node \"G4\|G13\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P5~0\|datad " "Node \"G4\|G13\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866308 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P2~0\|combout " "Node \"G4\|G13\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P2~0\|datab " "Node \"G4\|G13\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P1~0\|datad " "Node \"G4\|G13\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P1~0\|combout " "Node \"G4\|G13\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P1~0\|datab " "Node \"G4\|G13\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G13\|P2~0\|datad " "Node \"G4\|G13\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866308 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866308 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P5~0\|combout " "Node \"G2\|G13\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P5~0\|datad " "Node \"G2\|G13\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866309 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P2~0\|combout " "Node \"G2\|G13\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P2~0\|datab " "Node \"G2\|G13\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P1~0\|datad " "Node \"G2\|G13\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P1~0\|combout " "Node \"G2\|G13\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P1~0\|datab " "Node \"G2\|G13\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G13\|P2~0\|datad " "Node \"G2\|G13\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P5~0\|combout " "Node \"G7\|G13\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P5~0\|datad " "Node \"G7\|G13\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866309 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P2~0\|combout " "Node \"G7\|G13\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P2~0\|datab " "Node \"G7\|G13\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P1~0\|datad " "Node \"G7\|G13\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P1~0\|combout " "Node \"G7\|G13\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P1~0\|datab " "Node \"G7\|G13\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G13\|P2~0\|datad " "Node \"G7\|G13\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P5~0\|combout " "Node \"G8\|G13\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P5~0\|datad " "Node \"G8\|G13\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866309 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P2~0\|combout " "Node \"G8\|G13\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P2~0\|datab " "Node \"G8\|G13\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P1~0\|datad " "Node \"G8\|G13\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P1~0\|combout " "Node \"G8\|G13\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P1~0\|datab " "Node \"G8\|G13\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G13\|P2~0\|datad " "Node \"G8\|G13\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866309 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P5~0\|combout " "Node \"G6\|G13\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P5~0\|datad " "Node \"G6\|G13\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866310 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P2~0\|combout " "Node \"G6\|G13\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P2~0\|datab " "Node \"G6\|G13\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P1~0\|datad " "Node \"G6\|G13\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P1~0\|combout " "Node \"G6\|G13\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P1~0\|datab " "Node \"G6\|G13\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G13\|P2~0\|datad " "Node \"G6\|G13\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P5~0\|combout " "Node \"G5\|G13\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P5~0\|datad " "Node \"G5\|G13\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866310 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P2~0\|combout " "Node \"G5\|G13\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P2~0\|datab " "Node \"G5\|G13\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P1~0\|datad " "Node \"G5\|G13\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P1~0\|combout " "Node \"G5\|G13\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P1~0\|datab " "Node \"G5\|G13\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G13\|P2~0\|datad " "Node \"G5\|G13\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P5~0\|combout " "Node \"G3\|G12\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P5~0\|datad " "Node \"G3\|G12\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866310 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866310 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P2~0\|combout " "Node \"G3\|G12\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P2~0\|datab " "Node \"G3\|G12\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P1~0\|datad " "Node \"G3\|G12\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P1~0\|combout " "Node \"G3\|G12\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P1~0\|datab " "Node \"G3\|G12\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G12\|P2~0\|datad " "Node \"G3\|G12\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P5~0\|combout " "Node \"G4\|G12\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P5~0\|datad " "Node \"G4\|G12\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866311 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P2~0\|combout " "Node \"G4\|G12\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P2~0\|datab " "Node \"G4\|G12\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P1~0\|datad " "Node \"G4\|G12\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P1~0\|combout " "Node \"G4\|G12\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P1~0\|datab " "Node \"G4\|G12\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G12\|P2~0\|datad " "Node \"G4\|G12\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P5~0\|combout " "Node \"G2\|G12\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P5~0\|datad " "Node \"G2\|G12\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866311 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P2~0\|combout " "Node \"G2\|G12\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P2~0\|datab " "Node \"G2\|G12\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P1~0\|datad " "Node \"G2\|G12\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P1~0\|combout " "Node \"G2\|G12\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P1~0\|datab " "Node \"G2\|G12\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G12\|P2~0\|datad " "Node \"G2\|G12\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866311 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P5~0\|combout " "Node \"G6\|G12\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P5~0\|datad " "Node \"G6\|G12\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P2~0\|combout " "Node \"G6\|G12\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P2~0\|datab " "Node \"G6\|G12\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P1~0\|datad " "Node \"G6\|G12\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P1~0\|combout " "Node \"G6\|G12\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P1~0\|datab " "Node \"G6\|G12\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G12\|P2~0\|datad " "Node \"G6\|G12\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P5~0\|combout " "Node \"G8\|G12\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P5~0\|datad " "Node \"G8\|G12\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P2~0\|combout " "Node \"G8\|G12\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P2~0\|datab " "Node \"G8\|G12\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P1~0\|datad " "Node \"G8\|G12\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P1~0\|combout " "Node \"G8\|G12\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P1~0\|datab " "Node \"G8\|G12\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G12\|P2~0\|datad " "Node \"G8\|G12\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P5~0\|combout " "Node \"G7\|G12\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P5~0\|datad " "Node \"G7\|G12\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866312 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P2~0\|combout " "Node \"G7\|G12\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P2~0\|datab " "Node \"G7\|G12\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P1~0\|datad " "Node \"G7\|G12\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P1~0\|combout " "Node \"G7\|G12\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P1~0\|datab " "Node \"G7\|G12\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G12\|P2~0\|datad " "Node \"G7\|G12\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866312 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P5~0\|combout " "Node \"G5\|G12\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P5~0\|datad " "Node \"G5\|G12\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866313 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P2~0\|combout " "Node \"G5\|G12\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P2~0\|datab " "Node \"G5\|G12\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P1~0\|datad " "Node \"G5\|G12\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P1~0\|combout " "Node \"G5\|G12\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P1~0\|datab " "Node \"G5\|G12\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G12\|P2~0\|datad " "Node \"G5\|G12\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P5~0\|combout " "Node \"G3\|G11\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P5~0\|datad " "Node \"G3\|G11\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866313 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P2~0\|combout " "Node \"G3\|G11\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P2~0\|datab " "Node \"G3\|G11\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P1~0\|datad " "Node \"G3\|G11\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P1~0\|combout " "Node \"G3\|G11\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P1~0\|datab " "Node \"G3\|G11\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G11\|P2~0\|datad " "Node \"G3\|G11\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P5~0\|combout " "Node \"G4\|G11\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P5~0\|datad " "Node \"G4\|G11\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866313 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866313 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P2~0\|combout " "Node \"G4\|G11\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P2~0\|datab " "Node \"G4\|G11\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P1~0\|datad " "Node \"G4\|G11\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P1~0\|combout " "Node \"G4\|G11\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P1~0\|datab " "Node \"G4\|G11\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G11\|P2~0\|datad " "Node \"G4\|G11\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P5~0\|combout " "Node \"G2\|G11\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P5~0\|datad " "Node \"G2\|G11\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866314 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P2~0\|combout " "Node \"G2\|G11\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P2~0\|datab " "Node \"G2\|G11\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P1~0\|datad " "Node \"G2\|G11\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P1~0\|combout " "Node \"G2\|G11\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P1~0\|datab " "Node \"G2\|G11\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G11\|P2~0\|datad " "Node \"G2\|G11\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P5~0\|combout " "Node \"G7\|G11\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P5~0\|datad " "Node \"G7\|G11\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866314 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P2~0\|combout " "Node \"G7\|G11\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P2~0\|datab " "Node \"G7\|G11\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P1~0\|datad " "Node \"G7\|G11\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P1~0\|combout " "Node \"G7\|G11\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P1~0\|datab " "Node \"G7\|G11\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G11\|P2~0\|datad " "Node \"G7\|G11\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P5~0\|combout " "Node \"G8\|G11\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P5~0\|datad " "Node \"G8\|G11\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866314 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P2~0\|combout " "Node \"G8\|G11\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P2~0\|datab " "Node \"G8\|G11\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P1~0\|datad " "Node \"G8\|G11\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P1~0\|combout " "Node \"G8\|G11\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P1~0\|datab " "Node \"G8\|G11\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G11\|P2~0\|datad " "Node \"G8\|G11\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866314 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P5~0\|combout " "Node \"G6\|G11\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P5~0\|datad " "Node \"G6\|G11\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866315 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P2~0\|combout " "Node \"G6\|G11\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P2~0\|datab " "Node \"G6\|G11\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P1~0\|datad " "Node \"G6\|G11\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P1~0\|combout " "Node \"G6\|G11\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P1~0\|datab " "Node \"G6\|G11\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G11\|P2~0\|datad " "Node \"G6\|G11\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P5~0\|combout " "Node \"G5\|G11\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P5~0\|datad " "Node \"G5\|G11\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866315 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P2~0\|combout " "Node \"G5\|G11\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P2~0\|datab " "Node \"G5\|G11\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P1~0\|datad " "Node \"G5\|G11\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P1~0\|combout " "Node \"G5\|G11\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P1~0\|datab " "Node \"G5\|G11\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G11\|P2~0\|datad " "Node \"G5\|G11\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P5~0\|combout " "Node \"G3\|G10\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P5~0\|datad " "Node \"G3\|G10\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866315 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866315 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P2~0\|combout " "Node \"G3\|G10\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P2~0\|datab " "Node \"G3\|G10\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P1~0\|datad " "Node \"G3\|G10\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P1~0\|combout " "Node \"G3\|G10\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P1~0\|datab " "Node \"G3\|G10\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G10\|P2~0\|datad " "Node \"G3\|G10\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P5~0\|combout " "Node \"G4\|G10\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P5~0\|datad " "Node \"G4\|G10\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866316 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P2~0\|combout " "Node \"G4\|G10\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P2~0\|datab " "Node \"G4\|G10\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P1~0\|datad " "Node \"G4\|G10\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P1~0\|combout " "Node \"G4\|G10\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P1~0\|datab " "Node \"G4\|G10\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G10\|P2~0\|datad " "Node \"G4\|G10\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P5~0\|combout " "Node \"G2\|G10\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P5~0\|datad " "Node \"G2\|G10\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866316 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P2~0\|combout " "Node \"G2\|G10\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P2~0\|datab " "Node \"G2\|G10\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P1~0\|datad " "Node \"G2\|G10\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P1~0\|combout " "Node \"G2\|G10\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P1~0\|datab " "Node \"G2\|G10\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G10\|P2~0\|datad " "Node \"G2\|G10\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P5~0\|combout " "Node \"G6\|G10\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P5~0\|datad " "Node \"G6\|G10\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866316 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866316 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P2~0\|combout " "Node \"G6\|G10\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P2~0\|datab " "Node \"G6\|G10\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P1~0\|datad " "Node \"G6\|G10\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P1~0\|combout " "Node \"G6\|G10\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P1~0\|datab " "Node \"G6\|G10\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G10\|P2~0\|datad " "Node \"G6\|G10\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P5~0\|combout " "Node \"G8\|G10\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P5~0\|datad " "Node \"G8\|G10\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866317 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P2~0\|combout " "Node \"G8\|G10\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P2~0\|datab " "Node \"G8\|G10\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P1~0\|datad " "Node \"G8\|G10\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P1~0\|combout " "Node \"G8\|G10\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P1~0\|datab " "Node \"G8\|G10\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G10\|P2~0\|datad " "Node \"G8\|G10\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P5~0\|combout " "Node \"G7\|G10\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P5~0\|datad " "Node \"G7\|G10\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866317 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P2~0\|combout " "Node \"G7\|G10\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P2~0\|datab " "Node \"G7\|G10\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P1~0\|datad " "Node \"G7\|G10\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P1~0\|combout " "Node \"G7\|G10\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P1~0\|datab " "Node \"G7\|G10\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G10\|P2~0\|datad " "Node \"G7\|G10\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866317 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P5~0\|combout " "Node \"G5\|G10\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P5~0\|datad " "Node \"G5\|G10\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866318 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P2~0\|combout " "Node \"G5\|G10\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P2~0\|datab " "Node \"G5\|G10\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P1~0\|datad " "Node \"G5\|G10\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P1~0\|combout " "Node \"G5\|G10\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P1~0\|datab " "Node \"G5\|G10\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G10\|P2~0\|datad " "Node \"G5\|G10\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P5~0\|combout " "Node \"G3\|G9\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P5~0\|datad " "Node \"G3\|G9\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866318 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P2~0\|combout " "Node \"G3\|G9\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P2~0\|datab " "Node \"G3\|G9\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P1~0\|datad " "Node \"G3\|G9\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P1~0\|combout " "Node \"G3\|G9\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P1~0\|datab " "Node \"G3\|G9\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G9\|P2~0\|datad " "Node \"G3\|G9\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866318 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P5~0\|combout " "Node \"G4\|G9\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P5~0\|datad " "Node \"G4\|G9\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866319 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P2~0\|combout " "Node \"G4\|G9\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P2~0\|datab " "Node \"G4\|G9\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P1~0\|datad " "Node \"G4\|G9\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P1~0\|combout " "Node \"G4\|G9\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P1~0\|datab " "Node \"G4\|G9\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G9\|P2~0\|datad " "Node \"G4\|G9\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P5~0\|combout " "Node \"G2\|G9\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P5~0\|datad " "Node \"G2\|G9\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866319 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P2~0\|combout " "Node \"G2\|G9\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P2~0\|datab " "Node \"G2\|G9\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P1~0\|datad " "Node \"G2\|G9\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P1~0\|combout " "Node \"G2\|G9\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P1~0\|datab " "Node \"G2\|G9\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G9\|P2~0\|datad " "Node \"G2\|G9\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P5~0\|combout " "Node \"G7\|G9\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P5~0\|datad " "Node \"G7\|G9\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866319 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866319 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P2~0\|combout " "Node \"G7\|G9\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P2~0\|datab " "Node \"G7\|G9\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P1~0\|datad " "Node \"G7\|G9\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P1~0\|combout " "Node \"G7\|G9\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P1~0\|datab " "Node \"G7\|G9\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G9\|P2~0\|datad " "Node \"G7\|G9\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P5~0\|combout " "Node \"G8\|G9\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P5~0\|datad " "Node \"G8\|G9\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P2~0\|combout " "Node \"G8\|G9\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P2~0\|datab " "Node \"G8\|G9\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P1~0\|datad " "Node \"G8\|G9\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P1~0\|combout " "Node \"G8\|G9\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P1~0\|datab " "Node \"G8\|G9\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G9\|P2~0\|datad " "Node \"G8\|G9\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P5~0\|combout " "Node \"G6\|G9\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P5~0\|datad " "Node \"G6\|G9\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P2~0\|combout " "Node \"G6\|G9\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P2~0\|datab " "Node \"G6\|G9\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P1~0\|datad " "Node \"G6\|G9\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P1~0\|combout " "Node \"G6\|G9\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P1~0\|datab " "Node \"G6\|G9\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G9\|P2~0\|datad " "Node \"G6\|G9\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P5~0\|combout " "Node \"G5\|G9\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P5~0\|datad " "Node \"G5\|G9\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P2~0\|combout " "Node \"G5\|G9\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P2~0\|datab " "Node \"G5\|G9\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P1~0\|datad " "Node \"G5\|G9\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P1~0\|combout " "Node \"G5\|G9\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P1~0\|datab " "Node \"G5\|G9\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G9\|P2~0\|datad " "Node \"G5\|G9\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P5~0\|combout " "Node \"G3\|G8\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P5~0\|datad " "Node \"G3\|G8\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866320 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866320 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P2~0\|combout " "Node \"G3\|G8\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P2~0\|datab " "Node \"G3\|G8\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P1~0\|datad " "Node \"G3\|G8\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P1~0\|combout " "Node \"G3\|G8\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P1~0\|datab " "Node \"G3\|G8\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G8\|P2~0\|datad " "Node \"G3\|G8\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P5~0\|combout " "Node \"G4\|G8\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P5~0\|datad " "Node \"G4\|G8\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P2~0\|combout " "Node \"G4\|G8\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P2~0\|datab " "Node \"G4\|G8\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P1~0\|datad " "Node \"G4\|G8\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P1~0\|combout " "Node \"G4\|G8\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P1~0\|datab " "Node \"G4\|G8\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G8\|P2~0\|datad " "Node \"G4\|G8\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P5~0\|combout " "Node \"G2\|G8\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P5~0\|datad " "Node \"G2\|G8\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P2~0\|combout " "Node \"G2\|G8\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P2~0\|datab " "Node \"G2\|G8\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P1~0\|datad " "Node \"G2\|G8\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P1~0\|combout " "Node \"G2\|G8\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P1~0\|datab " "Node \"G2\|G8\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G8\|P2~0\|datad " "Node \"G2\|G8\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P5~0\|combout " "Node \"G6\|G8\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P5~0\|datad " "Node \"G6\|G8\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P2~0\|combout " "Node \"G6\|G8\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P2~0\|datab " "Node \"G6\|G8\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P1~0\|datad " "Node \"G6\|G8\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P1~0\|combout " "Node \"G6\|G8\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P1~0\|datab " "Node \"G6\|G8\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G8\|P2~0\|datad " "Node \"G6\|G8\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P5~0\|combout " "Node \"G8\|G8\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P5~0\|datad " "Node \"G8\|G8\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866321 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866321 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P2~0\|combout " "Node \"G8\|G8\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P2~0\|datab " "Node \"G8\|G8\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P1~0\|datad " "Node \"G8\|G8\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P1~0\|combout " "Node \"G8\|G8\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P1~0\|datab " "Node \"G8\|G8\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G8\|P2~0\|datad " "Node \"G8\|G8\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P5~0\|combout " "Node \"G7\|G8\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P5~0\|datad " "Node \"G7\|G8\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866323 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P2~0\|combout " "Node \"G7\|G8\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P2~0\|datab " "Node \"G7\|G8\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P1~0\|datad " "Node \"G7\|G8\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P1~0\|combout " "Node \"G7\|G8\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P1~0\|datab " "Node \"G7\|G8\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G8\|P2~0\|datad " "Node \"G7\|G8\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P5~0\|combout " "Node \"G5\|G8\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P5~0\|datad " "Node \"G5\|G8\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866323 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P2~0\|combout " "Node \"G5\|G8\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P2~0\|datab " "Node \"G5\|G8\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P1~0\|datad " "Node \"G5\|G8\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P1~0\|combout " "Node \"G5\|G8\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P1~0\|datab " "Node \"G5\|G8\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G8\|P2~0\|datad " "Node \"G5\|G8\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866323 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P5~0\|combout " "Node \"G3\|G7\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P5~0\|datad " "Node \"G3\|G7\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866324 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P2~0\|combout " "Node \"G3\|G7\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P2~0\|datab " "Node \"G3\|G7\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P1~0\|datad " "Node \"G3\|G7\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P1~0\|combout " "Node \"G3\|G7\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P1~0\|datab " "Node \"G3\|G7\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G7\|P2~0\|datad " "Node \"G3\|G7\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P5~0\|combout " "Node \"G4\|G7\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P5~0\|datad " "Node \"G4\|G7\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866324 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P2~0\|combout " "Node \"G4\|G7\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P2~0\|datab " "Node \"G4\|G7\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P1~0\|datad " "Node \"G4\|G7\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P1~0\|combout " "Node \"G4\|G7\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P1~0\|datab " "Node \"G4\|G7\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G7\|P2~0\|datad " "Node \"G4\|G7\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P5~0\|combout " "Node \"G2\|G7\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P5~0\|datad " "Node \"G2\|G7\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866324 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P2~0\|combout " "Node \"G2\|G7\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P2~0\|datab " "Node \"G2\|G7\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P1~0\|datad " "Node \"G2\|G7\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P1~0\|combout " "Node \"G2\|G7\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P1~0\|datab " "Node \"G2\|G7\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G7\|P2~0\|datad " "Node \"G2\|G7\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866324 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P5~0\|combout " "Node \"G7\|G7\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P5~0\|datad " "Node \"G7\|G7\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866325 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P2~0\|combout " "Node \"G7\|G7\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P2~0\|datab " "Node \"G7\|G7\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P1~0\|datad " "Node \"G7\|G7\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P1~0\|combout " "Node \"G7\|G7\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P1~0\|datab " "Node \"G7\|G7\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G7\|P2~0\|datad " "Node \"G7\|G7\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P5~0\|combout " "Node \"G8\|G7\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P5~0\|datad " "Node \"G8\|G7\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866325 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P2~0\|combout " "Node \"G8\|G7\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P2~0\|datab " "Node \"G8\|G7\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P1~0\|datad " "Node \"G8\|G7\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P1~0\|combout " "Node \"G8\|G7\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P1~0\|datab " "Node \"G8\|G7\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G7\|P2~0\|datad " "Node \"G8\|G7\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P5~0\|combout " "Node \"G6\|G7\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P5~0\|datad " "Node \"G6\|G7\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866325 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P2~0\|combout " "Node \"G6\|G7\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P2~0\|datab " "Node \"G6\|G7\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P1~0\|datad " "Node \"G6\|G7\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P1~0\|combout " "Node \"G6\|G7\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P1~0\|datab " "Node \"G6\|G7\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G7\|P2~0\|datad " "Node \"G6\|G7\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866325 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P5~0\|combout " "Node \"G5\|G7\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P5~0\|datad " "Node \"G5\|G7\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866326 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P2~0\|combout " "Node \"G5\|G7\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P2~0\|datab " "Node \"G5\|G7\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P1~0\|datad " "Node \"G5\|G7\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P1~0\|combout " "Node \"G5\|G7\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P1~0\|datab " "Node \"G5\|G7\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G7\|P2~0\|datad " "Node \"G5\|G7\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866326 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P5~0\|combout " "Node \"G3\|G6\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P5~0\|datad " "Node \"G3\|G6\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866326 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P2~0\|combout " "Node \"G3\|G6\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P2~0\|datab " "Node \"G3\|G6\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P1~0\|datad " "Node \"G3\|G6\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P1~0\|combout " "Node \"G3\|G6\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P1~0\|datab " "Node \"G3\|G6\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G6\|P2~0\|datad " "Node \"G3\|G6\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866326 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P5~0\|combout " "Node \"G4\|G6\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P5~0\|datad " "Node \"G4\|G6\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866326 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866326 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P2~0\|combout " "Node \"G4\|G6\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P2~0\|datab " "Node \"G4\|G6\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P1~0\|datad " "Node \"G4\|G6\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P1~0\|combout " "Node \"G4\|G6\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P1~0\|datab " "Node \"G4\|G6\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G6\|P2~0\|datad " "Node \"G4\|G6\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P5~0\|combout " "Node \"G2\|G6\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P5~0\|datad " "Node \"G2\|G6\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866327 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P2~0\|combout " "Node \"G2\|G6\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P2~0\|datab " "Node \"G2\|G6\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P1~0\|datad " "Node \"G2\|G6\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P1~0\|combout " "Node \"G2\|G6\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P1~0\|datab " "Node \"G2\|G6\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G6\|P2~0\|datad " "Node \"G2\|G6\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P5~0\|combout " "Node \"G6\|G6\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P5~0\|datad " "Node \"G6\|G6\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866327 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P2~0\|combout " "Node \"G6\|G6\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P2~0\|datab " "Node \"G6\|G6\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P1~0\|datad " "Node \"G6\|G6\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P1~0\|combout " "Node \"G6\|G6\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P1~0\|datab " "Node \"G6\|G6\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G6\|P2~0\|datad " "Node \"G6\|G6\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866327 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P5~0\|combout " "Node \"G8\|G6\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P5~0\|datad " "Node \"G8\|G6\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866328 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P2~0\|combout " "Node \"G8\|G6\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P2~0\|datab " "Node \"G8\|G6\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P1~0\|datad " "Node \"G8\|G6\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P1~0\|combout " "Node \"G8\|G6\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P1~0\|datab " "Node \"G8\|G6\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G6\|P2~0\|datad " "Node \"G8\|G6\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P5~0\|combout " "Node \"G7\|G6\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P5~0\|datad " "Node \"G7\|G6\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866328 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P2~0\|combout " "Node \"G7\|G6\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P2~0\|datab " "Node \"G7\|G6\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P1~0\|datad " "Node \"G7\|G6\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P1~0\|combout " "Node \"G7\|G6\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P1~0\|datab " "Node \"G7\|G6\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G6\|P2~0\|datad " "Node \"G7\|G6\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866328 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P5~0\|combout " "Node \"G5\|G6\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P5~0\|datad " "Node \"G5\|G6\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866329 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P2~0\|combout " "Node \"G5\|G6\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P2~0\|datab " "Node \"G5\|G6\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P1~0\|datad " "Node \"G5\|G6\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P1~0\|combout " "Node \"G5\|G6\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P1~0\|datab " "Node \"G5\|G6\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G6\|P2~0\|datad " "Node \"G5\|G6\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866329 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P5~0\|combout " "Node \"G3\|G5\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P5~0\|datad " "Node \"G3\|G5\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866329 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P2~0\|combout " "Node \"G3\|G5\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P2~0\|datab " "Node \"G3\|G5\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P1~0\|datad " "Node \"G3\|G5\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P1~0\|combout " "Node \"G3\|G5\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P1~0\|datab " "Node \"G3\|G5\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G5\|P2~0\|datad " "Node \"G3\|G5\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866329 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P5~0\|combout " "Node \"G4\|G5\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P5~0\|datad " "Node \"G4\|G5\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866329 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866329 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P2~0\|combout " "Node \"G4\|G5\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P2~0\|datab " "Node \"G4\|G5\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P1~0\|datad " "Node \"G4\|G5\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P1~0\|combout " "Node \"G4\|G5\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P1~0\|datab " "Node \"G4\|G5\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G5\|P2~0\|datad " "Node \"G4\|G5\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P5~0\|combout " "Node \"G2\|G5\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P5~0\|datad " "Node \"G2\|G5\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866330 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P2~0\|combout " "Node \"G2\|G5\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P2~0\|datab " "Node \"G2\|G5\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P1~0\|datad " "Node \"G2\|G5\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P1~0\|combout " "Node \"G2\|G5\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P1~0\|datab " "Node \"G2\|G5\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G5\|P2~0\|datad " "Node \"G2\|G5\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P5~0\|combout " "Node \"G7\|G5\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P5~0\|datad " "Node \"G7\|G5\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866330 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P2~0\|combout " "Node \"G7\|G5\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P2~0\|datab " "Node \"G7\|G5\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P1~0\|datad " "Node \"G7\|G5\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P1~0\|combout " "Node \"G7\|G5\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P1~0\|datab " "Node \"G7\|G5\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G5\|P2~0\|datad " "Node \"G7\|G5\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866330 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P5~0\|combout " "Node \"G8\|G5\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P5~0\|datad " "Node \"G8\|G5\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866331 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P2~0\|combout " "Node \"G8\|G5\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P2~0\|datab " "Node \"G8\|G5\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P1~0\|datad " "Node \"G8\|G5\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P1~0\|combout " "Node \"G8\|G5\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P1~0\|datab " "Node \"G8\|G5\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G5\|P2~0\|datad " "Node \"G8\|G5\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P5~0\|combout " "Node \"G6\|G5\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P5~0\|datad " "Node \"G6\|G5\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866331 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P2~0\|combout " "Node \"G6\|G5\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P2~0\|datab " "Node \"G6\|G5\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P1~0\|datad " "Node \"G6\|G5\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P1~0\|combout " "Node \"G6\|G5\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P1~0\|datab " "Node \"G6\|G5\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G5\|P2~0\|datad " "Node \"G6\|G5\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P5~0\|combout " "Node \"G5\|G5\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P5~0\|datad " "Node \"G5\|G5\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866331 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866331 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P2~0\|combout " "Node \"G5\|G5\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P2~0\|datab " "Node \"G5\|G5\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P1~0\|datad " "Node \"G5\|G5\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P1~0\|combout " "Node \"G5\|G5\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P1~0\|datab " "Node \"G5\|G5\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G5\|P2~0\|datad " "Node \"G5\|G5\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P5~0\|combout " "Node \"G3\|G4\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P5~0\|datad " "Node \"G3\|G4\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866332 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P2~0\|combout " "Node \"G3\|G4\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P2~0\|datab " "Node \"G3\|G4\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P1~0\|datad " "Node \"G3\|G4\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P1~0\|combout " "Node \"G3\|G4\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P1~0\|datab " "Node \"G3\|G4\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G4\|P2~0\|datad " "Node \"G3\|G4\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P5~0\|combout " "Node \"G4\|G4\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P5~0\|datad " "Node \"G4\|G4\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866332 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P2~0\|combout " "Node \"G4\|G4\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P2~0\|datab " "Node \"G4\|G4\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P1~0\|datad " "Node \"G4\|G4\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P1~0\|combout " "Node \"G4\|G4\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P1~0\|datab " "Node \"G4\|G4\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G4\|P2~0\|datad " "Node \"G4\|G4\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P5~0\|combout " "Node \"G2\|G4\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P5~0\|datad " "Node \"G2\|G4\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866332 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866332 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P2~0\|combout " "Node \"G2\|G4\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P2~0\|datab " "Node \"G2\|G4\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P1~0\|datad " "Node \"G2\|G4\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P1~0\|combout " "Node \"G2\|G4\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P1~0\|datab " "Node \"G2\|G4\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G4\|P2~0\|datad " "Node \"G2\|G4\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P5~0\|combout " "Node \"G6\|G4\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P5~0\|datad " "Node \"G6\|G4\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P2~0\|combout " "Node \"G6\|G4\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P2~0\|datab " "Node \"G6\|G4\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P1~0\|datad " "Node \"G6\|G4\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P1~0\|combout " "Node \"G6\|G4\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P1~0\|datab " "Node \"G6\|G4\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G4\|P2~0\|datad " "Node \"G6\|G4\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P5~0\|combout " "Node \"G8\|G4\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P5~0\|datad " "Node \"G8\|G4\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866333 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P2~0\|combout " "Node \"G8\|G4\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P2~0\|datab " "Node \"G8\|G4\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P1~0\|datad " "Node \"G8\|G4\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P1~0\|combout " "Node \"G8\|G4\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P1~0\|datab " "Node \"G8\|G4\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G4\|P2~0\|datad " "Node \"G8\|G4\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866333 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P5~0\|combout " "Node \"G7\|G4\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P5~0\|datad " "Node \"G7\|G4\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P2~0\|combout " "Node \"G7\|G4\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P2~0\|datab " "Node \"G7\|G4\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P1~0\|datad " "Node \"G7\|G4\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P1~0\|combout " "Node \"G7\|G4\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P1~0\|datab " "Node \"G7\|G4\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G4\|P2~0\|datad " "Node \"G7\|G4\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P5~0\|combout " "Node \"G5\|G4\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P5~0\|datad " "Node \"G5\|G4\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P2~0\|combout " "Node \"G5\|G4\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P2~0\|datab " "Node \"G5\|G4\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P1~0\|datad " "Node \"G5\|G4\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P1~0\|combout " "Node \"G5\|G4\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P1~0\|datab " "Node \"G5\|G4\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G4\|P2~0\|datad " "Node \"G5\|G4\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P5~0\|combout " "Node \"G3\|G3\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P5~0\|datad " "Node \"G3\|G3\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866334 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P2~0\|combout " "Node \"G3\|G3\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P2~0\|datab " "Node \"G3\|G3\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P1~0\|datad " "Node \"G3\|G3\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P1~0\|combout " "Node \"G3\|G3\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P1~0\|datab " "Node \"G3\|G3\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G3\|P2~0\|datad " "Node \"G3\|G3\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866334 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P5~0\|combout " "Node \"G4\|G3\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P5~0\|datad " "Node \"G4\|G3\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866335 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P2~0\|combout " "Node \"G4\|G3\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P2~0\|datab " "Node \"G4\|G3\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P1~0\|datad " "Node \"G4\|G3\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P1~0\|combout " "Node \"G4\|G3\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P1~0\|datab " "Node \"G4\|G3\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G3\|P2~0\|datad " "Node \"G4\|G3\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866335 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P5~0\|combout " "Node \"G2\|G3\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P5~0\|datad " "Node \"G2\|G3\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866335 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P2~0\|combout " "Node \"G2\|G3\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P2~0\|datab " "Node \"G2\|G3\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P1~0\|datad " "Node \"G2\|G3\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P1~0\|combout " "Node \"G2\|G3\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P1~0\|datab " "Node \"G2\|G3\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G3\|P2~0\|datad " "Node \"G2\|G3\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866335 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P5~0\|combout " "Node \"G7\|G3\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P5~0\|datad " "Node \"G7\|G3\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866335 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866335 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P2~0\|combout " "Node \"G7\|G3\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P2~0\|datab " "Node \"G7\|G3\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P1~0\|datad " "Node \"G7\|G3\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P1~0\|combout " "Node \"G7\|G3\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P1~0\|datab " "Node \"G7\|G3\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G3\|P2~0\|datad " "Node \"G7\|G3\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P5~0\|combout " "Node \"G8\|G3\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P5~0\|datad " "Node \"G8\|G3\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866336 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P2~0\|combout " "Node \"G8\|G3\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P2~0\|datab " "Node \"G8\|G3\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P1~0\|datad " "Node \"G8\|G3\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P1~0\|combout " "Node \"G8\|G3\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P1~0\|datab " "Node \"G8\|G3\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G3\|P2~0\|datad " "Node \"G8\|G3\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P5~0\|combout " "Node \"G6\|G3\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P5~0\|datad " "Node \"G6\|G3\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866336 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P2~0\|combout " "Node \"G6\|G3\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P2~0\|datab " "Node \"G6\|G3\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P1~0\|datad " "Node \"G6\|G3\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P1~0\|combout " "Node \"G6\|G3\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P1~0\|datab " "Node \"G6\|G3\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G3\|P2~0\|datad " "Node \"G6\|G3\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866336 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P5~0\|combout " "Node \"G5\|G3\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P5~0\|datad " "Node \"G5\|G3\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866337 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P2~0\|combout " "Node \"G5\|G3\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P2~0\|datab " "Node \"G5\|G3\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P1~0\|datad " "Node \"G5\|G3\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P1~0\|combout " "Node \"G5\|G3\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P1~0\|datab " "Node \"G5\|G3\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G3\|P2~0\|datad " "Node \"G5\|G3\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P5~0\|combout " "Node \"G3\|G2\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P5~0\|datad " "Node \"G3\|G2\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866337 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P2~0\|combout " "Node \"G3\|G2\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P2~0\|datab " "Node \"G3\|G2\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P1~0\|datad " "Node \"G3\|G2\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P1~0\|combout " "Node \"G3\|G2\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P1~0\|datab " "Node \"G3\|G2\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G2\|P2~0\|datad " "Node \"G3\|G2\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P5~0\|combout " "Node \"G4\|G2\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P5~0\|datad " "Node \"G4\|G2\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866337 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P2~0\|combout " "Node \"G4\|G2\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P2~0\|datab " "Node \"G4\|G2\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P1~0\|datad " "Node \"G4\|G2\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P1~0\|combout " "Node \"G4\|G2\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P1~0\|datab " "Node \"G4\|G2\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G2\|P2~0\|datad " "Node \"G4\|G2\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866337 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P5~0\|combout " "Node \"G2\|G2\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P5~0\|datad " "Node \"G2\|G2\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866338 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P2~0\|combout " "Node \"G2\|G2\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P2~0\|datab " "Node \"G2\|G2\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P1~0\|datad " "Node \"G2\|G2\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P1~0\|combout " "Node \"G2\|G2\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P1~0\|datab " "Node \"G2\|G2\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G2\|P2~0\|datad " "Node \"G2\|G2\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P5~0\|combout " "Node \"G6\|G2\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P5~0\|datad " "Node \"G6\|G2\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866338 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P2~0\|combout " "Node \"G6\|G2\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P2~0\|datab " "Node \"G6\|G2\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P1~0\|datad " "Node \"G6\|G2\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P1~0\|combout " "Node \"G6\|G2\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P1~0\|datab " "Node \"G6\|G2\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G2\|P2~0\|datad " "Node \"G6\|G2\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P5~0\|combout " "Node \"G8\|G2\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P5~0\|datad " "Node \"G8\|G2\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866338 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866338 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P2~0\|combout " "Node \"G8\|G2\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P2~0\|datab " "Node \"G8\|G2\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P1~0\|datad " "Node \"G8\|G2\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P1~0\|combout " "Node \"G8\|G2\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P1~0\|datab " "Node \"G8\|G2\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G2\|P2~0\|datad " "Node \"G8\|G2\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P5~0\|combout " "Node \"G7\|G2\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P5~0\|datad " "Node \"G7\|G2\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866339 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P2~0\|combout " "Node \"G7\|G2\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P2~0\|datab " "Node \"G7\|G2\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P1~0\|datad " "Node \"G7\|G2\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P1~0\|combout " "Node \"G7\|G2\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P1~0\|datab " "Node \"G7\|G2\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G2\|P2~0\|datad " "Node \"G7\|G2\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P5~0\|combout " "Node \"G5\|G2\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P5~0\|datad " "Node \"G5\|G2\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866339 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P2~0\|combout " "Node \"G5\|G2\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P2~0\|datab " "Node \"G5\|G2\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P1~0\|datad " "Node \"G5\|G2\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P1~0\|combout " "Node \"G5\|G2\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P1~0\|datab " "Node \"G5\|G2\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G2\|P2~0\|datad " "Node \"G5\|G2\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P5~0\|combout " "Node \"G3\|G1\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P5~0\|datad " "Node \"G3\|G1\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866339 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866339 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P2~0\|combout " "Node \"G3\|G1\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P2~0\|datab " "Node \"G3\|G1\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P1~0\|datad " "Node \"G3\|G1\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P1~0\|combout " "Node \"G3\|G1\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P1~0\|datab " "Node \"G3\|G1\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G1\|P2~0\|datad " "Node \"G3\|G1\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866340 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P5~0\|combout " "Node \"G4\|G1\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P5~0\|datad " "Node \"G4\|G1\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866340 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P2~0\|combout " "Node \"G4\|G1\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P2~0\|datab " "Node \"G4\|G1\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P1~0\|datad " "Node \"G4\|G1\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P1~0\|combout " "Node \"G4\|G1\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P1~0\|datab " "Node \"G4\|G1\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G1\|P2~0\|datad " "Node \"G4\|G1\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866340 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P5~0\|combout " "Node \"G2\|G1\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P5~0\|datad " "Node \"G2\|G1\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866340 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P2~0\|combout " "Node \"G2\|G1\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P2~0\|datab " "Node \"G2\|G1\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P1~0\|datad " "Node \"G2\|G1\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P1~0\|combout " "Node \"G2\|G1\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P1~0\|datab " "Node \"G2\|G1\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G1\|P2~0\|datad " "Node \"G2\|G1\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866340 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866340 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P5~0\|combout " "Node \"G7\|G1\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P5~0\|datad " "Node \"G7\|G1\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866341 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P2~0\|combout " "Node \"G7\|G1\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P2~0\|datab " "Node \"G7\|G1\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P1~0\|datad " "Node \"G7\|G1\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P1~0\|combout " "Node \"G7\|G1\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P1~0\|datab " "Node \"G7\|G1\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G1\|P2~0\|datad " "Node \"G7\|G1\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P5~0\|combout " "Node \"G8\|G1\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P5~0\|datad " "Node \"G8\|G1\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866341 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P2~0\|combout " "Node \"G8\|G1\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P2~0\|datab " "Node \"G8\|G1\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P1~0\|datad " "Node \"G8\|G1\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P1~0\|combout " "Node \"G8\|G1\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P1~0\|datab " "Node \"G8\|G1\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G1\|P2~0\|datad " "Node \"G8\|G1\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P5~0\|combout " "Node \"G6\|G1\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P5~0\|datad " "Node \"G6\|G1\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866341 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866341 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P2~0\|combout " "Node \"G6\|G1\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P2~0\|datab " "Node \"G6\|G1\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P1~0\|datad " "Node \"G6\|G1\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P1~0\|combout " "Node \"G6\|G1\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P1~0\|datab " "Node \"G6\|G1\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G1\|P2~0\|datad " "Node \"G6\|G1\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P5~0\|combout " "Node \"G5\|G1\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P5~0\|datad " "Node \"G5\|G1\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866342 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P2~0\|combout " "Node \"G5\|G1\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P2~0\|datab " "Node \"G5\|G1\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P1~0\|datad " "Node \"G5\|G1\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P1~0\|combout " "Node \"G5\|G1\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P1~0\|datab " "Node \"G5\|G1\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G1\|P2~0\|datad " "Node \"G5\|G1\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P5~0\|combout " "Node \"G3\|G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P5~0\|datad " "Node \"G3\|G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866342 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P2~0\|combout " "Node \"G3\|G0\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P2~0\|datab " "Node \"G3\|G0\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P1~0\|datad " "Node \"G3\|G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P1~0\|combout " "Node \"G3\|G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P1~0\|datab " "Node \"G3\|G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""} { "Warning" "WSTA_SCC_NODE" "G3\|G0\|P2~0\|datad " "Node \"G3\|G0\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866342 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P5~0\|combout " "Node \"G4\|G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P5~0\|datad " "Node \"G4\|G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866343 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P2~0\|combout " "Node \"G4\|G0\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P2~0\|datab " "Node \"G4\|G0\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P1~0\|datad " "Node \"G4\|G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P1~0\|combout " "Node \"G4\|G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P1~0\|datab " "Node \"G4\|G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G4\|G0\|P2~0\|datad " "Node \"G4\|G0\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P5~0\|combout " "Node \"G2\|G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P5~0\|datad " "Node \"G2\|G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866343 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P2~0\|combout " "Node \"G2\|G0\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P2~0\|datab " "Node \"G2\|G0\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P1~0\|datad " "Node \"G2\|G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P1~0\|combout " "Node \"G2\|G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P1~0\|datab " "Node \"G2\|G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""} { "Warning" "WSTA_SCC_NODE" "G2\|G0\|P2~0\|datad " "Node \"G2\|G0\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866343 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P5~0\|combout " "Node \"G7\|G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P5~0\|datad " "Node \"G7\|G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866344 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P2~0\|combout " "Node \"G7\|G0\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P2~0\|datab " "Node \"G7\|G0\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P1~0\|datad " "Node \"G7\|G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P1~0\|combout " "Node \"G7\|G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P1~0\|datab " "Node \"G7\|G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G7\|G0\|P2~0\|datad " "Node \"G7\|G0\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P5~0\|combout " "Node \"G8\|G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P5~0\|datad " "Node \"G8\|G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866344 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P2~0\|combout " "Node \"G8\|G0\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P2~0\|datab " "Node \"G8\|G0\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P1~0\|datad " "Node \"G8\|G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P1~0\|combout " "Node \"G8\|G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P1~0\|datab " "Node \"G8\|G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G8\|G0\|P2~0\|datad " "Node \"G8\|G0\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P5~0\|combout " "Node \"G6\|G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P5~0\|datad " "Node \"G6\|G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866344 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P2~0\|combout " "Node \"G6\|G0\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P2~0\|datab " "Node \"G6\|G0\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P1~0\|datad " "Node \"G6\|G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P1~0\|combout " "Node \"G6\|G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P1~0\|datab " "Node \"G6\|G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""} { "Warning" "WSTA_SCC_NODE" "G6\|G0\|P2~0\|datad " "Node \"G6\|G0\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866344 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P5~0\|combout " "Node \"G5\|G0\|P5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P5~0\|datad " "Node \"G5\|G0\|P5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866345 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P2~0\|combout " "Node \"G5\|G0\|P2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P2~0\|datab " "Node \"G5\|G0\|P2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P1~0\|datad " "Node \"G5\|G0\|P1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P1~0\|combout " "Node \"G5\|G0\|P1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P1~0\|datab " "Node \"G5\|G0\|P1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""} { "Warning" "WSTA_SCC_NODE" "G5\|G0\|P2~0\|datad " "Node \"G5\|G0\|P2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622210866345 ""}  } { { "../GatedClockDFF/GatedClockDFF.vhd" "" { Text "D:/University/Architecture/Project 2/GatedClockDFF/GatedClockDFF.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1622210866345 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1622210866347 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622210866349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622210866352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622210866352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622210866352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622210866353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622210866354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622210866354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622210866354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622210866354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622210866355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1622210866355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622210866355 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "186 unused 3.3V 26 160 0 " "Number of I/O pins in group: 186 (unused VREF, 3.3V VCCIO, 26 input, 160 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1622210866357 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1622210866357 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1622210866357 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622210866358 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1622210866358 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622210866358 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622210866430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622210867678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622210867808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622210867815 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622210868013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622210868013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622210868096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y24 X21_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } { { "loc" "" { Generic "D:/University/Architecture/Project 2/RegFile/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} 11 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1622210868882 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622210868882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622210868981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1622210868982 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1622210868982 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622210868982 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1622210868996 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622210868999 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "160 " "Found 160 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[0\] 0 " "Pin \"read1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[1\] 0 " "Pin \"read1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[2\] 0 " "Pin \"read1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[3\] 0 " "Pin \"read1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[4\] 0 " "Pin \"read1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[5\] 0 " "Pin \"read1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[6\] 0 " "Pin \"read1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[7\] 0 " "Pin \"read1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[8\] 0 " "Pin \"read1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[9\] 0 " "Pin \"read1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[10\] 0 " "Pin \"read1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[11\] 0 " "Pin \"read1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[12\] 0 " "Pin \"read1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[13\] 0 " "Pin \"read1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[14\] 0 " "Pin \"read1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read1\[15\] 0 " "Pin \"read1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[0\] 0 " "Pin \"read2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[1\] 0 " "Pin \"read2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[2\] 0 " "Pin \"read2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[3\] 0 " "Pin \"read2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[4\] 0 " "Pin \"read2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[5\] 0 " "Pin \"read2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[6\] 0 " "Pin \"read2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[7\] 0 " "Pin \"read2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[8\] 0 " "Pin \"read2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[9\] 0 " "Pin \"read2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[10\] 0 " "Pin \"read2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[11\] 0 " "Pin \"read2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[12\] 0 " "Pin \"read2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[13\] 0 " "Pin \"read2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[14\] 0 " "Pin \"read2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read2\[15\] 0 " "Pin \"read2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[0\] 0 " "Pin \"outAll\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[1\] 0 " "Pin \"outAll\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[2\] 0 " "Pin \"outAll\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[3\] 0 " "Pin \"outAll\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[4\] 0 " "Pin \"outAll\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[5\] 0 " "Pin \"outAll\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[6\] 0 " "Pin \"outAll\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[7\] 0 " "Pin \"outAll\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[8\] 0 " "Pin \"outAll\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[9\] 0 " "Pin \"outAll\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[10\] 0 " "Pin \"outAll\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[11\] 0 " "Pin \"outAll\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[12\] 0 " "Pin \"outAll\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[13\] 0 " "Pin \"outAll\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[14\] 0 " "Pin \"outAll\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[15\] 0 " "Pin \"outAll\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[16\] 0 " "Pin \"outAll\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[17\] 0 " "Pin \"outAll\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[18\] 0 " "Pin \"outAll\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[19\] 0 " "Pin \"outAll\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[20\] 0 " "Pin \"outAll\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[21\] 0 " "Pin \"outAll\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[22\] 0 " "Pin \"outAll\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[23\] 0 " "Pin \"outAll\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[24\] 0 " "Pin \"outAll\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[25\] 0 " "Pin \"outAll\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[26\] 0 " "Pin \"outAll\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[27\] 0 " "Pin \"outAll\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[28\] 0 " "Pin \"outAll\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[29\] 0 " "Pin \"outAll\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[30\] 0 " "Pin \"outAll\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[31\] 0 " "Pin \"outAll\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[32\] 0 " "Pin \"outAll\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[33\] 0 " "Pin \"outAll\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[34\] 0 " "Pin \"outAll\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[35\] 0 " "Pin \"outAll\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[36\] 0 " "Pin \"outAll\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[37\] 0 " "Pin \"outAll\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[38\] 0 " "Pin \"outAll\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[39\] 0 " "Pin \"outAll\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[40\] 0 " "Pin \"outAll\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[41\] 0 " "Pin \"outAll\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[42\] 0 " "Pin \"outAll\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[43\] 0 " "Pin \"outAll\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[44\] 0 " "Pin \"outAll\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[45\] 0 " "Pin \"outAll\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[46\] 0 " "Pin \"outAll\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[47\] 0 " "Pin \"outAll\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[48\] 0 " "Pin \"outAll\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[49\] 0 " "Pin \"outAll\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[50\] 0 " "Pin \"outAll\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[51\] 0 " "Pin \"outAll\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[52\] 0 " "Pin \"outAll\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[53\] 0 " "Pin \"outAll\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[54\] 0 " "Pin \"outAll\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[55\] 0 " "Pin \"outAll\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[56\] 0 " "Pin \"outAll\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[57\] 0 " "Pin \"outAll\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[58\] 0 " "Pin \"outAll\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[59\] 0 " "Pin \"outAll\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[60\] 0 " "Pin \"outAll\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[61\] 0 " "Pin \"outAll\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[62\] 0 " "Pin \"outAll\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[63\] 0 " "Pin \"outAll\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[64\] 0 " "Pin \"outAll\[64\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[65\] 0 " "Pin \"outAll\[65\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[66\] 0 " "Pin \"outAll\[66\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[67\] 0 " "Pin \"outAll\[67\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[68\] 0 " "Pin \"outAll\[68\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[69\] 0 " "Pin \"outAll\[69\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[70\] 0 " "Pin \"outAll\[70\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[71\] 0 " "Pin \"outAll\[71\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[72\] 0 " "Pin \"outAll\[72\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[73\] 0 " "Pin \"outAll\[73\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[74\] 0 " "Pin \"outAll\[74\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[75\] 0 " "Pin \"outAll\[75\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[76\] 0 " "Pin \"outAll\[76\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[77\] 0 " "Pin \"outAll\[77\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[78\] 0 " "Pin \"outAll\[78\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[79\] 0 " "Pin \"outAll\[79\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[80\] 0 " "Pin \"outAll\[80\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[81\] 0 " "Pin \"outAll\[81\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[82\] 0 " "Pin \"outAll\[82\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[83\] 0 " "Pin \"outAll\[83\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[84\] 0 " "Pin \"outAll\[84\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[85\] 0 " "Pin \"outAll\[85\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[86\] 0 " "Pin \"outAll\[86\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[87\] 0 " "Pin \"outAll\[87\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[88\] 0 " "Pin \"outAll\[88\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[89\] 0 " "Pin \"outAll\[89\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[90\] 0 " "Pin \"outAll\[90\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[91\] 0 " "Pin \"outAll\[91\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[92\] 0 " "Pin \"outAll\[92\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[93\] 0 " "Pin \"outAll\[93\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[94\] 0 " "Pin \"outAll\[94\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[95\] 0 " "Pin \"outAll\[95\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[96\] 0 " "Pin \"outAll\[96\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[97\] 0 " "Pin \"outAll\[97\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[98\] 0 " "Pin \"outAll\[98\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[99\] 0 " "Pin \"outAll\[99\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[100\] 0 " "Pin \"outAll\[100\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[101\] 0 " "Pin \"outAll\[101\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[102\] 0 " "Pin \"outAll\[102\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[103\] 0 " "Pin \"outAll\[103\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[104\] 0 " "Pin \"outAll\[104\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[105\] 0 " "Pin \"outAll\[105\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[106\] 0 " "Pin \"outAll\[106\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[107\] 0 " "Pin \"outAll\[107\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[108\] 0 " "Pin \"outAll\[108\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[109\] 0 " "Pin \"outAll\[109\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[110\] 0 " "Pin \"outAll\[110\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[111\] 0 " "Pin \"outAll\[111\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[112\] 0 " "Pin \"outAll\[112\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[113\] 0 " "Pin \"outAll\[113\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[114\] 0 " "Pin \"outAll\[114\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[115\] 0 " "Pin \"outAll\[115\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[116\] 0 " "Pin \"outAll\[116\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[117\] 0 " "Pin \"outAll\[117\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[118\] 0 " "Pin \"outAll\[118\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[119\] 0 " "Pin \"outAll\[119\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[120\] 0 " "Pin \"outAll\[120\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[121\] 0 " "Pin \"outAll\[121\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[122\] 0 " "Pin \"outAll\[122\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[123\] 0 " "Pin \"outAll\[123\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[124\] 0 " "Pin \"outAll\[124\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[125\] 0 " "Pin \"outAll\[125\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[126\] 0 " "Pin \"outAll\[126\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outAll\[127\] 0 " "Pin \"outAll\[127\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622210869012 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1622210869012 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622210869173 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622210869202 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622210869370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622210869627 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1622210869775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Architecture/Project 2/RegFile/output_files/RegFile.fit.smsg " "Generated suppressed messages file D:/University/Architecture/Project 2/RegFile/output_files/RegFile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622210869920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1127 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622210870065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 28 17:07:50 2021 " "Processing ended: Fri May 28 17:07:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622210870065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622210870065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622210870065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622210870065 ""}
