{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743788542907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743788542918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 13:42:22 2025 " "Processing started: Fri Apr 04 13:42:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743788542918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788542918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788542918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743788543441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743788543441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_sr_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_sr_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc " "Found design unit 1: sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551008 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_sr_unit_vhdl " "Found entity 1: sls_8bit_sr_unit_vhdl" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_arith_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_arith_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc " "Found design unit 1: sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551012 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_arith_unit_vhdl " "Found entity 1: sls_8bit_arith_unit_vhdl" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_vhdl_tb-run_free " "Found design unit 1: slsRISC_vhdl_tb-run_free" {  } { { "slsRISC_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551017 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_vhdl_tb " "Found entity 1: slsRISC_vhdl_tb" {  } { { "slsRISC_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_vhdl-slsRISC_struc " "Found design unit 1: slsRISC_vhdl-slsRISC_struc" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551021 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_vhdl " "Found entity 1: slsRISC_vhdl" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_dp_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_dp_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_DP_vhdl-slsRISC_DP_struc " "Found design unit 1: slsRISC_DP_vhdl-slsRISC_DP_struc" {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551026 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_DP_vhdl " "Found entity 1: slsRISC_DP_vhdl" {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slsrisc_cu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slsrisc_cu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slsRISC_CU_vhdl-slsRISC_CU_beh " "Found design unit 1: slsRISC_CU_vhdl-slsRISC_CU_beh" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551031 ""} { "Info" "ISGN_ENTITY_NAME" "1 slsRISC_CU_vhdl " "Found entity 1: slsRISC_CU_vhdl" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_risc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_risc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_RISC_package " "Found design unit 1: sls_RISC_package" {  } { { "sls_RISC_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "sls_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_upcnt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_upcnt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_upcnt_vhdl-Behavior " "Found design unit 1: sls_nbit_upcnt_vhdl-Behavior" {  } { { "sls_nbit_upcnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551043 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_upcnt_vhdl " "Found entity 1: sls_nbit_upcnt_vhdl" {  } { { "sls_nbit_upcnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_reg_vhdl-sls_nbit_reg_beh " "Found design unit 1: sls_nbit_reg_vhdl-sls_nbit_reg_beh" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551048 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_reg_vhdl " "Found entity 1: sls_nbit_reg_vhdl" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux4to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux4to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc " "Found design unit 1: sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551052 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux4to1_vhdl " "Found entity 1: sls_nbit_mux4to1_vhdl" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551056 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_mm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_MM_vhdl-SYN " "Found design unit 1: sls_MM_vhdl-SYN" {  } { { "sls_MM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551061 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_MM_vhdl " "Found entity 1: sls_MM_vhdl" {  } { { "sls_MM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_iw2ascii_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_iw2ascii_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_IW2ASCII_vhdl-disassemble " "Found design unit 1: sls_IW2ASCII_vhdl-disassemble" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551065 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_IW2ASCII_vhdl " "Found entity 1: sls_IW2ASCII_vhdl" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu_package " "Found design unit 1: sls_alu_package" {  } { { "sls_alu_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_logic_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_logic_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc " "Found design unit 1: sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551073 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_logic_unit_vhdl " "Found entity 1: sls_8bit_logic_unit_vhdl" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_const_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_const_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_const_unit_vhdl-sls_8bit_const_struc " "Found design unit 1: sls_8bit_const_unit_vhdl-sls_8bit_const_struc" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551078 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_const_unit_vhdl " "Found entity 1: sls_8bit_const_unit_vhdl" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_struc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_struc_vhdl-sls_struc " "Found design unit 1: sls_8bit_alu_struc_vhdl-sls_struc" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551082 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_vhdl " "Found entity 1: sls_8bit_alu_struc_vhdl" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func " "Found design unit 1: sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551086 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_add_sub_vhdl " "Found entity 1: sls_8bit_add_sub_vhdl" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_4loc_stack_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_4loc_stack_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_4loc_stack_vhdl-sls_stack " "Found design unit 1: sls_8bit_4loc_stack_vhdl-sls_stack" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551090 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_4loc_stack_vhdl " "Found entity 1: sls_8bit_4loc_stack_vhdl" {  } { { "sls_8bit_4loc_stack_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slsRISC_vhdl " "Elaborating entity \"slsRISC_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743788551229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slsRISC_DP_vhdl slsRISC_DP_vhdl:DP " "Elaborating entity \"slsRISC_DP_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\"" {  } { { "slsRISC_vhdl.vhd" "DP" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551231 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MARout slsRISC_DP_vhdl.vhd(18) " "VHDL Signal Declaration warning at slsRISC_DP_vhdl.vhd(18): used implicit default value for signal \"MARout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743788551233 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OPDR_in slsRISC_DP_vhdl.vhd(24) " "VHDL Signal Declaration warning at slsRISC_DP_vhdl.vhd(24): used implicit default value for signal \"OPDR_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "slsRISC_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743788551233 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux4to1_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux " "Elaborating entity \"sls_nbit_mux4to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux\"" {  } { { "slsRISC_DP_vhdl.vhd" "wbBusMux" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux\|sls_nbit_mux2to1_vhdl:upper_bits " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_mux4to1_vhdl:wbBusMux\|sls_nbit_mux2to1_vhdl:upper_bits\"" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "upper_bits" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_reg_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:r0 " "Elaborating entity \"sls_nbit_reg_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:r0\"" {  } { { "slsRISC_DP_vhdl.vhd" "r0" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_alu_struc_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU " "Elaborating entity \"sls_8bit_alu_struc_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\"" {  } { { "slsRISC_DP_vhdl.vhd" "ALU" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux4to1_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux " "Elaborating entity \"sls_nbit_mux4to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "cnvz_mux" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux\|sls_nbit_mux2to1_vhdl:upper_bits " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_nbit_mux4to1_vhdl:cnvz_mux\|sls_nbit_mux2to1_vhdl:upper_bits\"" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "upper_bits" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_arith_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit " "Elaborating entity \"sls_8bit_arith_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "arith_unit" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_add_sub_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit\|sls_8bit_add_sub_vhdl:adder " "Elaborating entity \"sls_8bit_add_sub_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_arith_unit_vhdl:arith_unit\|sls_8bit_add_sub_vhdl:adder\"" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "adder" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_logic_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_logic_unit_vhdl:logic_unit " "Elaborating entity \"sls_8bit_logic_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_logic_unit_vhdl:logic_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "logic_unit" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_sr_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_sr_unit_vhdl:sr_unit " "Elaborating entity \"sls_8bit_sr_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_sr_unit_vhdl:sr_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "sr_unit" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl1 sls_8bit_sr_unit_vhdl.vhd(22) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(22): object \"shrl1\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551290 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl2 sls_8bit_sr_unit_vhdl.vhd(22) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(22): object \"shrl2\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551290 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl3 sls_8bit_sr_unit_vhdl.vhd(22) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(22): object \"shrl3\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551290 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_8bit_alu_struc_vhdl:ALU|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_const_unit_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_const_unit_vhdl:const_unit " "Elaborating entity \"sls_8bit_const_unit_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_alu_struc_vhdl:ALU\|sls_8bit_const_unit_vhdl:const_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "const_unit" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_reg_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:SR " "Elaborating entity \"sls_nbit_reg_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:SR\"" {  } { { "slsRISC_DP_vhdl.vhd" "SR" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_upcnt_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_upcnt_vhdl:PC " "Elaborating entity \"sls_nbit_upcnt_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_upcnt_vhdl:PC\"" {  } { { "slsRISC_DP_vhdl.vhd" "PC" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_reg_vhdl slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:MABR " "Elaborating entity \"sls_nbit_reg_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_nbit_reg_vhdl:MABR\"" {  } { { "slsRISC_DP_vhdl.vhd" "MABR" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_MM_vhdl slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM " "Elaborating entity \"sls_MM_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\"" {  } { { "slsRISC_DP_vhdl.vhd" "MM" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\"" {  } { { "sls_MM_vhdl.vhd" "altsyncram_component" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\"" {  } { { "sls_MM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component " "Instantiated megafunction \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sls_MM.mif " "Parameter \"init_file\" = \"sls_MM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743788551392 ""}  } { { "sls_MM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743788551392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3s3 " "Found entity 1: altsyncram_s3s3" {  } { { "db/altsyncram_s3s3.tdf" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/db/altsyncram_s3s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743788551435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788551435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3s3 slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\|altsyncram_s3s3:auto_generated " "Elaborating entity \"altsyncram_s3s3\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\|altsyncram_s3s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_4loc_stack_vhdl slsRISC_DP_vhdl:DP\|sls_8bit_4loc_stack_vhdl:stack " "Elaborating entity \"sls_8bit_4loc_stack_vhdl\" for hierarchy \"slsRISC_DP_vhdl:DP\|sls_8bit_4loc_stack_vhdl:stack\"" {  } { { "slsRISC_DP_vhdl.vhd" "stack" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slsRISC_CU_vhdl slsRISC_CU_vhdl:CU " "Elaborating entity \"slsRISC_CU_vhdl\" for hierarchy \"slsRISC_CU_vhdl:CU\"" {  } { { "slsRISC_vhdl.vhd" "CU" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rs2 slsRISC_CU_vhdl.vhd(21) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(21): object \"Rs2\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551458 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IW_CNVZ slsRISC_CU_vhdl.vhd(23) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(23): object \"IW_CNVZ\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551458 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"carry\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551458 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"negative\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551459 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"overflow\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551459 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero slsRISC_CU_vhdl.vhd(24) " "Verilog HDL or VHDL warning at slsRISC_CU_vhdl.vhd(24): object \"zero\" assigned a value but never read" {  } { { "slsRISC_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743788551459 "|slsRISC_vhdl|slsRISC_CU_vhdl:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_IW2ASCII_vhdl sls_IW2ASCII_vhdl:ICdecode " "Elaborating entity \"sls_IW2ASCII_vhdl\" for hierarchy \"sls_IW2ASCII_vhdl:ICdecode\"" {  } { { "slsRISC_vhdl.vhd" "ICdecode" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788551461 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset sls_IW2ASCII_vhdl.vhd(58) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(58): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(61) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(61): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(61) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(61): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(62) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(62): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(62) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(62): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(63) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(63): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(63) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(63): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(64) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(64): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(64) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(64): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(65) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(65): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(65) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(65): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(66) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(66): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(66) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(66): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(67) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(67): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(67) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(67): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(68) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(68): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(68) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(68): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(69) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(69): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(69) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(69): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551462 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(70) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(70): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(70) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(70): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(71) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(71): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw10 sls_IW2ASCII_vhdl.vhd(71) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(71): signal \"iw10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(72) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(72): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(73) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(73): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sbit sls_IW2ASCII_vhdl.vhd(74) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(74): signal \"sbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(75) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(75): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iw32 sls_IW2ASCII_vhdl.vhd(76) " "VHDL Process Statement warning at sls_IW2ASCII_vhdl.vhd(76): signal \"iw32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_IW2ASCII_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743788551463 "|slsRISC_vhdl|sls_IW2ASCII_vhdl:ICdecode"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] GND " "Pin \"LEDs\[7\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[2\] GND " "Pin \"ICis\[2\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[5\] VCC " "Pin \"ICis\[5\]\" is stuck at VCC" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[6\] GND " "Pin \"ICis\[6\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[7\] GND " "Pin \"ICis\[7\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[10\] GND " "Pin \"ICis\[10\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[11\] GND " "Pin \"ICis\[11\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[15\] GND " "Pin \"ICis\[15\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[23\] GND " "Pin \"ICis\[23\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[31\] GND " "Pin \"ICis\[31\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[32\] GND " "Pin \"ICis\[32\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[33\] GND " "Pin \"ICis\[33\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[36\] GND " "Pin \"ICis\[36\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[37\] VCC " "Pin \"ICis\[37\]\" is stuck at VCC" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[38\] GND " "Pin \"ICis\[38\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[39\] GND " "Pin \"ICis\[39\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[43\] GND " "Pin \"ICis\[43\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[45\] VCC " "Pin \"ICis\[45\]\" is stuck at VCC" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[47\] GND " "Pin \"ICis\[47\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[50\] GND " "Pin \"ICis\[50\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[55\] GND " "Pin \"ICis\[55\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[56\] GND " "Pin \"ICis\[56\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[58\] GND " "Pin \"ICis\[58\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[59\] GND " "Pin \"ICis\[59\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[63\] GND " "Pin \"ICis\[63\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[65\] GND " "Pin \"ICis\[65\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[66\] GND " "Pin \"ICis\[66\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[71\] GND " "Pin \"ICis\[71\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[79\] GND " "Pin \"ICis\[79\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[79]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[86\] VCC " "Pin \"ICis\[86\]\" is stuck at VCC" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[86]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[87\] GND " "Pin \"ICis\[87\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[93\] GND " "Pin \"ICis\[93\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[94\] VCC " "Pin \"ICis\[94\]\" is stuck at VCC" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[94]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[95\] GND " "Pin \"ICis\[95\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|ICis[95]"} { "Warning" "WMLS_MLS_STUCK_PIN" "crtMCis\[2\] GND " "Pin \"crtMCis\[2\]\" is stuck at GND" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743788552140 "|slsRISC_vhdl|crtMCis[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743788552140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743788552213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743788553048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743788553186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743788553186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PB1 " "No output dependent on input pin \"PB1\"" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743788553252 "|slsRISC_vhdl|PB1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743788553252 "|slsRISC_vhdl|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743788553252 "|slsRISC_vhdl|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743788553252 "|slsRISC_vhdl|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743788553252 "|slsRISC_vhdl|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743788553252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "512 " "Implemented 512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743788553253 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743788553253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743788553253 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743788553253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743788553253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743788553270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 13:42:33 2025 " "Processing ended: Fri Apr 04 13:42:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743788553270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743788553270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743788553270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743788553270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743788554881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743788554892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 13:42:34 2025 " "Processing started: Fri Apr 04 13:42:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743788554892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743788554892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743788554892 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743788555039 ""}
{ "Info" "0" "" "Project  = slsRISC_vhdl" {  } {  } 0 0 "Project  = slsRISC_vhdl" 0 0 "Fitter" 0 0 1743788555040 ""}
{ "Info" "0" "" "Revision = slsRISC_vhdl" {  } {  } 0 0 "Revision = slsRISC_vhdl" 0 0 "Fitter" 0 0 1743788555040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743788555104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743788555104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "slsRISC_vhdl EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"slsRISC_vhdl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743788555113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743788555154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743788555154 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\|altsyncram_s3s3:auto_generated\|ram_block1a5 " "Atom \"slsRISC_DP_vhdl:DP\|sls_MM_vhdl:MM\|altsyncram:altsyncram_component\|altsyncram_s3s3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1743788555188 "|slsRISC_vhdl|slsRISC_DP_vhdl:DP|sls_MM_vhdl:MM|altsyncram:altsyncram_component|altsyncram_s3s3:auto_generated|ram_block1a5"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1743788555188 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743788555323 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743788555331 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743788555740 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743788555740 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743788555740 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743788555740 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743788555743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743788555743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743788555743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743788555743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743788555743 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743788555743 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743788555745 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1743788555759 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1743788556019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slsRISC_vhdl.sdc " "Synopsys Design Constraints File file not found: 'slsRISC_vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743788556223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743788556223 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743788556227 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1743788556227 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743788556227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743788556264 ""}  } { { "slsRISC_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743788556264 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743788556451 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743788556452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743788556452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743788556452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743788556453 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743788556454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743788556454 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743788556455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743788556470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743788556470 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743788556470 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "113 unused 2.5V 6 107 0 " "Number of I/O pins in group: 113 (unused VREF, 2.5V VCCIO, 6 input, 107 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1743788556472 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1743788556472 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1743788556472 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1743788556473 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1743788556473 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1743788556473 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743788556698 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743788556702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743788557178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743788557247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743788557262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743788559460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743788559460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743788559683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743788560284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743788560284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743788560748 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743788560748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743788560750 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743788560838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743788560846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743788560988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743788560988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743788561103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743788561413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/output_files/slsRISC_vhdl.fit.smsg " "Generated suppressed messages file C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/output_files/slsRISC_vhdl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743788561659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5836 " "Peak virtual memory: 5836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743788561900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 13:42:41 2025 " "Processing ended: Fri Apr 04 13:42:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743788561900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743788561900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743788561900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743788561900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743788563052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743788563062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 13:42:42 2025 " "Processing started: Fri Apr 04 13:42:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743788563062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743788563062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743788563062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743788563336 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743788563805 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743788563824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743788563960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 13:42:43 2025 " "Processing ended: Fri Apr 04 13:42:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743788563960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743788563960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743788563960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743788563960 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743788564600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743788565219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743788565231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 13:42:44 2025 " "Processing started: Fri Apr 04 13:42:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743788565231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743788565231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_sta slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743788565231 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743788565374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743788565701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743788565701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788565741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788565741 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slsRISC_vhdl.sdc " "Synopsys Design Constraints File file not found: 'slsRISC_vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743788565903 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788565904 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743788565905 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743788565905 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743788565906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743788565906 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743788565907 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743788565915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743788565934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743788565934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.632 " "Worst-case setup slack is -6.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.632            -351.928 Clock  " "   -6.632            -351.928 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788565936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 Clock  " "    0.358               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788565939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743788565941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743788565943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.348 Clock  " "   -3.000            -124.348 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788565944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788565944 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743788565964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743788565981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743788566260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743788566291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743788566298 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743788566298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.946 " "Worst-case setup slack is -5.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.946            -306.045 Clock  " "   -5.946            -306.045 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788566299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 Clock  " "    0.312               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788566302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743788566304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743788566306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.348 Clock  " "   -3.000            -124.348 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788566308 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743788566329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743788566384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743788566385 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743788566385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.415 " "Worst-case setup slack is -3.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415            -155.625 Clock  " "   -3.415            -155.625 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788566387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Clock  " "    0.187               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788566390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743788566393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1743788566395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -129.301 Clock  " "   -3.000            -129.301 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743788566397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743788566397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743788566738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743788566740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743788566787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 13:42:46 2025 " "Processing ended: Fri Apr 04 13:42:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743788566787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743788566787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743788566787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743788566787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1743788567879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743788567890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 04 13:42:47 2025 " "Processing started: Fri Apr 04 13:42:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743788567890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743788567890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off slsRISC_vhdl -c slsRISC_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743788567890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1743788568450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl_6_1200mv_85c_slow.vho C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl_6_1200mv_85c_slow.vho in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl_6_1200mv_0c_slow.vho C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl_6_1200mv_0c_slow.vho in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl_min_1200mv_0c_fast.vho C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl_min_1200mv_0c_fast.vho in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl.vho C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl.vho in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl_6_1200mv_85c_vhd_slow.sdo C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl_6_1200mv_0c_vhd_slow.sdo C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl_min_1200mv_0c_vhd_fast.sdo C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slsRISC_vhdl_vhd.sdo C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/ simulation " "Generated file slsRISC_vhdl_vhd.sdo in folder \"C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743788568916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743788568945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 04 13:42:48 2025 " "Processing ended: Fri Apr 04 13:42:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743788568945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743788568945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743788568945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743788568945 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743788569601 ""}
