full_buffer.v,verilog,xil_defaultlib,../../../../frame_buffer.srcs/sources_1/ip/full_buffer/sim/full_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
