// Seed: 2555051031
module module_0;
  module_2();
endmodule
module module_1;
  assign id_1 = id_1;
  module_0();
  assign id_1[1] = 1;
  integer id_2;
endmodule
module module_2;
  wire id_2;
  module_3(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_7 = 1, id_8;
  tri1 id_9 = id_8;
  assign id_7 = 1;
endmodule
