###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       127697   # Number of WRITE/WRITEP commands
num_reads_done                 =       606624   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       470793   # Number of read row buffer hits
num_read_cmds                  =       606621   # Number of READ/READP commands
num_writes_done                =       127704   # Number of read requests issued
num_write_row_hits             =        95485   # Number of write row buffer hits
num_act_cmds                   =       168666   # Number of ACT commands
num_pre_cmds                   =       168635   # Number of PRE commands
num_ondemand_pres              =       145074   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9383872   # Cyles of rank active rank.0
rank_active_cycles.1           =      9095623   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       616128   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       904377   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       691995   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7099   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2505   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2657   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          717   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          649   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          893   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1245   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1225   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1786   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23557   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          211   # Write cmd latency (cycles)
write_latency[40-59]           =          311   # Write cmd latency (cycles)
write_latency[60-79]           =          627   # Write cmd latency (cycles)
write_latency[80-99]           =         1292   # Write cmd latency (cycles)
write_latency[100-119]         =         2237   # Write cmd latency (cycles)
write_latency[120-139]         =         3679   # Write cmd latency (cycles)
write_latency[140-159]         =         4868   # Write cmd latency (cycles)
write_latency[160-179]         =         5690   # Write cmd latency (cycles)
write_latency[180-199]         =         5854   # Write cmd latency (cycles)
write_latency[200-]            =       102918   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       238730   # Read request latency (cycles)
read_latency[40-59]            =        76681   # Read request latency (cycles)
read_latency[60-79]            =        91620   # Read request latency (cycles)
read_latency[80-99]            =        38242   # Read request latency (cycles)
read_latency[100-119]          =        28502   # Read request latency (cycles)
read_latency[120-139]          =        21427   # Read request latency (cycles)
read_latency[140-159]          =        13212   # Read request latency (cycles)
read_latency[160-179]          =         9944   # Read request latency (cycles)
read_latency[180-199]          =         8177   # Read request latency (cycles)
read_latency[200-]             =        80086   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.37463e+08   # Write energy
read_energy                    =   2.4459e+09   # Read energy
act_energy                     =   4.6147e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.95741e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.34101e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85554e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67567e+09   # Active standby energy rank.1
average_read_latency           =      114.003   # Average read request latency (cycles)
average_interarrival           =      13.6177   # Average request interarrival latency (cycles)
total_energy                   =  1.65105e+10   # Total energy (pJ)
average_power                  =      1651.05   # Average power (mW)
average_bandwidth              =      6.26627   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       150406   # Number of WRITE/WRITEP commands
num_reads_done                 =       625576   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       486675   # Number of read row buffer hits
num_read_cmds                  =       625574   # Number of READ/READP commands
num_writes_done                =       150410   # Number of read requests issued
num_write_row_hits             =       111949   # Number of write row buffer hits
num_act_cmds                   =       178051   # Number of ACT commands
num_pre_cmds                   =       178025   # Number of PRE commands
num_ondemand_pres              =       153678   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9267966   # Cyles of rank active rank.0
rank_active_cycles.1           =      9195509   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       732034   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       804491   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       733987   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6961   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2533   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2477   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          665   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          705   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          899   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1242   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1257   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1814   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23446   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          283   # Write cmd latency (cycles)
write_latency[40-59]           =          416   # Write cmd latency (cycles)
write_latency[60-79]           =          842   # Write cmd latency (cycles)
write_latency[80-99]           =         1793   # Write cmd latency (cycles)
write_latency[100-119]         =         2827   # Write cmd latency (cycles)
write_latency[120-139]         =         4849   # Write cmd latency (cycles)
write_latency[140-159]         =         6376   # Write cmd latency (cycles)
write_latency[160-179]         =         7484   # Write cmd latency (cycles)
write_latency[180-199]         =         7666   # Write cmd latency (cycles)
write_latency[200-]            =       117856   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       237371   # Read request latency (cycles)
read_latency[40-59]            =        79828   # Read request latency (cycles)
read_latency[60-79]            =        94700   # Read request latency (cycles)
read_latency[80-99]            =        40705   # Read request latency (cycles)
read_latency[100-119]          =        29743   # Read request latency (cycles)
read_latency[120-139]          =        22173   # Read request latency (cycles)
read_latency[140-159]          =        13700   # Read request latency (cycles)
read_latency[160-179]          =        10388   # Read request latency (cycles)
read_latency[180-199]          =         8334   # Read request latency (cycles)
read_latency[200-]             =        88633   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.50827e+08   # Write energy
read_energy                    =  2.52231e+09   # Read energy
act_energy                     =  4.87148e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.51376e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.86156e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78321e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.738e+09   # Active standby energy rank.1
average_read_latency           =      119.994   # Average read request latency (cycles)
average_interarrival           =      12.8866   # Average request interarrival latency (cycles)
total_energy                   =  1.67237e+10   # Total energy (pJ)
average_power                  =      1672.37   # Average power (mW)
average_bandwidth              =      6.62175   # Average bandwidth
