module isEvenNumber(
	input wire clock,
	input wire reset,
	input wire go_i,
	input wire[31:0] number,
	output reg counter,
	output reg result
);

localparam STATE_Initial = 3'd0,
			  STATE_1 = 3'd1,
			  STATE_2 = 3'd2,
			  STATE_3 = 3'd3;
			  
reg[2:0] currentState;
reg[2:0] nextState;

always @ (posedge clock) begin
	if (reset)
		currentState <= STATE_Initial;
	else
		currentState <= nextState;
end

always @ (*) begin
	result = 1'b0;
	case (currentState)
		STATE_1: begin
			result = 1'b0;
		end
		STATE_2: begin
			result = 1'b1;
			counter = 1'b1;
		end
		STATE_3: begin
			result = 1'b0;
			counter = 1'b1;
		end
	endcase
end

always @ (*) begin
	nextState = currentState;
	case (currentState)
		STATE_Initial: begin
			if (go_i)
				nextState = STATE_1;
		end
		STATE_1: begin
			if (number % 2 == 0)
				nextState = STATE_2;
			else
				nextState = STATE_3;
		end
		STATE_2: begin
			nextState = STATE_Initial;
		end
		STATE_3: begin
			nextState = STATE_Initial;
		end
	endcase
end
endmodule

			