

================================================================
== Vitis HLS Report for 'matmul'
================================================================
* Date:           Sun May  8 20:47:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   488288|   488288|  4.883 ms|  4.883 ms|  488288|  488288|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3  |   488286|   488286|         8|          1|          1|  488280|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    375|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    124|    -|
|Register         |        -|    -|     704|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     704|    691|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_7ns_6ns_11_4_1_U3  |mac_muladd_6ns_7ns_6ns_11_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +--------------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory             |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pulseCanceler_coeff_M_real_V_U  |matmul_pulseCanceler_coeff_M_real_V  |        2|  0|   0|    0|  1560|   10|     1|        15600|
    +--------------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                           |                                     |        2|  0|   0|    0|  1560|   10|     1|        15600|
    +--------------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_218_p2      |         +|   0|  0|  26|          19|           1|
    |add_ln73_fu_298_p2        |         +|   0|  0|  14|           9|           1|
    |add_ln74_1_fu_284_p2      |         +|   0|  0|  12|          12|           1|
    |add_ln74_fu_318_p2        |         +|   0|  0|  14|           6|           1|
    |add_ln75_fu_278_p2        |         +|   0|  0|  14|           6|           1|
    |add_ln79_1_fu_366_p2      |         +|   0|  0|  17|          14|          14|
    |add_ln79_fu_353_p2        |         +|   0|  0|  17|          14|          14|
    |empty_25_fu_407_p2        |         +|   0|  0|  17|          14|          14|
    |out_M_imag_d0             |         +|   0|  0|  39|          32|          32|
    |out_M_real_d0             |         +|   0|  0|  39|          32|          32|
    |and_ln73_fu_248_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln73_fu_224_p2       |      icmp|   0|  0|  13|          19|          17|
    |icmp_ln74_fu_230_p2       |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln75_fu_242_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln77_fu_378_p2       |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln80_fu_272_p2       |      icmp|   0|  0|  10|           6|           6|
    |or_ln74_fu_254_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln73_1_fu_311_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln73_fu_304_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln74_1_fu_324_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln74_2_fu_290_p3   |    select|   0|  0|  12|           1|           1|
    |select_ln74_fu_260_p3     |    select|   0|  0|   6|           1|           1|
    |sum_M_imag_V_1_fu_418_p3  |    select|   0|  0|  32|           1|           1|
    |sum_M_real_V_1_fu_425_p3  |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_fu_236_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 375|         218|         178|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter6     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7     |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_176_p4  |   9|          2|    9|         18|
    |ap_phi_mux_j_phi_fu_187_p4  |   9|          2|    6|         12|
    |i_reg_172                   |   9|          2|    9|         18|
    |indvar_flatten19_reg_139    |   9|          2|   19|         38|
    |indvar_flatten_reg_150      |   9|          2|   12|         24|
    |j_reg_183                   |   9|          2|    6|         12|
    |k_reg_161                   |   9|          2|    6|         12|
    |sum_M_imag_V_reg_194        |   9|          2|   32|         64|
    |sum_M_real_V_reg_206        |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 124|         27|  134|        271|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln79_reg_536                           |  11|   0|   14|          3|
    |and_ln73_reg_488                           |   1|   0|    1|          0|
    |and_ln73_reg_488_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |i_reg_172                                  |   9|   0|    9|          0|
    |icmp_ln73_reg_478                          |   1|   0|    1|          0|
    |icmp_ln74_reg_482                          |   1|   0|    1|          0|
    |icmp_ln74_reg_482_pp0_iter1_reg            |   1|   0|    1|          0|
    |icmp_ln77_reg_556                          |   1|   0|    1|          0|
    |icmp_ln80_reg_504                          |   1|   0|    1|          0|
    |indvar_flatten19_reg_139                   |  19|   0|   19|          0|
    |indvar_flatten_reg_150                     |  12|   0|   12|          0|
    |j_reg_183                                  |   6|   0|    6|          0|
    |k_reg_161                                  |   6|   0|    6|          0|
    |mul_ln1115_2_reg_598                       |  40|   0|   40|          0|
    |mul_ln1115_reg_593                         |  40|   0|   40|          0|
    |pulseCanceler_coeff_M_real_V_load_reg_572  |  10|   0|   10|          0|
    |r_V_2_reg_567                              |  32|   0|   32|          0|
    |r_V_reg_562                                |  32|   0|   32|          0|
    |select_ln73_1_reg_518                      |   9|   0|    9|          0|
    |select_ln74_1_reg_525                      |   6|   0|    6|          0|
    |select_ln74_reg_493                        |   6|   0|    6|          0|
    |sum_M_imag_V_reg_194                       |  32|   0|   32|          0|
    |sum_M_real_V_reg_206                       |  32|   0|   32|          0|
    |add_ln79_reg_536                           |  64|  32|   14|          3|
    |icmp_ln73_reg_478                          |  64|  32|    1|          0|
    |icmp_ln77_reg_556                          |  64|  32|    1|          0|
    |icmp_ln80_reg_504                          |  64|  32|    1|          0|
    |select_ln74_1_reg_525                      |  64|  32|    6|          0|
    |select_ln74_reg_493                        |  64|  32|    6|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 704| 192|  352|          6|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        matmul|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        matmul|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        matmul|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        matmul|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        matmul|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1130_p_din0   |  out|   10|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1130_p_din1   |  out|   32|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1130_p_dout0  |   in|   40|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1130_p_ce     |  out|    1|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1134_p_din0   |  out|   10|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1134_p_din1   |  out|   32|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1134_p_dout0  |   in|   40|  ap_ctrl_hs|        matmul|  return value|
|grp_fu_1134_p_ce     |  out|    1|  ap_ctrl_hs|        matmul|  return value|
|a_M_real_address0    |  out|   14|   ap_memory|      a_M_real|         array|
|a_M_real_ce0         |  out|    1|   ap_memory|      a_M_real|         array|
|a_M_real_q0          |   in|   32|   ap_memory|      a_M_real|         array|
|a_M_imag_address0    |  out|   14|   ap_memory|      a_M_imag|         array|
|a_M_imag_ce0         |  out|    1|   ap_memory|      a_M_imag|         array|
|a_M_imag_q0          |   in|   32|   ap_memory|      a_M_imag|         array|
|out_M_real_address0  |  out|   14|   ap_memory|    out_M_real|         array|
|out_M_real_ce0       |  out|    1|   ap_memory|    out_M_real|         array|
|out_M_real_we0       |  out|    1|   ap_memory|    out_M_real|         array|
|out_M_real_d0        |  out|   32|   ap_memory|    out_M_real|         array|
|out_M_imag_address0  |  out|   14|   ap_memory|    out_M_imag|         array|
|out_M_imag_ce0       |  out|    1|   ap_memory|    out_M_imag|         array|
|out_M_imag_we0       |  out|    1|   ap_memory|    out_M_imag|         array|
|out_M_imag_d0        |  out|   32|   ap_memory|    out_M_imag|         array|
+---------------------+-----+-----+------------+--------------+--------------+

