#import vhdl_base.stages

module VariableDelay:
  generics:
    uint stages = 8
  ports:
    # Clock
    bit     in  clk
    # Reset
    bit     in  rst
    bit     in  en
    bit     in  din
    uint(8) in  sel
    bit     out dout

arch fdl for VariableDelay:
  declare:
    # Shift register
    attr =(foo = 10, bar = stuff)
    bit[stages]  reg = x'00'
    
  logic:
 
    spro(clk,rst):
      if (en == '1'):
        reg  = reg[stages-1:2] & din
      
    dout = reg[sel]
      
