{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-481,-475",
   "Display-PortTypeClock":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/source_50mhz/proc_sys_reset_0_peripheral_aresetn:true|/ext_reset_in_0_1:true|/clk_in1_0_1:true|/source_50mhz/system_clock_clk_100mhz:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 7 -x 2750 -y 140 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace inst source_50mhz -pg 1 -lvl 1 -x 180 -y 220 -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R -pinDir clk_50mhz right -pinY clk_50mhz 20R
preplace inst data_consumer -pg 1 -lvl 6 -x 2620 -y 60 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 20L
preplace inst system_ila -pg 1 -lvl 6 -x 2620 -y 200 -swap {11 1 2 3 4 0 6 7 8 9 10 5 12 13 14 15 16 18 19 17} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 180L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 0L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 20L -pinDir clk left -pinY clk 220L -pinBusDir probe0 left -pinBusY probe0 240L -pinDir resetn left -pinY resetn 200L
preplace inst system_interconnect -pg 1 -lvl 3 -x 760 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 20L
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 140 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 100R -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 100L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L
preplace inst packet_gen -pg 1 -lvl 4 -x 1100 -y 282 -defaultsOSRD
preplace inst add_header -pg 1 -lvl 5 -x 2330 -y 280 -defaultsOSRD -pinDir axis_data left -pinY axis_data 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst packet_gen|generator -pg 1 -lvl 3 -x 1860 -y 352 -defaultsOSRD -pinDir axis_in_length left -pinY axis_in_length 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir feeding_running left -pinY feeding_running 60L
preplace inst packet_gen|packet_gen_axi -pg 1 -lvl 1 -x 1220 -y 472 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 26 28 29 30} -defaultsOSRD -pinDir axis_out_length right -pinY axis_out_length 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start_gen right -pinY start_gen 60R -pinDir gen_status right -pinY gen_status 20R -pinBusDir recording_size right -pinBusY recording_size 80R -pinDir clear right -pinY clear 100R -pinDir clear_ready right -pinY clear_ready 120R
preplace inst packet_gen|length_feeder -pg 1 -lvl 2 -x 1550 -y 472 -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start left -pinY start 60L -pinDir player_state right -pinY player_state 20R -pinBusDir size left -pinBusY size 80L -pinDir clear left -pinY clear 100L -pinDir clear_ready left -pinY clear_ready 120L
preplace netloc clk_in1_0_1 1 0 1 NJ 220
preplace netloc ext_reset_in_0_1 1 0 1 NJ 240
preplace netloc packet_gen_axi_0_start_generation 1 4 2 2170 440 NJ
preplace netloc source_50mhz_clk_50mhz 1 1 5 340 310 620 340 940 200 2150 400 2470
preplace netloc source_50mhz_peripheral_aresetn 1 1 5 360 290 600 180 900 220 2170 220 2490
preplace netloc Conn 1 4 2 2130 380 NJ
preplace netloc add_header_axis_out 1 5 1 2510 60n
preplace netloc axi_uart_bridge_0_M_AXI 1 2 1 N 240
preplace netloc axi_uartlite_0_UART 1 2 5 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc packet_gen_axis_out 1 4 2 2190 200 N
preplace netloc system_interconnect_M00_AXI 1 3 1 920 280n
preplace netloc packet_gen|data_player_0_out_clear_ready 1 1 1 N 592
preplace netloc packet_gen|data_player_0_out_player_state 1 1 2 1410 412 1690
preplace netloc packet_gen|data_player_0_out_size 1 1 1 N 552
preplace netloc packet_gen|packet_gen_axi_0_clear 1 1 1 N 572
preplace netloc packet_gen|packet_gen_axi_0_start_generation 1 1 3 1390 652 NJ 652 NJ
preplace netloc packet_gen|source_50mhz_clk_50mhz 1 0 3 1050 392 1370 372 NJ
preplace netloc packet_gen|source_50mhz_peripheral_aresetn 1 0 3 1070 412 1390 392 NJ
preplace netloc packet_gen|length_feeder_axis_out 1 2 2 1710 292 NJ
preplace netloc packet_gen|packet_gen_axi_axis_out_length 1 1 1 N 472
preplace netloc packet_gen|packet_gen_axis_out 1 3 1 2010 272n
preplace netloc packet_gen|system_interconnect_M00_AXI 1 0 1 N 472
levelinfo -pg 1 0 180 480 760 1100 2330 2620 2750
levelinfo -hier packet_gen * 1220 1550 1860 *
pagesize -pg 1 -db -bbox -sgen -150 0 2840 690
pagesize -hier packet_gen -db -bbox -sgen 1020 252 2040 662
",
   "No Loops_ScaleFactor":"0.927919",
   "No Loops_TopLeft":"496,-231",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -90 -y -230 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 420 -y -230 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 420 -y -50 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -230
levelinfo -pg 1 -90 420 610
pagesize -pg 1 -db -bbox -sgen -230 -540 610 140
"
}
{
   "da_clkrst_cnt":"1"
}
