# Reading D:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/57030/Desktop/multicycle-verilog/Main-verilog/cpu_tb.v
