// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=34,HLS_SYN_DSP=37,HLS_SYN_FF=12903,HLS_SYN_LUT=23952,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [159:0] x_V;
output  [9:0] y_0_V;
output   y_0_V_ap_vld;
output  [9:0] y_1_V;
output   y_1_V_ap_vld;
output  [9:0] y_2_V;
output   y_2_V_ap_vld;
output  [9:0] y_3_V;
output   y_3_V_ap_vld;
output  [9:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [159:0] x_V_preg;
reg   [159:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [9:0] p_Val2_s_fu_402_p4;
reg   [9:0] p_Val2_s_reg_1483;
reg  signed [9:0] p_Val2_s_reg_1483_pp0_iter1_reg;
reg  signed [9:0] p_Val2_s_reg_1483_pp0_iter2_reg;
reg  signed [9:0] p_Val2_s_reg_1483_pp0_iter3_reg;
reg  signed [9:0] p_Val2_s_reg_1483_pp0_iter4_reg;
wire  signed [9:0] p_Val2_11_fu_412_p4;
reg  signed [9:0] p_Val2_11_reg_1493;
reg  signed [9:0] p_Val2_11_reg_1493_pp0_iter1_reg;
wire  signed [9:0] p_Val2_1_fu_444_p4;
reg   [9:0] p_Val2_1_reg_1501;
reg  signed [9:0] p_Val2_1_reg_1501_pp0_iter1_reg;
reg  signed [9:0] p_Val2_1_reg_1501_pp0_iter2_reg;
reg  signed [9:0] p_Val2_1_reg_1501_pp0_iter3_reg;
reg  signed [9:0] p_Val2_1_reg_1501_pp0_iter4_reg;
reg  signed [9:0] p_Val2_2_reg_1509;
reg  signed [9:0] p_Val2_2_reg_1509_pp0_iter1_reg;
reg  signed [9:0] p_Val2_2_reg_1509_pp0_iter2_reg;
reg  signed [9:0] p_Val2_2_reg_1509_pp0_iter3_reg;
reg  signed [9:0] p_Val2_2_reg_1509_pp0_iter4_reg;
reg  signed [9:0] p_Val2_3_reg_1515;
reg  signed [9:0] p_Val2_3_reg_1515_pp0_iter1_reg;
reg  signed [9:0] p_Val2_3_reg_1515_pp0_iter2_reg;
reg  signed [9:0] p_Val2_3_reg_1515_pp0_iter3_reg;
reg  signed [9:0] p_Val2_3_reg_1515_pp0_iter4_reg;
wire   [13:0] mul_ln1192_9_fu_503_p2;
reg   [13:0] mul_ln1192_9_reg_1526;
wire  signed [25:0] mul_ln1118_fu_1332_p2;
reg  signed [25:0] mul_ln1118_reg_1532;
wire  signed [17:0] grp_fu_1338_p3;
reg  signed [17:0] add_ln700_reg_1537;
wire  signed [25:0] mul_ln1118_4_fu_1346_p2;
reg  signed [25:0] mul_ln1118_4_reg_1542;
reg   [9:0] trunc_ln708_13_reg_1547;
reg   [9:0] trunc_ln708_1_reg_1552;
reg   [9:0] trunc_ln708_8_reg_1557;
reg   [9:0] trunc_ln708_s_reg_1562;
reg   [9:0] trunc_ln708_12_reg_1567;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_return;
reg   [5:0] p_s_reg_1572;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_return;
reg   [5:0] p_5_reg_1577;
reg   [5:0] p_5_reg_1577_pp0_iter4_reg;
reg   [5:0] p_5_reg_1577_pp0_iter5_reg;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_return;
reg   [5:0] p_2_reg_1582;
reg   [5:0] p_2_reg_1582_pp0_iter4_reg;
reg   [5:0] p_2_reg_1582_pp0_iter5_reg;
wire  signed [19:0] grp_fu_1390_p3;
reg  signed [19:0] ret_V_1_reg_1587;
wire  signed [11:0] grp_fu_1398_p3;
reg  signed [11:0] ret_V_3_reg_1592;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_return;
reg   [5:0] p_Val2_5_reg_1597;
reg   [5:0] p_Val2_5_reg_1597_pp0_iter5_reg;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_return;
reg  signed [5:0] p_Val2_6_reg_1602;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_return;
reg   [5:0] p_Val2_s_28_reg_1607;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_return;
reg  signed [5:0] p_6_reg_1612;
reg  signed [5:0] p_6_reg_1612_pp0_iter5_reg;
reg  signed [5:0] p_6_reg_1612_pp0_iter6_reg;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_return;
reg  signed [5:0] p_7_reg_1619;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_return;
reg   [5:0] p_Val2_9_reg_1624;
reg   [5:0] p_Val2_9_reg_1624_pp0_iter5_reg;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_return;
reg   [5:0] p_Val2_7_reg_1629;
wire  signed [29:0] mul_ln700_fu_1406_p2;
reg  signed [29:0] mul_ln700_reg_1634;
wire   [10:0] add_ln1192_fu_950_p2;
reg   [10:0] add_ln1192_reg_1639;
wire  signed [13:0] grp_fu_1412_p3;
reg  signed [13:0] r_V_reg_1644;
reg   [9:0] trunc_ln708_9_reg_1649;
reg   [9:0] trunc_ln708_9_reg_1649_pp0_iter6_reg;
wire   [8:0] add_ln1192_22_fu_1122_p2;
reg  signed [8:0] add_ln1192_22_reg_1654;
wire   [15:0] ret_V_20_fu_1166_p2;
reg  signed [15:0] ret_V_20_reg_1659;
wire   [6:0] ret_V_43_fu_1179_p2;
reg   [6:0] ret_V_43_reg_1664;
reg   [9:0] trunc_ln708_3_reg_1669;
wire  signed [22:0] grp_fu_1440_p3;
reg  signed [22:0] mul_ln1192_2_reg_1674;
reg   [9:0] trunc_ln708_6_reg_1679;
wire  signed [20:0] grp_fu_1457_p3;
reg  signed [20:0] mul_ln1192_7_reg_1684;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_return;
reg  signed [5:0] p_0_reg_1689;
reg    ap_block_pp0_stage0_subdone;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp20;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call88;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call88;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call88;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call88;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call88;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call88;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call88;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call88;
reg    ap_block_pp0_stage0_11001_ignoreCallOp29;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call199;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call199;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call199;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call199;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call199;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call199;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call199;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call199;
reg    ap_block_pp0_stage0_11001_ignoreCallOp55;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call62;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call62;
reg    ap_block_pp0_stage0_11001_ignoreCallOp84;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp85;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp91;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call110;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call110;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call110;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call110;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call110;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call110;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call110;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call110;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call193;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call193;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call193;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call193;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call193;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call193;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call193;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call193;
reg    ap_block_pp0_stage0_11001_ignoreCallOp107;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call217;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call217;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call217;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call217;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call217;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call217;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call217;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call217;
reg    ap_block_pp0_stage0_11001_ignoreCallOp111;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_ce;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call43;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call43;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call43;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call43;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call43;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call43;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call43;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call43;
reg    ap_block_pp0_stage0_11001_ignoreCallOp113;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_ce;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call144;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call144;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call144;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call144;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call144;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call144;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call144;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call144;
reg    ap_block_pp0_stage0_11001_ignoreCallOp120;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_input_V;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call152;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call152;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call152;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call152;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call152;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call152;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call152;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call152;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_ce;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call164;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call164;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call164;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call164;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call164;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call164;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call164;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call164;
reg    ap_block_pp0_stage0_11001_ignoreCallOp123;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_input_V;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call178;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call178;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call178;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call178;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call178;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call178;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call178;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call178;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_ce;
wire   [5:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call213;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call213;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call213;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call213;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call213;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call213;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call213;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call213;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_done;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_idle;
wire    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_ready;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call228;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call228;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call228;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call228;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call228;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call228;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call228;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call228;
reg    ap_block_pp0_stage0_11001_ignoreCallOp147;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start_reg;
reg    grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] shl_ln_fu_426_p3;
wire  signed [13:0] sext_ln1118_2_fu_422_p1;
wire  signed [13:0] sext_ln1118_3_fu_434_p1;
wire  signed [13:0] lhs_V_1_fu_454_p3;
wire   [13:0] r_V_14_fu_438_p2;
wire   [13:0] ret_V_27_fu_462_p2;
wire  signed [9:0] mul_ln1192_9_fu_503_p0;
wire  signed [13:0] sext_ln1118_6_fu_499_p1;
wire  signed [9:0] mul_ln1192_9_fu_503_p1;
wire   [8:0] tmp_9_fu_509_p4;
wire   [13:0] r_V_s_fu_519_p3;
wire   [13:0] add_ln1192_7_fu_527_p2;
wire   [12:0] shl_ln1118_s_fu_548_p3;
wire  signed [10:0] shl_ln1118_1_fu_560_p3;
wire  signed [13:0] sext_ln1118_12_fu_556_p1;
wire  signed [13:0] sext_ln1118_13_fu_568_p1;
wire   [10:0] shl_ln1118_5_fu_582_p3;
wire  signed [13:0] sext_ln1118_15_fu_590_p1;
wire   [13:0] r_V_17_fu_576_p2;
wire   [13:0] r_V_18_fu_594_p2;
wire  signed [14:0] sext_ln703_3_fu_600_p1;
wire  signed [14:0] sext_ln703_4_fu_604_p1;
wire   [14:0] ret_V_35_fu_608_p2;
wire   [14:0] add_ln1192_14_fu_614_p2;
wire  signed [9:0] mul_ln700_2_fu_628_p0;
wire  signed [17:0] sext_ln1118_18_fu_624_p1;
wire  signed [9:0] mul_ln700_2_fu_628_p1;
wire  signed [9:0] mul_ln700_4_fu_634_p0;
wire   [13:0] mul_ln700_4_fu_634_p2;
wire   [13:0] add_ln1192_30_fu_648_p2;
wire   [13:0] add_ln1192_27_fu_654_p2;
wire  signed [14:0] sext_ln1118_23_fu_671_p1;
wire  signed [14:0] sext_ln1118_14_fu_572_p1;
wire   [14:0] r_V_24_fu_675_p2;
wire   [14:0] add_ln1192_29_fu_681_p2;
wire  signed [13:0] grp_fu_1352_p3;
wire  signed [9:0] mul_ln1192_fu_709_p0;
wire  signed [17:0] sext_ln1118_4_fu_703_p1;
wire  signed [9:0] mul_ln1192_fu_709_p1;
wire  signed [17:0] grp_fu_1361_p3;
wire  signed [11:0] shl_ln1118_2_fu_738_p3;
wire  signed [13:0] sext_ln1192_3_fu_745_p1;
wire   [13:0] lhs_V_3_fu_731_p3;
wire   [11:0] shl_ln1118_4_fu_762_p3;
wire   [13:0] shl_ln1118_3_fu_755_p3;
wire  signed [13:0] sext_ln1192_4_fu_769_p1;
wire   [13:0] sub_ln1192_1_fu_773_p2;
wire   [13:0] sub_ln1192_fu_749_p2;
wire   [13:0] add_ln1192_4_fu_779_p2;
wire   [13:0] ret_V_30_fu_785_p2;
wire   [13:0] add_ln1192_8_fu_802_p2;
wire   [13:0] rhs_V_1_fu_807_p3;
wire   [13:0] sub_ln1192_2_fu_814_p2;
wire   [13:0] ret_V_32_fu_820_p2;
wire   [13:0] ret_V_34_fu_840_p2;
wire  signed [25:0] r_V_19_fu_1370_p2;
wire  signed [17:0] grp_fu_1376_p3;
wire  signed [12:0] sext_ln1118_21_fu_874_p1;
wire  signed [12:0] sext_ln1118_10_fu_837_p1;
wire   [12:0] r_V_21_fu_878_p2;
wire   [8:0] trunc_ln708_10_fu_884_p4;
wire  signed [25:0] r_V_25_fu_1384_p2;
wire  signed [10:0] sext_ln1192_2_fu_940_p1;
wire  signed [10:0] sext_ln1192_1_fu_937_p1;
wire   [10:0] ret_V_29_fu_944_p2;
wire  signed [6:0] sext_ln703_1_fu_962_p1;
wire  signed [6:0] ret_V_10_fu_965_p2;
wire   [11:0] shl_ln1118_7_fu_975_p3;
wire  signed [12:0] sext_ln1118_9_fu_982_p1;
wire  signed [12:0] r_V_3_fu_992_p3;
wire   [12:0] r_V_16_fu_986_p2;
wire  signed [20:0] lhs_V_4_fu_1006_p3;
wire   [20:0] rhs_V_2_fu_1018_p3;
wire  signed [21:0] grp_fu_1420_p4;
wire  signed [21:0] sext_ln1192_12_fu_1025_p1;
wire   [16:0] tmp_1_fu_1037_p3;
(* use_dsp48 = "no" *) wire   [21:0] add_ln1192_16_fu_1029_p2;
wire  signed [21:0] sext_ln1192_13_fu_1044_p1;
wire   [16:0] tmp_2_fu_1054_p3;
wire   [21:0] add_ln1192_17_fu_1048_p2;
wire  signed [21:0] sext_ln1192_14_fu_1062_p1;
wire   [21:0] add_ln1192_18_fu_1066_p2;
wire   [21:0] ret_V_36_fu_1072_p2;
wire   [6:0] tmp_3_fu_1088_p3;
wire   [6:0] tmp_4_fu_1100_p3;
wire  signed [7:0] sext_ln1118_17_fu_1096_p1;
wire   [7:0] add_ln1192_21_fu_1112_p2;
wire  signed [8:0] sext_ln1118_19_fu_1108_p1;
wire  signed [8:0] sext_ln1192_17_fu_1118_p1;
wire  signed [10:0] lhs_V_5_fu_1128_p1;
wire  signed [10:0] rhs_V_4_fu_956_p1;
wire   [10:0] ret_V_38_fu_1131_p2;
wire  signed [14:0] lhs_V_6_fu_1137_p3;
wire   [9:0] tmp_5_fu_1149_p3;
wire  signed [15:0] grp_fu_1431_p3;
wire  signed [15:0] sext_ln1192_18_fu_1157_p1;
(* use_dsp48 = "no" *) wire   [15:0] ret_V_40_fu_1161_p2;
wire  signed [6:0] sext_ln703_7_fu_1172_p1;
wire  signed [6:0] sext_ln703_8_fu_1176_p1;
wire  signed [10:0] mul_ln700_1_fu_1188_p0;
wire   [25:0] tmp_7_fu_1193_p3;
wire   [29:0] mul_ln700_1_fu_1188_p2;
wire  signed [29:0] rhs_V_fu_1200_p1;
wire   [29:0] ret_V_31_fu_1204_p2;
wire  signed [7:0] tmp_s_fu_1220_p3;
wire  signed [21:0] grp_fu_1448_p3;
wire  signed [6:0] sext_ln1253_fu_1249_p1;
wire  signed [5:0] r_V_23_fu_1261_p0;
wire  signed [11:0] sext_ln1116_2_fu_1258_p1;
wire  signed [5:0] r_V_23_fu_1261_p1;
wire  signed [11:0] r_V_23_fu_1261_p2;
wire   [6:0] r_V_22_fu_1252_p2;
wire  signed [10:0] tmp_11_fu_1271_p3;
wire  signed [7:0] sext_ln703_9_fu_1283_p1;
wire  signed [7:0] ret_V_25_fu_1286_p2;
wire  signed [24:0] grp_fu_1465_p3;
wire   [8:0] tmp_fu_1302_p4;
wire  signed [21:0] grp_fu_1474_p3;
wire  signed [14:0] mul_ln1118_fu_1332_p0;
wire  signed [25:0] sext_ln1118_16_fu_620_p1;
wire  signed [14:0] mul_ln1118_fu_1332_p1;
wire  signed [17:0] grp_fu_1338_p0;
wire   [6:0] grp_fu_1338_p1;
wire   [17:0] grp_fu_1338_p2;
wire  signed [14:0] mul_ln1118_4_fu_1346_p0;
wire  signed [25:0] sext_ln1118_24_fu_687_p1;
wire  signed [14:0] mul_ln1118_4_fu_1346_p1;
wire  signed [9:0] grp_fu_1352_p0;
wire  signed [9:0] grp_fu_1352_p1;
wire  signed [8:0] grp_fu_1352_p2;
wire  signed [17:0] grp_fu_1361_p1;
wire   [17:0] grp_fu_1361_p2;
wire   [6:0] r_V_19_fu_1370_p1;
wire   [11:0] grp_fu_1376_p1;
wire   [7:0] r_V_25_fu_1384_p1;
wire  signed [4:0] grp_fu_1390_p1;
wire   [11:0] grp_fu_1390_p2;
wire  signed [5:0] grp_fu_1398_p0;
wire  signed [11:0] sext_ln1116_fu_928_p1;
wire  signed [5:0] grp_fu_1398_p1;
wire  signed [6:0] grp_fu_1398_p2;
wire  signed [5:0] grp_fu_1412_p1;
wire  signed [9:0] grp_fu_1420_p0;
wire  signed [5:0] grp_fu_1431_p0;
wire  signed [11:0] sext_ln1118_11_fu_1034_p1;
wire  signed [5:0] grp_fu_1431_p1;
wire  signed [5:0] grp_fu_1440_p1;
wire  signed [16:0] grp_fu_1448_p2;
wire  signed [20:0] grp_fu_1465_p2;
wire  signed [16:0] grp_fu_1474_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 x_V_preg = 160'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start_reg = 1'b0;
end

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_ce),
    .input_V(p_Val2_s_reg_1483),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_ce),
    .input_V(p_Val2_1_reg_1501),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_ce),
    .input_V(trunc_ln708_13_reg_1547),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_ce),
    .input_V(trunc_ln708_1_reg_1552),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_ce),
    .input_V(trunc_ln708_8_reg_1557),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_ce),
    .input_V(trunc_ln708_s_reg_1562),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_ce),
    .input_V(trunc_ln708_12_reg_1567),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_return)
);

sin_lut_ap_fixed_10_6_5_3_0_s grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_input_V),
    .ap_return(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_return)
);

myproject_mul_mul_15s_15s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_15s_15s_26_1_1_U11(
    .din0(mul_ln1118_fu_1332_p0),
    .din1(mul_ln1118_fu_1332_p1),
    .dout(mul_ln1118_fu_1332_p2)
);

myproject_mac_muladd_18s_7ns_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_18s_7ns_18ns_18_1_1_U12(
    .din0(grp_fu_1338_p0),
    .din1(grp_fu_1338_p1),
    .din2(grp_fu_1338_p2),
    .dout(grp_fu_1338_p3)
);

myproject_mul_mul_15s_15s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_15s_15s_26_1_1_U13(
    .din0(mul_ln1118_4_fu_1346_p0),
    .din1(mul_ln1118_4_fu_1346_p1),
    .dout(mul_ln1118_4_fu_1346_p2)
);

myproject_mac_muladd_10s_10s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_10s_10s_9s_14_1_1_U14(
    .din0(grp_fu_1352_p0),
    .din1(grp_fu_1352_p1),
    .din2(grp_fu_1352_p2),
    .dout(grp_fu_1352_p3)
);

myproject_mac_muladd_10s_18s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_10s_18s_18ns_18_1_1_U15(
    .din0(p_Val2_s_reg_1483),
    .din1(grp_fu_1361_p1),
    .din2(grp_fu_1361_p2),
    .dout(grp_fu_1361_p3)
);

myproject_mul_mul_26s_7ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_26s_7ns_26_1_1_U16(
    .din0(mul_ln1118_reg_1532),
    .din1(r_V_19_fu_1370_p1),
    .dout(r_V_19_fu_1370_p2)
);

myproject_mac_muladd_10s_12ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_10s_12ns_18s_18_1_1_U17(
    .din0(p_Val2_11_reg_1493),
    .din1(grp_fu_1376_p1),
    .din2(add_ln700_reg_1537),
    .dout(grp_fu_1376_p3)
);

myproject_mul_mul_26s_8ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_26s_8ns_26_1_1_U18(
    .din0(mul_ln1118_4_reg_1542),
    .din1(r_V_25_fu_1384_p1),
    .dout(r_V_25_fu_1384_p2)
);

myproject_ama_addmulsub_10s_5s_12ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_ama_addmulsub_10s_5s_12ns_20_1_1_U19(
    .din0(p_Val2_s_reg_1483_pp0_iter3_reg),
    .din1(grp_fu_1390_p1),
    .din2(grp_fu_1390_p2),
    .dout(grp_fu_1390_p3)
);

myproject_mac_muladd_6s_6s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_6s_6s_7s_12_1_1_U20(
    .din0(grp_fu_1398_p0),
    .din1(grp_fu_1398_p1),
    .din2(grp_fu_1398_p2),
    .dout(grp_fu_1398_p3)
);

myproject_mul_mul_12s_20s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_12s_20s_30_1_1_U21(
    .din0(ret_V_3_reg_1592),
    .din1(ret_V_1_reg_1587),
    .dout(mul_ln700_fu_1406_p2)
);

myproject_am_addmul_6s_6s_7s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
myproject_am_addmul_6s_6s_7s_14_1_1_U22(
    .din0(p_Val2_6_reg_1602),
    .din1(grp_fu_1412_p1),
    .din2(ret_V_10_fu_965_p2),
    .dout(grp_fu_1412_p3)
);

myproject_ama_addmulsub_10s_6s_13s_21s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
myproject_ama_addmulsub_10s_6s_13s_21s_22_1_1_U23(
    .din0(grp_fu_1420_p0),
    .din1(p_7_reg_1619),
    .din2(r_V_3_fu_992_p3),
    .din3(lhs_V_4_fu_1006_p3),
    .dout(grp_fu_1420_p4)
);

myproject_mac_muladd_6s_6s_15s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_6s_6s_15s_16_1_1_U24(
    .din0(grp_fu_1431_p0),
    .din1(grp_fu_1431_p1),
    .din2(lhs_V_6_fu_1137_p3),
    .dout(grp_fu_1431_p3)
);

myproject_am_addmul_8s_6s_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_am_addmul_8s_6s_14s_23_1_1_U25(
    .din0(tmp_s_fu_1220_p3),
    .din1(grp_fu_1440_p1),
    .din2(r_V_reg_1644),
    .dout(grp_fu_1440_p3)
);

myproject_mac_muladd_9s_16s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_9s_16s_17s_22_1_1_U26(
    .din0(add_ln1192_22_reg_1654),
    .din1(ret_V_20_reg_1659),
    .din2(grp_fu_1448_p2),
    .dout(grp_fu_1448_p3)
);

myproject_am_addmul_12s_11s_8s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 21 ))
myproject_am_addmul_12s_11s_8s_21_1_1_U27(
    .din0(r_V_23_fu_1261_p2),
    .din1(tmp_11_fu_1271_p3),
    .din2(ret_V_25_fu_1286_p2),
    .dout(grp_fu_1457_p3)
);

myproject_mac_muladd_6s_23s_21s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 25 ))
myproject_mac_muladd_6s_23s_21s_25_1_1_U28(
    .din0(p_6_reg_1612_pp0_iter6_reg),
    .din1(mul_ln1192_2_reg_1674),
    .din2(grp_fu_1465_p2),
    .dout(grp_fu_1465_p3)
);

myproject_mac_muladd_6s_21s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 21 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_6s_21s_17s_22_1_1_U29(
    .din0(p_0_reg_1689),
    .din1(mul_ln1192_7_reg_1684),
    .din2(grp_fu_1474_p2),
    .dout(grp_fu_1474_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 160'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_22_reg_1654[8 : 1] <= add_ln1192_22_fu_1122_p2[8 : 1];
        add_ln1192_reg_1639 <= add_ln1192_fu_950_p2;
        mul_ln700_reg_1634 <= mul_ln700_fu_1406_p2;
        p_0_reg_1689 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_return;
        p_2_reg_1582 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_return;
        p_2_reg_1582_pp0_iter4_reg <= p_2_reg_1582;
        p_2_reg_1582_pp0_iter5_reg <= p_2_reg_1582_pp0_iter4_reg;
        p_5_reg_1577 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_return;
        p_5_reg_1577_pp0_iter4_reg <= p_5_reg_1577;
        p_5_reg_1577_pp0_iter5_reg <= p_5_reg_1577_pp0_iter4_reg;
        p_6_reg_1612 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_return;
        p_6_reg_1612_pp0_iter5_reg <= p_6_reg_1612;
        p_6_reg_1612_pp0_iter6_reg <= p_6_reg_1612_pp0_iter5_reg;
        p_7_reg_1619 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_return;
        p_Val2_1_reg_1501_pp0_iter2_reg <= p_Val2_1_reg_1501_pp0_iter1_reg;
        p_Val2_1_reg_1501_pp0_iter3_reg <= p_Val2_1_reg_1501_pp0_iter2_reg;
        p_Val2_1_reg_1501_pp0_iter4_reg <= p_Val2_1_reg_1501_pp0_iter3_reg;
        p_Val2_2_reg_1509_pp0_iter2_reg <= p_Val2_2_reg_1509_pp0_iter1_reg;
        p_Val2_2_reg_1509_pp0_iter3_reg <= p_Val2_2_reg_1509_pp0_iter2_reg;
        p_Val2_2_reg_1509_pp0_iter4_reg <= p_Val2_2_reg_1509_pp0_iter3_reg;
        p_Val2_3_reg_1515_pp0_iter2_reg <= p_Val2_3_reg_1515_pp0_iter1_reg;
        p_Val2_3_reg_1515_pp0_iter3_reg <= p_Val2_3_reg_1515_pp0_iter2_reg;
        p_Val2_3_reg_1515_pp0_iter4_reg <= p_Val2_3_reg_1515_pp0_iter3_reg;
        p_Val2_5_reg_1597 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_return;
        p_Val2_5_reg_1597_pp0_iter5_reg <= p_Val2_5_reg_1597;
        p_Val2_6_reg_1602 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_return;
        p_Val2_7_reg_1629 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_return;
        p_Val2_9_reg_1624 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_return;
        p_Val2_9_reg_1624_pp0_iter5_reg <= p_Val2_9_reg_1624;
        p_Val2_s_28_reg_1607 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_return;
        p_Val2_s_reg_1483_pp0_iter2_reg <= p_Val2_s_reg_1483_pp0_iter1_reg;
        p_Val2_s_reg_1483_pp0_iter3_reg <= p_Val2_s_reg_1483_pp0_iter2_reg;
        p_Val2_s_reg_1483_pp0_iter4_reg <= p_Val2_s_reg_1483_pp0_iter3_reg;
        p_s_reg_1572 <= grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_return;
        ret_V_20_reg_1659 <= ret_V_20_fu_1166_p2;
        ret_V_43_reg_1664 <= ret_V_43_fu_1179_p2;
        trunc_ln708_3_reg_1669 <= {{ret_V_31_fu_1204_p2[29:20]}};
        trunc_ln708_6_reg_1679 <= {{grp_fu_1448_p3[21:12]}};
        trunc_ln708_9_reg_1649 <= {{ret_V_36_fu_1072_p2[21:12]}};
        trunc_ln708_9_reg_1649_pp0_iter6_reg <= trunc_ln708_9_reg_1649;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_reg_1537 <= grp_fu_1338_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_4_reg_1542 <= mul_ln1118_4_fu_1346_p2;
        mul_ln1118_reg_1532 <= mul_ln1118_fu_1332_p2;
        mul_ln1192_9_reg_1526 <= mul_ln1192_9_fu_503_p2;
        p_Val2_11_reg_1493 <= {{x_V_in_sig[39:30]}};
        p_Val2_11_reg_1493_pp0_iter1_reg <= p_Val2_11_reg_1493;
        p_Val2_1_reg_1501 <= {{x_V_in_sig[149:140]}};
        p_Val2_1_reg_1501_pp0_iter1_reg <= p_Val2_1_reg_1501;
        p_Val2_2_reg_1509 <= {{x_V_in_sig[49:40]}};
        p_Val2_2_reg_1509_pp0_iter1_reg <= p_Val2_2_reg_1509;
        p_Val2_3_reg_1515 <= {{x_V_in_sig[159:150]}};
        p_Val2_3_reg_1515_pp0_iter1_reg <= p_Val2_3_reg_1515;
        p_Val2_s_reg_1483 <= {{x_V_in_sig[29:20]}};
        p_Val2_s_reg_1483_pp0_iter1_reg <= p_Val2_s_reg_1483;
        trunc_ln708_12_reg_1567 <= {{r_V_25_fu_1384_p2[25:16]}};
        trunc_ln708_13_reg_1547 <= {{grp_fu_1352_p3[13:4]}};
        trunc_ln708_1_reg_1552 <= {{grp_fu_1361_p3[17:8]}};
        trunc_ln708_8_reg_1557 <= {{r_V_19_fu_1370_p2[25:16]}};
        trunc_ln708_s_reg_1562 <= {{grp_fu_1376_p3[17:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        mul_ln1192_2_reg_1674 <= grp_fu_1440_p3;
        mul_ln1192_7_reg_1684 <= grp_fu_1457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        r_V_reg_1644 <= grp_fu_1412_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ret_V_1_reg_1587 <= grp_fu_1390_p3;
        ret_V_3_reg_1592 <= grp_fu_1398_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp29) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp84) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp107) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp111) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp113) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp120) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp147) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_14_fu_614_p2 = (ret_V_35_fu_608_p2 + 15'd256);

assign add_ln1192_16_fu_1029_p2 = ($signed(grp_fu_1420_p4) + $signed(sext_ln1192_12_fu_1025_p1));

assign add_ln1192_17_fu_1048_p2 = ($signed(add_ln1192_16_fu_1029_p2) + $signed(sext_ln1192_13_fu_1044_p1));

assign add_ln1192_18_fu_1066_p2 = ($signed(add_ln1192_17_fu_1048_p2) + $signed(sext_ln1192_14_fu_1062_p1));

assign add_ln1192_21_fu_1112_p2 = ($signed(sext_ln1118_17_fu_1096_p1) + $signed(8'd240));

assign add_ln1192_22_fu_1122_p2 = ($signed(sext_ln1118_19_fu_1108_p1) + $signed(sext_ln1192_17_fu_1118_p1));

assign add_ln1192_27_fu_654_p2 = ($signed(lhs_V_1_fu_454_p3) + $signed(add_ln1192_30_fu_648_p2));

assign add_ln1192_29_fu_681_p2 = (r_V_24_fu_675_p2 + 15'd256);

assign add_ln1192_30_fu_648_p2 = ($signed(r_V_s_fu_519_p3) + $signed(14'd15936));

assign add_ln1192_4_fu_779_p2 = (sub_ln1192_1_fu_773_p2 + sub_ln1192_fu_749_p2);

assign add_ln1192_7_fu_527_p2 = ($signed(r_V_s_fu_519_p3) + $signed(14'd16320));

assign add_ln1192_8_fu_802_p2 = (mul_ln1192_9_reg_1526 + lhs_V_3_fu_731_p3);

assign add_ln1192_fu_950_p2 = (ret_V_29_fu_944_p2 + 11'd62);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp107 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp111 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp113 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp120 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp123 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp147 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp20 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp29 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp55 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp84 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp85 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp91 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call110 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call144 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call152 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call164 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call178 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call193 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call199 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call213 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call217 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call228 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call27 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call43 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call62 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call88 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call228 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1338_p0 = ($signed(mul_ln700_2_fu_628_p0) * $signed(mul_ln700_2_fu_628_p1));

assign grp_fu_1338_p1 = 18'd52;

assign grp_fu_1338_p2 = {{mul_ln700_4_fu_634_p2}, {4'd0}};

assign grp_fu_1352_p0 = sext_ln1118_2_fu_422_p1;

assign grp_fu_1352_p1 = sext_ln1118_2_fu_422_p1;

assign grp_fu_1352_p2 = 14'd16240;

assign grp_fu_1361_p1 = ($signed(mul_ln1192_fu_709_p0) * $signed(mul_ln1192_fu_709_p1));

assign grp_fu_1361_p2 = {{p_Val2_3_reg_1515}, {8'd0}};

assign grp_fu_1376_p1 = 18'd1680;

assign grp_fu_1390_p1 = 11'd2033;

assign grp_fu_1390_p2 = 20'd1536;

assign grp_fu_1398_p0 = sext_ln1116_fu_928_p1;

assign grp_fu_1398_p1 = sext_ln1116_fu_928_p1;

assign grp_fu_1398_p2 = 12'd4048;

assign grp_fu_1412_p1 = 7'd106;

assign grp_fu_1420_p0 = rhs_V_4_fu_956_p1;

assign grp_fu_1431_p0 = sext_ln1118_11_fu_1034_p1;

assign grp_fu_1431_p1 = sext_ln1118_11_fu_1034_p1;

assign grp_fu_1440_p1 = 9'd480;

assign grp_fu_1448_p2 = 22'd4128768;

assign grp_fu_1465_p2 = 25'd32636928;

assign grp_fu_1474_p2 = 22'd4136960;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_249_input_V = {{ret_V_27_fu_462_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_258_input_V = {{add_ln1192_7_fu_527_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_267_input_V = {{add_ln1192_27_fu_654_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_276_input_V = {{ret_V_30_fu_785_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_285_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_294_input_V = {{ret_V_32_fu_820_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_303_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_312_input_V = {{ret_V_34_fu_840_p2[13:4]}};

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_321_input_V = $signed(trunc_ln708_10_fu_884_p4);

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_330_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_input_V = ($signed(p_Val2_11_reg_1493_pp0_iter1_reg) + $signed(10'd1012));

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_input_V = ($signed(p_Val2_3_reg_1515_pp0_iter1_reg) + $signed(p_Val2_11_reg_1493_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start = grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_ap_start_reg;

assign grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_393_input_V = ($signed(p_Val2_1_reg_1501_pp0_iter2_reg) + $signed(10'd23));

assign lhs_V_1_fu_454_p3 = {{p_Val2_1_fu_444_p4}, {4'd0}};

assign lhs_V_3_fu_731_p3 = {{p_Val2_3_reg_1515}, {4'd0}};

assign lhs_V_4_fu_1006_p3 = {{r_V_16_fu_986_p2}, {8'd0}};

assign lhs_V_5_fu_1128_p1 = p_Val2_1_reg_1501_pp0_iter4_reg;

assign lhs_V_6_fu_1137_p3 = {{ret_V_38_fu_1131_p2}, {4'd0}};

assign mul_ln1118_4_fu_1346_p0 = sext_ln1118_24_fu_687_p1;

assign mul_ln1118_4_fu_1346_p1 = sext_ln1118_24_fu_687_p1;

assign mul_ln1118_fu_1332_p0 = sext_ln1118_16_fu_620_p1;

assign mul_ln1118_fu_1332_p1 = sext_ln1118_16_fu_620_p1;

assign mul_ln1192_9_fu_503_p0 = sext_ln1118_6_fu_499_p1;

assign mul_ln1192_9_fu_503_p1 = sext_ln1118_6_fu_499_p1;

assign mul_ln1192_9_fu_503_p2 = ($signed(mul_ln1192_9_fu_503_p0) * $signed(mul_ln1192_9_fu_503_p1));

assign mul_ln1192_fu_709_p0 = sext_ln1118_4_fu_703_p1;

assign mul_ln1192_fu_709_p1 = sext_ln1118_4_fu_703_p1;

assign mul_ln700_1_fu_1188_p0 = add_ln1192_reg_1639;

assign mul_ln700_1_fu_1188_p2 = ($signed(mul_ln700_1_fu_1188_p0) * $signed(mul_ln700_reg_1634));

assign mul_ln700_2_fu_628_p0 = sext_ln1118_18_fu_624_p1;

assign mul_ln700_2_fu_628_p1 = sext_ln1118_18_fu_624_p1;

assign mul_ln700_4_fu_634_p0 = p_Val2_1_fu_444_p4;

assign mul_ln700_4_fu_634_p2 = ($signed(mul_ln700_4_fu_634_p0) * $signed('h34));

assign p_Val2_11_fu_412_p4 = {{x_V_in_sig[39:30]}};

assign p_Val2_1_fu_444_p4 = {{x_V_in_sig[149:140]}};

assign p_Val2_s_fu_402_p4 = {{x_V_in_sig[29:20]}};

assign r_V_14_fu_438_p2 = ($signed(sext_ln1118_2_fu_422_p1) + $signed(sext_ln1118_3_fu_434_p1));

assign r_V_16_fu_986_p2 = ($signed(13'd0) - $signed(sext_ln1118_9_fu_982_p1));

assign r_V_17_fu_576_p2 = ($signed(sext_ln1118_12_fu_556_p1) + $signed(sext_ln1118_13_fu_568_p1));

assign r_V_18_fu_594_p2 = ($signed(sext_ln1118_3_fu_434_p1) + $signed(sext_ln1118_15_fu_590_p1));

assign r_V_19_fu_1370_p1 = 26'd39;

assign r_V_21_fu_878_p2 = ($signed(sext_ln1118_21_fu_874_p1) - $signed(sext_ln1118_10_fu_837_p1));

assign r_V_22_fu_1252_p2 = ($signed(7'd0) - $signed(sext_ln1253_fu_1249_p1));

assign r_V_23_fu_1261_p0 = sext_ln1116_2_fu_1258_p1;

assign r_V_23_fu_1261_p1 = sext_ln1116_2_fu_1258_p1;

assign r_V_23_fu_1261_p2 = ($signed(r_V_23_fu_1261_p0) * $signed(r_V_23_fu_1261_p1));

assign r_V_24_fu_675_p2 = ($signed(sext_ln1118_23_fu_671_p1) - $signed(sext_ln1118_14_fu_572_p1));

assign r_V_25_fu_1384_p1 = 26'd73;

assign r_V_3_fu_992_p3 = {{p_Val2_3_reg_1515_pp0_iter4_reg}, {3'd0}};

assign r_V_s_fu_519_p3 = {{tmp_9_fu_509_p4}, {5'd0}};

assign ret_V_10_fu_965_p2 = ($signed(sext_ln703_1_fu_962_p1) + $signed(7'd113));

assign ret_V_20_fu_1166_p2 = ($signed(ret_V_40_fu_1161_p2) + $signed(16'd64576));

assign ret_V_25_fu_1286_p2 = ($signed(sext_ln703_9_fu_1283_p1) + $signed(8'd3));

assign ret_V_27_fu_462_p2 = ($signed(lhs_V_1_fu_454_p3) - $signed(r_V_14_fu_438_p2));

assign ret_V_29_fu_944_p2 = ($signed(sext_ln1192_2_fu_940_p1) - $signed(sext_ln1192_1_fu_937_p1));

assign ret_V_30_fu_785_p2 = (add_ln1192_4_fu_779_p2 + 14'd192);

assign ret_V_31_fu_1204_p2 = ($signed(mul_ln700_1_fu_1188_p2) - $signed(rhs_V_fu_1200_p1));

assign ret_V_32_fu_820_p2 = ($signed(sub_ln1192_2_fu_814_p2) + $signed(14'd15984));

assign ret_V_34_fu_840_p2 = ($signed(mul_ln1192_9_reg_1526) + $signed(14'd16096));

assign ret_V_35_fu_608_p2 = ($signed(sext_ln703_3_fu_600_p1) - $signed(sext_ln703_4_fu_604_p1));

assign ret_V_36_fu_1072_p2 = ($signed(add_ln1192_18_fu_1066_p2) + $signed(22'd4149248));

assign ret_V_38_fu_1131_p2 = ($signed(lhs_V_5_fu_1128_p1) + $signed(rhs_V_4_fu_956_p1));

assign ret_V_40_fu_1161_p2 = ($signed(grp_fu_1431_p3) + $signed(sext_ln1192_18_fu_1157_p1));

assign ret_V_43_fu_1179_p2 = ($signed(sext_ln703_7_fu_1172_p1) - $signed(sext_ln703_8_fu_1176_p1));

assign rhs_V_1_fu_807_p3 = {{p_Val2_11_reg_1493}, {4'd0}};

assign rhs_V_2_fu_1018_p3 = {{p_Val2_s_reg_1483_pp0_iter4_reg}, {11'd0}};

assign rhs_V_4_fu_956_p1 = p_Val2_3_reg_1515_pp0_iter4_reg;

assign rhs_V_fu_1200_p1 = $signed(tmp_7_fu_1193_p3);

assign sext_ln1116_2_fu_1258_p1 = $signed(p_2_reg_1582_pp0_iter5_reg);

assign sext_ln1116_fu_928_p1 = $signed(p_s_reg_1572);

assign sext_ln1118_10_fu_837_p1 = p_Val2_3_reg_1515;

assign sext_ln1118_11_fu_1034_p1 = p_6_reg_1612;

assign sext_ln1118_12_fu_556_p1 = $signed(shl_ln1118_s_fu_548_p3);

assign sext_ln1118_13_fu_568_p1 = shl_ln1118_1_fu_560_p3;

assign sext_ln1118_14_fu_572_p1 = shl_ln1118_1_fu_560_p3;

assign sext_ln1118_15_fu_590_p1 = $signed(shl_ln1118_5_fu_582_p3);

assign sext_ln1118_16_fu_620_p1 = $signed(add_ln1192_14_fu_614_p2);

assign sext_ln1118_17_fu_1096_p1 = $signed(tmp_3_fu_1088_p3);

assign sext_ln1118_18_fu_624_p1 = p_Val2_1_fu_444_p4;

assign sext_ln1118_19_fu_1108_p1 = $signed(tmp_4_fu_1100_p3);

assign sext_ln1118_21_fu_874_p1 = shl_ln1118_2_fu_738_p3;

assign sext_ln1118_23_fu_671_p1 = lhs_V_1_fu_454_p3;

assign sext_ln1118_24_fu_687_p1 = $signed(add_ln1192_29_fu_681_p2);

assign sext_ln1118_2_fu_422_p1 = p_Val2_11_fu_412_p4;

assign sext_ln1118_3_fu_434_p1 = $signed(shl_ln_fu_426_p3);

assign sext_ln1118_4_fu_703_p1 = p_Val2_2_reg_1509;

assign sext_ln1118_6_fu_499_p1 = p_Val2_s_fu_402_p4;

assign sext_ln1118_9_fu_982_p1 = $signed(shl_ln1118_7_fu_975_p3);

assign sext_ln1192_12_fu_1025_p1 = $signed(rhs_V_2_fu_1018_p3);

assign sext_ln1192_13_fu_1044_p1 = $signed(tmp_1_fu_1037_p3);

assign sext_ln1192_14_fu_1062_p1 = $signed(tmp_2_fu_1054_p3);

assign sext_ln1192_17_fu_1118_p1 = $signed(add_ln1192_21_fu_1112_p2);

assign sext_ln1192_18_fu_1157_p1 = $signed(tmp_5_fu_1149_p3);

assign sext_ln1192_1_fu_937_p1 = p_Val2_2_reg_1509_pp0_iter4_reg;

assign sext_ln1192_2_fu_940_p1 = $signed(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_339_ap_return);

assign sext_ln1192_3_fu_745_p1 = shl_ln1118_2_fu_738_p3;

assign sext_ln1192_4_fu_769_p1 = $signed(shl_ln1118_4_fu_762_p3);

assign sext_ln1253_fu_1249_p1 = $signed(p_Val2_9_reg_1624_pp0_iter5_reg);

assign sext_ln703_1_fu_962_p1 = $signed(p_Val2_s_28_reg_1607);

assign sext_ln703_3_fu_600_p1 = $signed(r_V_17_fu_576_p2);

assign sext_ln703_4_fu_604_p1 = $signed(r_V_18_fu_594_p2);

assign sext_ln703_7_fu_1172_p1 = $signed(grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_384_ap_return);

assign sext_ln703_8_fu_1176_p1 = $signed(p_Val2_7_reg_1629);

assign sext_ln703_9_fu_1283_p1 = $signed(ret_V_43_reg_1664);

assign shl_ln1118_1_fu_560_p3 = {{p_Val2_1_fu_444_p4}, {1'd0}};

assign shl_ln1118_2_fu_738_p3 = {{p_Val2_3_reg_1515}, {2'd0}};

assign shl_ln1118_3_fu_755_p3 = {{p_Val2_s_reg_1483}, {4'd0}};

assign shl_ln1118_4_fu_762_p3 = {{p_Val2_s_reg_1483}, {2'd0}};

assign shl_ln1118_5_fu_582_p3 = {{p_Val2_11_fu_412_p4}, {1'd0}};

assign shl_ln1118_7_fu_975_p3 = {{p_Val2_1_reg_1501_pp0_iter4_reg}, {2'd0}};

assign shl_ln1118_s_fu_548_p3 = {{p_Val2_1_fu_444_p4}, {3'd0}};

assign shl_ln_fu_426_p3 = {{p_Val2_11_fu_412_p4}, {3'd0}};

assign sub_ln1192_1_fu_773_p2 = ($signed(shl_ln1118_3_fu_755_p3) - $signed(sext_ln1192_4_fu_769_p1));

assign sub_ln1192_2_fu_814_p2 = (add_ln1192_8_fu_802_p2 - rhs_V_1_fu_807_p3);

assign sub_ln1192_fu_749_p2 = ($signed(sext_ln1192_3_fu_745_p1) - $signed(lhs_V_3_fu_731_p3));

assign tmp_11_fu_1271_p3 = {{r_V_22_fu_1252_p2}, {4'd0}};

assign tmp_1_fu_1037_p3 = {{p_6_reg_1612}, {11'd0}};

assign tmp_2_fu_1054_p3 = {{grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_348_ap_return}, {11'd0}};

assign tmp_3_fu_1088_p3 = {{grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_357_ap_return}, {1'd0}};

assign tmp_4_fu_1100_p3 = {{grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_366_ap_return}, {1'd0}};

assign tmp_5_fu_1149_p3 = {{grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_375_ap_return}, {4'd0}};

assign tmp_7_fu_1193_p3 = {{p_Val2_5_reg_1597_pp0_iter5_reg}, {20'd0}};

assign tmp_9_fu_509_p4 = {{x_V_in_sig[38:30]}};

assign tmp_fu_1302_p4 = {{grp_fu_1465_p3[24:16]}};

assign tmp_s_fu_1220_p3 = {{p_5_reg_1577_pp0_iter5_reg}, {2'd0}};

assign trunc_ln708_10_fu_884_p4 = {{r_V_21_fu_878_p2[12:4]}};

assign y_0_V = trunc_ln708_3_reg_1669;

assign y_1_V = $signed(tmp_fu_1302_p4);

assign y_2_V = trunc_ln708_9_reg_1649_pp0_iter6_reg;

assign y_3_V = trunc_ln708_6_reg_1679;

assign y_4_V = {{grp_fu_1474_p3[21:12]}};

always @ (posedge ap_clk) begin
    add_ln1192_22_reg_1654[0] <= 1'b0;
end

endmodule //myproject
