Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 27 16:18:50 2022
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_methodology -file beep_methodology_drc_routed.rpt -pb beep_methodology_drc_routed.pb -rpx beep_methodology_drc_routed.rpx
| Design       : beep
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on pl_key_0 relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on pl_key_1 relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sys_rst_n relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on beep relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on pl_led_0 relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on pl_led_1 relative to clock(s) sys_clk
Related violations: <none>


