

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Fri Oct 14 20:07:54 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |          Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |          & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ dct                     |     -|  4.71|     5990|  5.990e+04|         -|     5991|     -|        no|  5 (~0%)|  2 (~0%)|  289 (~0%)|  896 (~0%)|    -|
    | o RD_Loop_Row            |     -|  7.30|      144|  1.440e+03|        18|        -|     8|        no|        -|        -|          -|          -|    -|
    |  o RD_Loop_Col           |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|        -|          -|          -|    -|
    | o Row_DCT_Loop           |     -|  7.30|     2704|  2.704e+04|       338|        -|     8|        no|        -|        -|          -|          -|    -|
    |  o DCT_Outer_Loop        |     -|  7.30|      336|  3.360e+03|        42|        -|     8|        no|        -|        -|          -|          -|    -|
    |   o DCT_Inner_Loop       |     -|  7.30|       40|    400.000|         5|        -|     8|        no|        -|        -|          -|          -|    -|
    | o Xpose_Row_Outer_Loop   |     -|  7.30|      144|  1.440e+03|        18|        -|     8|        no|        -|        -|          -|          -|    -|
    |  o Xpose_Row_Inner_Loop  |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|        -|          -|          -|    -|
    | o Col_DCT_Loop           |     -|  7.30|     2704|  2.704e+04|       338|        -|     8|        no|        -|        -|          -|          -|    -|
    |  o DCT_Outer_Loop        |     -|  7.30|      336|  3.360e+03|        42|        -|     8|        no|        -|        -|          -|          -|    -|
    |   o DCT_Inner_Loop       |     -|  7.30|       40|    400.000|         5|        -|     8|        no|        -|        -|          -|          -|    -|
    | o Xpose_Col_Outer_Loop   |     -|  7.30|      144|  1.440e+03|        18|        -|     8|        no|        -|        -|          -|          -|    -|
    |  o Xpose_Col_Inner_Loop  |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|        -|          -|          -|    -|
    | o WR_Loop_Row            |     -|  7.30|      144|  1.440e+03|        18|        -|     8|        no|        -|        -|          -|          -|    -|
    |  o WR_Loop_Col           |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|        -|          -|          -|    -|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_q0        | 16       |
| output_r_address0 | 6        |
| output_r_d0       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------+-----+--------+------------+-----+--------+---------+
| + dct                              | 2   |        |            |     |        |         |
|   add_ln103_fu_399_p2              | -   |        | add_ln103  | add | fabric | 0       |
|   add_ln106_fu_414_p2              | -   |        | add_ln106  | add | fabric | 0       |
|   add_ln105_fu_430_p2              | -   |        | add_ln105  | add | fabric | 0       |
|   add_ln76_fu_477_p2               | -   |        | add_ln76   | add | fabric | 0       |
|   add_ln63_2_fu_504_p2             | -   |        | add_ln63_2 | add | fabric | 0       |
|   add_ln57_fu_520_p2               | -   |        | add_ln57   | add | fabric | 0       |
|   add_ln60_fu_534_p2               | -   |        | add_ln60   | add | fabric | 0       |
|   add_ln61_fu_544_p2               | -   |        | add_ln61   | add | fabric | 0       |
|   add_ln59_fu_560_p2               | -   |        | add_ln59   | add | fabric | 0       |
|   mac_muladd_16s_15s_32s_32_4_1_U1 | 1   |        | mul_ln61   | mul | dsp48  | 3       |
|   mac_muladd_16s_15s_32s_32_4_1_U1 | 1   |        | tmp_1      | add | dsp48  | 3       |
|   add_ln63_fu_570_p2               | -   |        | add_ln63   | add | fabric | 0       |
|   add_ln81_fu_620_p2               | -   |        | add_ln81   | add | fabric | 0       |
|   add_ln84_fu_647_p2               | -   |        | add_ln84   | add | fabric | 0       |
|   add_ln84_1_fu_657_p2             | -   |        | add_ln84_1 | add | fabric | 0       |
|   add_ln83_fu_673_p2               | -   |        | add_ln83   | add | fabric | 0       |
|   add_ln87_fu_704_p2               | -   |        | add_ln87   | add | fabric | 0       |
|   add_ln63_3_fu_731_p2             | -   |        | add_ln63_3 | add | fabric | 0       |
|   add_ln57_1_fu_747_p2             | -   |        | add_ln57_1 | add | fabric | 0       |
|   add_ln60_1_fu_761_p2             | -   |        | add_ln60_1 | add | fabric | 0       |
|   add_ln61_2_fu_771_p2             | -   |        | add_ln61_2 | add | fabric | 0       |
|   add_ln59_1_fu_787_p2             | -   |        | add_ln59_1 | add | fabric | 0       |
|   mac_muladd_16s_15s_32s_32_4_1_U2 | 1   |        | mul_ln61_1 | mul | dsp48  | 3       |
|   mac_muladd_16s_15s_32s_32_4_1_U2 | 1   |        | tmp_12     | add | dsp48  | 3       |
|   add_ln63_1_fu_797_p2             | -   |        | add_ln63_1 | add | fabric | 0       |
|   add_ln92_fu_847_p2               | -   |        | add_ln92   | add | fabric | 0       |
|   add_ln95_fu_874_p2               | -   |        | add_ln95   | add | fabric | 0       |
|   add_ln95_1_fu_884_p2             | -   |        | add_ln95_1 | add | fabric | 0       |
|   add_ln94_fu_900_p2               | -   |        | add_ln94   | add | fabric | 0       |
|   add_ln115_fu_931_p2              | -   |        | add_ln115  | add | fabric | 0       |
|   add_ln118_fu_941_p2              | -   |        | add_ln118  | add | fabric | 0       |
|   add_ln117_fu_957_p2              | -   |        | add_ln117  | add | fabric | 0       |
+------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+-----------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable        | Storage | Impl | Latency |
+---------------------+------+------+--------+-----------------+---------+------+---------+
| + dct               | 5    | 0    |        |                 |         |      |         |
|   row_outbuf_U      | 1    | -    |        | row_outbuf      | ram_1p  | auto | 1       |
|   col_outbuf_U      | 1    | -    |        | col_outbuf      | ram_1p  | auto | 1       |
|   col_inbuf_U       | 1    | -    |        | col_inbuf       | ram_1p  | auto | 1       |
|   buf_2d_in_U       | 1    | -    |        | buf_2d_in       | ram_1p  | auto | 1       |
|   buf_2d_out_U      | 1    | -    |        | buf_2d_out      | ram_1p  | auto | 1       |
|   dct_coeff_table_U | -    | -    |        | dct_coeff_table | rom_1p  | auto | 1       |
+---------------------+------+------+--------+-----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------+
| Type     | Options | Location           |
+----------+---------+--------------------+
| pipeline | off     | dct.cpp:126 in dct |
+----------+---------+--------------------+


