
*** Running vivado
    with args -log Principal.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Principal.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Principal.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 381.945 ; gain = 43.184
Command: synth_design -top Principal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38672
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.598 ; gain = 408.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Principal' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/Principal.vhd:49]
INFO: [Synth 8-3491] module 'estado_caja' declared at 'C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/estado_caja.vhd:13' bound to instance 'Inst_estado_caja' of component 'estado_caja' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/Principal.vhd:111]
INFO: [Synth 8-638] synthesizing module 'estado_caja' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/estado_caja.vhd:25]
WARNING: [Synth 8-614] signal 'PW_RIGTH' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/estado_caja.vhd:41]
WARNING: [Synth 8-614] signal 'PW_RIGTH' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/estado_caja.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'estado_caja' (0#1) [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/estado_caja.vhd:25]
INFO: [Synth 8-3491] module 'sincronizador' declared at 'C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/sincronizador.vhd:35' bound to instance 'Inst_syncron' of component 'SINCRONIZADOR' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/Principal.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sincronizador' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/sincronizador.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sincronizador' (0#1) [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/sincronizador.vhd:45]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/edge_detector.vhd:13' bound to instance 'Inst_edge_det' of component 'edge_detector' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/Principal.vhd:124]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/edge_detector.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (0#1) [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/edge_detector.vhd:22]
INFO: [Synth 8-3491] module 'PSWRD_BOTON' declared at 'C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/PSWRD_BOTON.vhd:9' bound to instance 'Inst_PSWRD_BOTON' of component 'PSWRD_BOTON' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/Principal.vhd:131]
INFO: [Synth 8-638] synthesizing module 'PSWRD_BOTON' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/PSWRD_BOTON.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'PSWRD_BOTON' (0#1) [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/PSWRD_BOTON.vhd:27]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/decoder.vhd:20' bound to instance 'Inst_DECODER' of component 'DECODER' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/Principal.vhd:142]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/decoder.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/decoder.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Principal' (0#1) [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/sources_1/new/Principal.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.004 ; gain = 497.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.004 ; gain = 497.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.004 ; gain = 497.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1298.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'PW'. [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Principal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Principal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1370.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1370.441 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'estado_caja'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PSWRD_BOTON'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               c_cerrada |                             0001 |                               00
              c_abriendo |                             0010 |                               01
               c_abierta |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'estado_caja'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    dig0 |                              001 |                              000
                    dig1 |                              010 |                              001
                    dig2 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PSWRD_BOTON'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              28x32  Multipliers := 1     
+---Muxes : 
	   7 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 4     
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Inst_PSWRD_BOTON/segundos2, operation Mode is: A*B.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
DSP Report: Generating DSP Inst_PSWRD_BOTON/segundos2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
DSP Report: Generating DSP Inst_PSWRD_BOTON/segundos2, operation Mode is: (A:0x1e100)*B.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
DSP Report: Generating DSP Inst_PSWRD_BOTON/segundos2, operation Mode is: (PCIN>>17)+(A:0x1e100)*B.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
DSP Report: operator Inst_PSWRD_BOTON/segundos2 is absorbed into DSP Inst_PSWRD_BOTON/segundos2.
WARNING: [Synth 8-3917] design Principal has port LEDS[2] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Inst_estado_caja/FSM_onehot_current_state_reg[3]) is unused and will be removed from module Principal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Principal   | A*B                      | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Principal   | (PCIN>>17)+A*B           | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Principal   | (A:0x1e100)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Principal   | (PCIN>>17)+(A:0x1e100)*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1370.441 ; gain = 570.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1370.883 ; gain = 570.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1370.883 ; gain = 570.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1370.883 ; gain = 570.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1370.883 ; gain = 570.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1370.883 ; gain = 570.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1370.883 ; gain = 570.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Principal   | Inst_edge_det/OUT_EDGE_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Principal   | A*B           | 17     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Principal   | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Principal   | PCIN>>17+A*B' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    43|
|3     |DSP48E1 |     3|
|5     |LUT1    |     8|
|6     |LUT2    |    41|
|7     |LUT3    |    10|
|8     |LUT4    |    38|
|9     |LUT5    |     8|
|10    |LUT6    |    28|
|11    |MUXF7   |     5|
|12    |SRL16E  |     1|
|13    |FDCE    |     4|
|14    |FDPE    |     2|
|15    |FDRE    |   130|
|16    |IBUF    |     3|
|17    |OBUF    |    22|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1370.883 ; gain = 570.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 1370.883 ; gain = 498.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1370.883 ; gain = 570.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1370.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1370.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2a445ed3
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 1370.883 ; gain = 988.938
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Informatica Industrial/SED_trabajo/TRABAJO/project_3.runs/synth_1/Principal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Principal_utilization_synth.rpt -pb Principal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 30 10:55:33 2022...
