Creating a Simple as possible computer in verilog for the arty s7 25 FPGA
