--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 73300 paths analyzed, 3546 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.877ns.
--------------------------------------------------------------------------------

Paths for end point u2/regist_27_0 (SLICE_X13Y44.FXINA), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_2_1 (FF)
  Destination:          u2/regist_27_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.105 - 0.139)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_2_1 to u2/regist_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y45.XQ      Tcko                  0.592   u2/cnt_2_1
                                                       u2/cnt_2_1
    SLICE_X43Y44.G3      net (fanout=4)        1.310   u2/cnt_2_1
    SLICE_X43Y44.Y       Tilo                  0.704   u2/regist_0_mux0002<9>11
                                                       u2/cnt_mux0000<10>241
    SLICE_X26Y62.G1      net (fanout=82)       4.146   u2/N214
    SLICE_X26Y62.Y       Tilo                  0.759   u2/regist_9_mux0002<0>
                                                       u2/regist_0_mux0002<0>21_1
    SLICE_X2Y47.F3       net (fanout=32)       5.434   u2/regist_0_mux0002<0>21
    SLICE_X2Y47.X        Tilo                  0.759   u2/regist_27_mux0002<0>
                                                       u2/regist_27_mux0002<0>1
    SLICE_X13Y44.F3      net (fanout=1)        0.610   u2/regist_27_mux0002<0>
    SLICE_X13Y44.F5      Tif5                  0.875   u2/regist_27_0
                                                       u2/Mmux_regist_27_mux0000_4
                                                       u2/Mmux_regist_27_mux0000_3_f5
    SLICE_X13Y44.FXINA   net (fanout=1)        0.000   u2/Mmux_regist_27_mux0000_3_f5
    SLICE_X13Y44.CLK     Tfxck                 0.654   u2/regist_27_0
                                                       u2/Mmux_regist_27_mux0000_2_f6
                                                       u2/regist_27_0
    -------------------------------------------------  ---------------------------
    Total                                     15.843ns (4.343ns logic, 11.500ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_1_1 (FF)
  Destination:          u2/regist_27_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.627ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_1_1 to u2/regist_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.XQ      Tcko                  0.592   u2/cnt_1_1
                                                       u2/cnt_1_1
    SLICE_X43Y44.G4      net (fanout=3)        1.094   u2/cnt_1_1
    SLICE_X43Y44.Y       Tilo                  0.704   u2/regist_0_mux0002<9>11
                                                       u2/cnt_mux0000<10>241
    SLICE_X26Y62.G1      net (fanout=82)       4.146   u2/N214
    SLICE_X26Y62.Y       Tilo                  0.759   u2/regist_9_mux0002<0>
                                                       u2/regist_0_mux0002<0>21_1
    SLICE_X2Y47.F3       net (fanout=32)       5.434   u2/regist_0_mux0002<0>21
    SLICE_X2Y47.X        Tilo                  0.759   u2/regist_27_mux0002<0>
                                                       u2/regist_27_mux0002<0>1
    SLICE_X13Y44.F3      net (fanout=1)        0.610   u2/regist_27_mux0002<0>
    SLICE_X13Y44.F5      Tif5                  0.875   u2/regist_27_0
                                                       u2/Mmux_regist_27_mux0000_4
                                                       u2/Mmux_regist_27_mux0000_3_f5
    SLICE_X13Y44.FXINA   net (fanout=1)        0.000   u2/Mmux_regist_27_mux0000_3_f5
    SLICE_X13Y44.CLK     Tfxck                 0.654   u2/regist_27_0
                                                       u2/Mmux_regist_27_mux0000_2_f6
                                                       u2/regist_27_0
    -------------------------------------------------  ---------------------------
    Total                                     15.627ns (4.343ns logic, 11.284ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_3 (FF)
  Destination:          u2/regist_27_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.074ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.105 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_3 to u2/regist_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y43.XQ      Tcko                  0.591   u2/cnt<3>
                                                       u2/cnt_3
    SLICE_X26Y62.G3      net (fanout=206)      4.392   u2/cnt<3>
    SLICE_X26Y62.Y       Tilo                  0.759   u2/regist_9_mux0002<0>
                                                       u2/regist_0_mux0002<0>21_1
    SLICE_X2Y47.F3       net (fanout=32)       5.434   u2/regist_0_mux0002<0>21
    SLICE_X2Y47.X        Tilo                  0.759   u2/regist_27_mux0002<0>
                                                       u2/regist_27_mux0002<0>1
    SLICE_X13Y44.F3      net (fanout=1)        0.610   u2/regist_27_mux0002<0>
    SLICE_X13Y44.F5      Tif5                  0.875   u2/regist_27_0
                                                       u2/Mmux_regist_27_mux0000_4
                                                       u2/Mmux_regist_27_mux0000_3_f5
    SLICE_X13Y44.FXINA   net (fanout=1)        0.000   u2/Mmux_regist_27_mux0000_3_f5
    SLICE_X13Y44.CLK     Tfxck                 0.654   u2/regist_27_0
                                                       u2/Mmux_regist_27_mux0000_2_f6
                                                       u2/regist_27_0
    -------------------------------------------------  ---------------------------
    Total                                     14.074ns (3.638ns logic, 10.436ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point u2/regist_30_1 (SLICE_X13Y12.FXINA), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_2_1 (FF)
  Destination:          u2/regist_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.580ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.109 - 0.139)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_2_1 to u2/regist_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y45.XQ      Tcko                  0.592   u2/cnt_2_1
                                                       u2/cnt_2_1
    SLICE_X43Y44.G3      net (fanout=4)        1.310   u2/cnt_2_1
    SLICE_X43Y44.Y       Tilo                  0.704   u2/regist_0_mux0002<9>11
                                                       u2/cnt_mux0000<10>241
    SLICE_X23Y53.G2      net (fanout=82)       4.927   u2/N214
    SLICE_X23Y53.Y       Tilo                  0.704   u2/regist_9_mux0002<1>
                                                       u2/regist_0_mux0002<1>11_1
    SLICE_X15Y14.F4      net (fanout=32)       4.471   u2/regist_0_mux0002<1>11
    SLICE_X15Y14.X       Tilo                  0.704   u2/regist_30_mux0002<1>
                                                       u2/regist_30_mux0002<1>1
    SLICE_X13Y12.F4      net (fanout=1)        0.639   u2/regist_30_mux0002<1>
    SLICE_X13Y12.F5      Tif5                  0.875   u2/regist_30_1
                                                       u2/Mmux_regist_30_mux0000_47
                                                       u2/Mmux_regist_30_mux0000_3_f5_6
    SLICE_X13Y12.FXINA   net (fanout=1)        0.000   u2/Mmux_regist_30_mux0000_3_f57
    SLICE_X13Y12.CLK     Tfxck                 0.654   u2/regist_30_1
                                                       u2/Mmux_regist_30_mux0000_2_f6_6
                                                       u2/regist_30_1
    -------------------------------------------------  ---------------------------
    Total                                     15.580ns (4.233ns logic, 11.347ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_1_1 (FF)
  Destination:          u2/regist_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.364ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_1_1 to u2/regist_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.XQ      Tcko                  0.592   u2/cnt_1_1
                                                       u2/cnt_1_1
    SLICE_X43Y44.G4      net (fanout=3)        1.094   u2/cnt_1_1
    SLICE_X43Y44.Y       Tilo                  0.704   u2/regist_0_mux0002<9>11
                                                       u2/cnt_mux0000<10>241
    SLICE_X23Y53.G2      net (fanout=82)       4.927   u2/N214
    SLICE_X23Y53.Y       Tilo                  0.704   u2/regist_9_mux0002<1>
                                                       u2/regist_0_mux0002<1>11_1
    SLICE_X15Y14.F4      net (fanout=32)       4.471   u2/regist_0_mux0002<1>11
    SLICE_X15Y14.X       Tilo                  0.704   u2/regist_30_mux0002<1>
                                                       u2/regist_30_mux0002<1>1
    SLICE_X13Y12.F4      net (fanout=1)        0.639   u2/regist_30_mux0002<1>
    SLICE_X13Y12.F5      Tif5                  0.875   u2/regist_30_1
                                                       u2/Mmux_regist_30_mux0000_47
                                                       u2/Mmux_regist_30_mux0000_3_f5_6
    SLICE_X13Y12.FXINA   net (fanout=1)        0.000   u2/Mmux_regist_30_mux0000_3_f57
    SLICE_X13Y12.CLK     Tfxck                 0.654   u2/regist_30_1
                                                       u2/Mmux_regist_30_mux0000_2_f6_6
                                                       u2/regist_30_1
    -------------------------------------------------  ---------------------------
    Total                                     15.364ns (4.233ns logic, 11.131ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_3 (FF)
  Destination:          u2/regist_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.370ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.109 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_3 to u2/regist_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y43.XQ      Tcko                  0.591   u2/cnt<3>
                                                       u2/cnt_3
    SLICE_X23Y53.G3      net (fanout=206)      4.732   u2/cnt<3>
    SLICE_X23Y53.Y       Tilo                  0.704   u2/regist_9_mux0002<1>
                                                       u2/regist_0_mux0002<1>11_1
    SLICE_X15Y14.F4      net (fanout=32)       4.471   u2/regist_0_mux0002<1>11
    SLICE_X15Y14.X       Tilo                  0.704   u2/regist_30_mux0002<1>
                                                       u2/regist_30_mux0002<1>1
    SLICE_X13Y12.F4      net (fanout=1)        0.639   u2/regist_30_mux0002<1>
    SLICE_X13Y12.F5      Tif5                  0.875   u2/regist_30_1
                                                       u2/Mmux_regist_30_mux0000_47
                                                       u2/Mmux_regist_30_mux0000_3_f5_6
    SLICE_X13Y12.FXINA   net (fanout=1)        0.000   u2/Mmux_regist_30_mux0000_3_f57
    SLICE_X13Y12.CLK     Tfxck                 0.654   u2/regist_30_1
                                                       u2/Mmux_regist_30_mux0000_2_f6_6
                                                       u2/regist_30_1
    -------------------------------------------------  ---------------------------
    Total                                     13.370ns (3.528ns logic, 9.842ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point u2/regist_29_0 (SLICE_X3Y2.FXINA), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_2_1 (FF)
  Destination:          u2/regist_29_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.514ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_2_1 to u2/regist_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y45.XQ      Tcko                  0.592   u2/cnt_2_1
                                                       u2/cnt_2_1
    SLICE_X43Y44.G3      net (fanout=4)        1.310   u2/cnt_2_1
    SLICE_X43Y44.Y       Tilo                  0.704   u2/regist_0_mux0002<9>11
                                                       u2/cnt_mux0000<10>241
    SLICE_X26Y62.G1      net (fanout=82)       4.146   u2/N214
    SLICE_X26Y62.Y       Tilo                  0.759   u2/regist_9_mux0002<0>
                                                       u2/regist_0_mux0002<0>21_1
    SLICE_X2Y5.G3        net (fanout=32)       5.403   u2/regist_0_mux0002<0>21
    SLICE_X2Y5.Y         Tilo                  0.759   u2/regist_29_mux0002<10>
                                                       u2/regist_29_mux0002<0>1
    SLICE_X3Y2.F3        net (fanout=1)        0.312   u2/regist_29_mux0002<0>
    SLICE_X3Y2.F5        Tif5                  0.875   u2/regist_29_0
                                                       u2/Mmux_regist_29_mux0000_4
                                                       u2/Mmux_regist_29_mux0000_3_f5
    SLICE_X3Y2.FXINA     net (fanout=1)        0.000   u2/Mmux_regist_29_mux0000_3_f5
    SLICE_X3Y2.CLK       Tfxck                 0.654   u2/regist_29_0
                                                       u2/Mmux_regist_29_mux0000_2_f6
                                                       u2/regist_29_0
    -------------------------------------------------  ---------------------------
    Total                                     15.514ns (4.343ns logic, 11.171ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_1_1 (FF)
  Destination:          u2/regist_29_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.298ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_1_1 to u2/regist_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y44.XQ      Tcko                  0.592   u2/cnt_1_1
                                                       u2/cnt_1_1
    SLICE_X43Y44.G4      net (fanout=3)        1.094   u2/cnt_1_1
    SLICE_X43Y44.Y       Tilo                  0.704   u2/regist_0_mux0002<9>11
                                                       u2/cnt_mux0000<10>241
    SLICE_X26Y62.G1      net (fanout=82)       4.146   u2/N214
    SLICE_X26Y62.Y       Tilo                  0.759   u2/regist_9_mux0002<0>
                                                       u2/regist_0_mux0002<0>21_1
    SLICE_X2Y5.G3        net (fanout=32)       5.403   u2/regist_0_mux0002<0>21
    SLICE_X2Y5.Y         Tilo                  0.759   u2/regist_29_mux0002<10>
                                                       u2/regist_29_mux0002<0>1
    SLICE_X3Y2.F3        net (fanout=1)        0.312   u2/regist_29_mux0002<0>
    SLICE_X3Y2.F5        Tif5                  0.875   u2/regist_29_0
                                                       u2/Mmux_regist_29_mux0000_4
                                                       u2/Mmux_regist_29_mux0000_3_f5
    SLICE_X3Y2.FXINA     net (fanout=1)        0.000   u2/Mmux_regist_29_mux0000_3_f5
    SLICE_X3Y2.CLK       Tfxck                 0.654   u2/regist_29_0
                                                       u2/Mmux_regist_29_mux0000_2_f6
                                                       u2/regist_29_0
    -------------------------------------------------  ---------------------------
    Total                                     15.298ns (4.343ns logic, 10.955ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_3 (FF)
  Destination:          u2/regist_29_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.745ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_3 to u2/regist_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y43.XQ      Tcko                  0.591   u2/cnt<3>
                                                       u2/cnt_3
    SLICE_X26Y62.G3      net (fanout=206)      4.392   u2/cnt<3>
    SLICE_X26Y62.Y       Tilo                  0.759   u2/regist_9_mux0002<0>
                                                       u2/regist_0_mux0002<0>21_1
    SLICE_X2Y5.G3        net (fanout=32)       5.403   u2/regist_0_mux0002<0>21
    SLICE_X2Y5.Y         Tilo                  0.759   u2/regist_29_mux0002<10>
                                                       u2/regist_29_mux0002<0>1
    SLICE_X3Y2.F3        net (fanout=1)        0.312   u2/regist_29_mux0002<0>
    SLICE_X3Y2.F5        Tif5                  0.875   u2/regist_29_0
                                                       u2/Mmux_regist_29_mux0000_4
                                                       u2/Mmux_regist_29_mux0000_3_f5
    SLICE_X3Y2.FXINA     net (fanout=1)        0.000   u2/Mmux_regist_29_mux0000_3_f5
    SLICE_X3Y2.CLK       Tfxck                 0.654   u2/regist_29_0
                                                       u2/Mmux_regist_29_mux0000_2_f6
                                                       u2/regist_29_0
    -------------------------------------------------  ---------------------------
    Total                                     13.745ns (3.638ns logic, 10.107ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u2/prev (SLICE_X65Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/rot_event (FF)
  Destination:          u2/prev (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.071 - 0.074)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/rot_event to u2/prev
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y46.YQ      Tcko                  0.470   u1/rot_event
                                                       u1/rot_event
    SLICE_X65Y47.BY      net (fanout=4)        0.420   u1/rot_event
    SLICE_X65Y47.CLK     Tckdi       (-Th)    -0.135   u2/prev
                                                       u2/prev
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.605ns logic, 0.420ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point u2/a_1 (SLICE_X43Y47.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/a_1 (FF)
  Destination:          u2/a_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/a_1 to u2/a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y47.XQ      Tcko                  0.473   u2/a<1>
                                                       u2/a_1
    SLICE_X43Y47.F4      net (fanout=10)       0.333   u2/a<1>
    SLICE_X43Y47.CLK     Tckf        (-Th)    -0.516   u2/a<1>
                                                       u2/Mmux_a_mux000040163
                                                       u2/a_1
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.989ns logic, 0.333ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point u2/a_11 (SLICE_X43Y53.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/a_11 (FF)
  Destination:          u2/a_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/a_11 to u2/a_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.XQ      Tcko                  0.473   u2/a<11>
                                                       u2/a_11
    SLICE_X43Y53.F3      net (fanout=9)        0.348   u2/a<11>
    SLICE_X43Y53.CLK     Tckf        (-Th)    -0.516   u2/a<11>
                                                       u2/Mmux_a_mux000015163
                                                       u2/a_11
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.989ns logic, 0.348ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: de/pos_3_1/CLK
  Logical resource: de/pos_3_1/CK
  Location pin: SLICE_X54Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: de/pos_3_1/CLK
  Logical resource: de/pos_3_1/CK
  Location pin: SLICE_X54Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: de/pos_3_1/CLK
  Logical resource: de/pos_3_1/CK
  Location pin: SLICE_X54Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.877|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 73300 paths, 0 nets, and 29653 connections

Design statistics:
   Minimum period:  15.877ns{1}   (Maximum frequency:  62.984MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 25 16:37:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 422 MB



