# AES-Encryption-Engine
ğŸ”âš¡ A Verilog-based AES Encryption Engine implementing 128-bit key encryption for secure data transfer. Includes SubBytes, ShiftRows, MixColumns &amp; Key Expansion ğŸ”„ğŸ§®. Verified via simulation, synthesized in Cadence Genus &amp; implemented through RTL-to-GDSII flow ğŸ“âœ¨.
