Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 21 14:05:24 2021
| Host         : DESKTOP-DJO5JUN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file T03_M3_Top_Level_timing_summary_routed.rpt -pb T03_M3_Top_Level_timing_summary_routed.pb -rpx T03_M3_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : T03_M3_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (12)
6. checking no_output_delay (15)
7. checking multiple_clock (563)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_Data_switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Data_switches[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Data_switches[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Data_switches[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Display_switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Display_switches[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Display_switches[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Error_switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Error_switches[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Push (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_Rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod_scheme_B/r_channel_I_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod_scheme_B/r_channel_I_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod_scheme_B/r_channel_I_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod_scheme_B/r_channel_Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod_scheme_B/r_channel_Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod_scheme_B/r_channel_Q_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (563)
--------------------------------
 There are 563 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.851        0.000                      0                  947        0.060        0.000                      0                  947        3.000        0.000                       0                   569  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_C100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_C100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.851        0.000                      0                  935        0.134        0.000                      0                  935        4.500        0.000                       0                   565  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.852        0.000                      0                  935        0.134        0.000                      0                  935        4.500        0.000                       0                   565  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.851        0.000                      0                  935        0.060        0.000                      0                  935  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.851        0.000                      0                  935        0.060        0.000                      0                  935  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          6.813        0.000                      0                   12        0.624        0.000                      0                   12  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.813        0.000                      0                   12        0.550        0.000                      0                   12  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.813        0.000                      0                   12        0.550        0.000                      0                   12  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        6.814        0.000                      0                   12        0.624        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_C100MHZ
  To Clock:  i_C100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_C100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_C100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_I_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_I_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_I_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 randNum/r_rand_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randNum/r_rand_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  randNum/r_rand_num_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.379    randNum/Q[0]
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X61Y52         FDCE (Hold_fdce_C_D)         0.075    -0.513    randNum/r_rand_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 error_sel_B/r_error_16_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    error_sel_B/i_Clk
    SLICE_X65Y48         FDCE                                         r  error_sel_B/r_error_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  error_sel_B/r_error_16_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.345    error_sel_B/r_Error_16[2]
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  error_sel_B/r_noise_I[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    noise_chan_B/r_noise_I_reg[4]_8[2]
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.867    -0.823    noise_chan_B/clk_out1
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X64Y48         FDCE (Hold_fdce_C_D)         0.120    -0.452    noise_chan_B/r_noise_I_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debounce_inst/r_debounced_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop_latch/r_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    debounce_inst/clk_out1
    SLICE_X61Y50         FDCE                                         r  debounce_inst/r_debounced_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  debounce_inst/r_debounced_reg_C/Q
                         net (fo=4, routed)           0.099    -0.348    debounce_inst/r_debounced_reg_C_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  debounce_inst/r_latch_i_1/O
                         net (fo=1, routed)           0.000    -0.303    startStop_latch/r_latch_reg_0
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    startStop_latch/clk_out1
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/C
                         clock pessimism              0.252    -0.575    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120    -0.455    startStop_latch/r_latch_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clockEnable_1Hz/r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockEnable_1Hz/r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    clockEnable_1Hz/clk_out1
    SLICE_X58Y49         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  clockEnable_1Hz/r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.173    -0.272    clockEnable_1Hz/r_Counter_reg[23]
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  clockEnable_1Hz/r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    clockEnable_1Hz/r_Counter[20]_i_2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.112 r  clockEnable_1Hz/r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.112    clockEnable_1Hz/r_Counter_reg[20]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.058 r  clockEnable_1Hz/r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    clockEnable_1Hz/r_Counter_reg[24]_i_1_n_7
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    clockEnable_1Hz/clk_out1
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.105    -0.213    clockEnable_1Hz/r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.591    -0.590    multiply_acc_B/clk_out1
    SLICE_X62Y35         FDRE                                         r  multiply_acc_B/r_acc_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  multiply_acc_B/r_acc_I_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.364    multiply_acc_B/r_acc_I_reg_n_0_[10]
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.861    -0.829    multiply_acc_B/clk_out1
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.057    -0.520    multiply_acc_B/o_acc_I_reg[10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X63Y37         FDRE                                         r  multiply_acc_B/r_acc_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  multiply_acc_B/r_acc_I_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.397    multiply_acc_B/r_acc_I_reg_n_0_[8]
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.022    -0.554    multiply_acc_B/o_acc_I_reg[8]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_add_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  multiply_acc_B/r_Q_result_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.394    multiply_acc_B/r_Q_result__0[10]
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.349 r  multiply_acc_B/r_Q_add[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.349    multiply_acc_B/r_Q_add[12]_i_4_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.283 r  multiply_acc_B/r_Q_add_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.283    multiply_acc_B/r_Q_add0[10]
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.134    -0.442    multiply_acc_B/r_Q_add_reg[10]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.338    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  multiply_acc_B/o_Sym_Rx[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    multiply_acc_B/o_Sym_Rx[0]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.120    -0.455    multiply_acc_B/o_Sym_Rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.113    -0.334    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  multiply_acc_B/o_Sym_Rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    multiply_acc_B/o_Sym_Rx[1]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121    -0.454    multiply_acc_B/o_Sym_Rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_add_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  multiply_acc_B/r_Q_add_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.364    multiply_acc_B/r_Q_add[10]
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.047    -0.529    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y47     MUX/flag_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45     MUX/o_SegmentAnode_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45     MUX/o_SegmentAnode_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45     MUX/o_SegmentAnode_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X58Y45     MUX/o_SegmentAnode_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y48     MUX/r_dig_shown_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y48     MUX/r_dig_shown_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     MUX/r_dig_shown_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y47     MUX/flag_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y45     MUX/o_SegmentAnode_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y45     MUX/o_SegmentAnode_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y45     MUX/o_SegmentAnode_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X58Y45     MUX/o_SegmentAnode_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y48     MUX/r_dig_shown_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y48     MUX/r_dig_shown_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     MUX/r_dig_shown_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     MUX/r_dig_shown_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y48     MUX/r_dig_shown_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X58Y45     MUX/o_SegmentAnode_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y35     clockEnable_100Hz/r_Counter_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y35     clockEnable_100Hz/r_Counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y49     clockEnable_1Hz/o_CE_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y42     clockEnable_2Hz/r_Counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y42     clockEnable_2Hz/r_Counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_C100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.499    multiply_acc_B/r_I_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.499    multiply_acc_B/r_Q_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.499    multiply_acc_B/r_Q_result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.499    multiply_acc_B/r_Q_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.596    multiply_acc_B/r_I_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.596    multiply_acc_B/r_I_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.596    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.596    multiply_acc_B/r_Q_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.596    multiply_acc_B/r_Q_result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.596    multiply_acc_B/r_Q_result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 randNum/r_rand_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randNum/r_rand_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  randNum/r_rand_num_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.379    randNum/Q[0]
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X61Y52         FDCE (Hold_fdce_C_D)         0.075    -0.513    randNum/r_rand_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 error_sel_B/r_error_16_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    error_sel_B/i_Clk
    SLICE_X65Y48         FDCE                                         r  error_sel_B/r_error_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  error_sel_B/r_error_16_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.345    error_sel_B/r_Error_16[2]
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  error_sel_B/r_noise_I[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    noise_chan_B/r_noise_I_reg[4]_8[2]
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.867    -0.823    noise_chan_B/clk_out1
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X64Y48         FDCE (Hold_fdce_C_D)         0.120    -0.452    noise_chan_B/r_noise_I_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debounce_inst/r_debounced_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop_latch/r_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    debounce_inst/clk_out1
    SLICE_X61Y50         FDCE                                         r  debounce_inst/r_debounced_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  debounce_inst/r_debounced_reg_C/Q
                         net (fo=4, routed)           0.099    -0.348    debounce_inst/r_debounced_reg_C_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  debounce_inst/r_latch_i_1/O
                         net (fo=1, routed)           0.000    -0.303    startStop_latch/r_latch_reg_0
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    startStop_latch/clk_out1
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/C
                         clock pessimism              0.252    -0.575    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120    -0.455    startStop_latch/r_latch_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clockEnable_1Hz/r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockEnable_1Hz/r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    clockEnable_1Hz/clk_out1
    SLICE_X58Y49         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  clockEnable_1Hz/r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.173    -0.272    clockEnable_1Hz/r_Counter_reg[23]
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  clockEnable_1Hz/r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    clockEnable_1Hz/r_Counter[20]_i_2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.112 r  clockEnable_1Hz/r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.112    clockEnable_1Hz/r_Counter_reg[20]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.058 r  clockEnable_1Hz/r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    clockEnable_1Hz/r_Counter_reg[24]_i_1_n_7
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    clockEnable_1Hz/clk_out1
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.105    -0.213    clockEnable_1Hz/r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.591    -0.590    multiply_acc_B/clk_out1
    SLICE_X62Y35         FDRE                                         r  multiply_acc_B/r_acc_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  multiply_acc_B/r_acc_I_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.364    multiply_acc_B/r_acc_I_reg_n_0_[10]
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.861    -0.829    multiply_acc_B/clk_out1
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.057    -0.520    multiply_acc_B/o_acc_I_reg[10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X63Y37         FDRE                                         r  multiply_acc_B/r_acc_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  multiply_acc_B/r_acc_I_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.397    multiply_acc_B/r_acc_I_reg_n_0_[8]
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.022    -0.554    multiply_acc_B/o_acc_I_reg[8]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_add_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  multiply_acc_B/r_Q_result_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.394    multiply_acc_B/r_Q_result__0[10]
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.349 r  multiply_acc_B/r_Q_add[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.349    multiply_acc_B/r_Q_add[12]_i_4_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.283 r  multiply_acc_B/r_Q_add_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.283    multiply_acc_B/r_Q_add0[10]
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.134    -0.442    multiply_acc_B/r_Q_add_reg[10]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.338    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  multiply_acc_B/o_Sym_Rx[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    multiply_acc_B/o_Sym_Rx[0]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.120    -0.455    multiply_acc_B/o_Sym_Rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.113    -0.334    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  multiply_acc_B/o_Sym_Rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    multiply_acc_B/o_Sym_Rx[1]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121    -0.454    multiply_acc_B/o_Sym_Rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_add_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  multiply_acc_B/r_Q_add_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.364    multiply_acc_B/r_Q_add[10]
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.047    -0.529    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y47     MUX/flag_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45     MUX/o_SegmentAnode_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45     MUX/o_SegmentAnode_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45     MUX/o_SegmentAnode_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X58Y45     MUX/o_SegmentAnode_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y48     MUX/r_dig_shown_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y48     MUX/r_dig_shown_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y48     MUX/r_dig_shown_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y47     MUX/flag_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y45     MUX/o_SegmentAnode_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y45     MUX/o_SegmentAnode_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X65Y45     MUX/o_SegmentAnode_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X58Y45     MUX/o_SegmentAnode_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y48     MUX/r_dig_shown_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y48     MUX/r_dig_shown_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     MUX/r_dig_shown_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48     MUX/r_dig_shown_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y48     MUX/r_dig_shown_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X58Y45     MUX/o_SegmentAnode_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y34     clockEnable_100Hz/r_Counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y35     clockEnable_100Hz/r_Counter_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y35     clockEnable_100Hz/r_Counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y49     clockEnable_1Hz/o_CE_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y42     clockEnable_2Hz/r_Counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y42     clockEnable_2Hz/r_Counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_I_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_I_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_I_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 randNum/r_rand_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randNum/r_rand_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  randNum/r_rand_num_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.379    randNum/Q[0]
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/C
                         clock pessimism              0.239    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X61Y52         FDCE (Hold_fdce_C_D)         0.075    -0.439    randNum/r_rand_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 error_sel_B/r_error_16_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    error_sel_B/i_Clk
    SLICE_X65Y48         FDCE                                         r  error_sel_B/r_error_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  error_sel_B/r_error_16_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.345    error_sel_B/r_Error_16[2]
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  error_sel_B/r_noise_I[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    noise_chan_B/r_noise_I_reg[4]_8[2]
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.867    -0.823    noise_chan_B/clk_out1
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X64Y48         FDCE (Hold_fdce_C_D)         0.120    -0.378    noise_chan_B/r_noise_I_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 debounce_inst/r_debounced_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop_latch/r_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    debounce_inst/clk_out1
    SLICE_X61Y50         FDCE                                         r  debounce_inst/r_debounced_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  debounce_inst/r_debounced_reg_C/Q
                         net (fo=4, routed)           0.099    -0.348    debounce_inst/r_debounced_reg_C_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  debounce_inst/r_latch_i_1/O
                         net (fo=1, routed)           0.000    -0.303    startStop_latch/r_latch_reg_0
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    startStop_latch/clk_out1
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/C
                         clock pessimism              0.252    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120    -0.381    startStop_latch/r_latch_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 clockEnable_1Hz/r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockEnable_1Hz/r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    clockEnable_1Hz/clk_out1
    SLICE_X58Y49         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  clockEnable_1Hz/r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.173    -0.272    clockEnable_1Hz/r_Counter_reg[23]
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  clockEnable_1Hz/r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    clockEnable_1Hz/r_Counter[20]_i_2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.112 r  clockEnable_1Hz/r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.112    clockEnable_1Hz/r_Counter_reg[20]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.058 r  clockEnable_1Hz/r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    clockEnable_1Hz/r_Counter_reg[24]_i_1_n_7
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    clockEnable_1Hz/clk_out1
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.105    -0.139    clockEnable_1Hz/r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.591    -0.590    multiply_acc_B/clk_out1
    SLICE_X62Y35         FDRE                                         r  multiply_acc_B/r_acc_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  multiply_acc_B/r_acc_I_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.364    multiply_acc_B/r_acc_I_reg_n_0_[10]
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.861    -0.829    multiply_acc_B/clk_out1
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.057    -0.446    multiply_acc_B/o_acc_I_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X63Y37         FDRE                                         r  multiply_acc_B/r_acc_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  multiply_acc_B/r_acc_I_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.397    multiply_acc_B/r_acc_I_reg_n_0_[8]
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.022    -0.480    multiply_acc_B/o_acc_I_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_add_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  multiply_acc_B/r_Q_result_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.394    multiply_acc_B/r_Q_result__0[10]
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.349 r  multiply_acc_B/r_Q_add[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.349    multiply_acc_B/r_Q_add[12]_i_4_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.283 r  multiply_acc_B/r_Q_add_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.283    multiply_acc_B/r_Q_add0[10]
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.134    -0.368    multiply_acc_B/r_Q_add_reg[10]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.338    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  multiply_acc_B/o_Sym_Rx[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    multiply_acc_B/o_Sym_Rx[0]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.120    -0.381    multiply_acc_B/o_Sym_Rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.113    -0.334    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  multiply_acc_B/o_Sym_Rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    multiply_acc_B/o_Sym_Rx[1]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121    -0.380    multiply_acc_B/o_Sym_Rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_add_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  multiply_acc_B/r_Q_add_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.364    multiply_acc_B/r_Q_add[10]
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.047    -0.455    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_I_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_I_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[5]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[6]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.059ns (30.046%)  route 2.466ns (69.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.808     7.647    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.514     8.519    multiply_acc_B/clk_out1
    SLICE_X60Y37         FDRE                                         r  multiply_acc_B/r_Q_result_reg[7]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.524     8.498    multiply_acc_B/r_Q_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_I_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_I_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_I_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_I_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[11]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[12]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 clockEnable_100Hz/o_CE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.429ns  (logic 1.059ns (30.886%)  route 2.370ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 4.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100MHZ (IN)
                         net (fo=0)                   0.000     5.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.634     4.122    clockEnable_100Hz/clk_out1
    SLICE_X61Y38         FDCE                                         r  clockEnable_100Hz/o_CE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.459     4.581 r  clockEnable_100Hz/o_CE_reg/Q
                         net (fo=69, routed)          0.780     5.361    multiply_acc_B/w_CE_100Hz
    SLICE_X65Y38         LUT4 (Prop_lut4_I2_O)        0.150     5.511 r  multiply_acc_B/r_I_result[15]_i_4/O
                         net (fo=1, routed)           0.354     5.865    multiply_acc_B/r_I_result[15]_i_4_n_0
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.326     6.191 r  multiply_acc_B/r_I_result[15]_i_3/O
                         net (fo=3, routed)           0.524     6.715    multiply_acc_B/r_I_result[15]_i_3_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  multiply_acc_B/r_I_result[15]_i_1/O
                         net (fo=22, routed)          0.713     7.551    multiply_acc_B/r_I_result[15]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.516     8.521    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[14]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X61Y39         FDRE (Setup_fdre_C_R)       -0.429     8.595    multiply_acc_B/r_Q_result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 randNum/r_rand_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randNum/r_rand_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  randNum/r_rand_num_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.379    randNum/Q[0]
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    randNum/clk_out1
    SLICE_X61Y52         FDCE                                         r  randNum/r_rand_num_reg[1]/C
                         clock pessimism              0.239    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X61Y52         FDCE (Hold_fdce_C_D)         0.075    -0.439    randNum/r_rand_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 error_sel_B/r_error_16_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    error_sel_B/i_Clk
    SLICE_X65Y48         FDCE                                         r  error_sel_B/r_error_16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  error_sel_B/r_error_16_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.345    error_sel_B/r_Error_16[2]
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  error_sel_B/r_noise_I[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    noise_chan_B/r_noise_I_reg[4]_8[2]
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.867    -0.823    noise_chan_B/clk_out1
    SLICE_X64Y48         FDCE                                         r  noise_chan_B/r_noise_I_reg[2]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X64Y48         FDCE (Hold_fdce_C_D)         0.120    -0.378    noise_chan_B/r_noise_I_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 debounce_inst/r_debounced_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStop_latch/r_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    debounce_inst/clk_out1
    SLICE_X61Y50         FDCE                                         r  debounce_inst/r_debounced_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  debounce_inst/r_debounced_reg_C/Q
                         net (fo=4, routed)           0.099    -0.348    debounce_inst/r_debounced_reg_C_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  debounce_inst/r_latch_i_1/O
                         net (fo=1, routed)           0.000    -0.303    startStop_latch/r_latch_reg_0
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    startStop_latch/clk_out1
    SLICE_X60Y50         FDRE                                         r  startStop_latch/r_latch_reg/C
                         clock pessimism              0.252    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120    -0.381    startStop_latch/r_latch_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 clockEnable_1Hz/r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockEnable_1Hz/r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    clockEnable_1Hz/clk_out1
    SLICE_X58Y49         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  clockEnable_1Hz/r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.173    -0.272    clockEnable_1Hz/r_Counter_reg[23]
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  clockEnable_1Hz/r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    clockEnable_1Hz/r_Counter[20]_i_2_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.112 r  clockEnable_1Hz/r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.112    clockEnable_1Hz/r_Counter_reg[20]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.058 r  clockEnable_1Hz/r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    clockEnable_1Hz/r_Counter_reg[24]_i_1_n_7
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.863    -0.827    clockEnable_1Hz/clk_out1
    SLICE_X58Y50         FDCE                                         r  clockEnable_1Hz/r_Counter_reg[24]/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.105    -0.139    clockEnable_1Hz/r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.591    -0.590    multiply_acc_B/clk_out1
    SLICE_X62Y35         FDRE                                         r  multiply_acc_B/r_acc_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  multiply_acc_B/r_acc_I_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.364    multiply_acc_B/r_acc_I_reg_n_0_[10]
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.861    -0.829    multiply_acc_B/clk_out1
    SLICE_X63Y35         FDRE                                         r  multiply_acc_B/o_acc_I_reg[10]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.057    -0.446    multiply_acc_B/o_acc_I_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_acc_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_acc_I_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X63Y37         FDRE                                         r  multiply_acc_B/r_acc_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  multiply_acc_B/r_acc_I_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.397    multiply_acc_B/r_acc_I_reg_n_0_[8]
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X62Y37         FDRE                                         r  multiply_acc_B/o_acc_I_reg[8]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.022    -0.480    multiply_acc_B/o_acc_I_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_add_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  multiply_acc_B/r_Q_result_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.394    multiply_acc_B/r_Q_result__0[10]
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.349 r  multiply_acc_B/r_Q_add[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.349    multiply_acc_B/r_Q_add[12]_i_4_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.283 r  multiply_acc_B/r_Q_add_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.283    multiply_acc_B/r_Q_add0[10]
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.134    -0.368    multiply_acc_B/r_Q_add_reg[10]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.338    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  multiply_acc_B/o_Sym_Rx[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    multiply_acc_B/o_Sym_Rx[0]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[0]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.120    -0.381    multiply_acc_B/o_Sym_Rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Sym_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/o_Sym_Rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.593    -0.588    multiply_acc_B/clk_out1
    SLICE_X65Y39         FDCE                                         r  multiply_acc_B/r_Sym_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  multiply_acc_B/r_Sym_count_reg[0]/Q
                         net (fo=4, routed)           0.113    -0.334    multiply_acc_B/r_Sym_count_reg_n_0_[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  multiply_acc_B/o_Sym_Rx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    multiply_acc_B/o_Sym_Rx[1]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    multiply_acc_B/clk_out1
    SLICE_X64Y39         FDRE                                         r  multiply_acc_B/o_Sym_Rx_reg[1]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121    -0.380    multiply_acc_B/o_Sym_Rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 multiply_acc_B/r_Q_add_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiply_acc_B/r_Q_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.592    -0.589    multiply_acc_B/clk_out1
    SLICE_X60Y39         FDRE                                         r  multiply_acc_B/r_Q_add_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  multiply_acc_B/r_Q_add_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.364    multiply_acc_B/r_Q_add[10]
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.862    -0.828    multiply_acc_B/clk_out1
    SLICE_X61Y39         FDRE                                         r  multiply_acc_B/r_Q_result_reg[10]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.047    -0.455    multiply_acc_B/r_Q_result_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.608ns (23.699%)  route 1.958ns (76.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.152     0.909 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.784     1.693    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y45         FDCE (Recov_fdce_C_CLR)     -0.521     8.506    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.773ns (29.338%)  route 1.862ns (70.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 f  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I0_O)        0.295     0.636 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.125     1.761    noise_chan_B/r_noise_I_reg[7]_P_0
    SLICE_X64Y43         FDPE                                         f  noise_chan_B/r_noise_I_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y43         FDPE                                         r  noise_chan_B/r_noise_I_reg[7]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y43         FDPE (Recov_fdpe_C_PRE)     -0.361     8.666    noise_chan_B/r_noise_I_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.580ns (22.635%)  route 1.982ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.124     0.881 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.809     1.690    noise_chan_B/r_noise_I_reg[5]_P_0
    SLICE_X65Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X65Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[5]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     8.668    noise_chan_B/r_noise_I_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.744ns (34.116%)  route 1.437ns (65.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.325     0.790 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.518     1.307    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y46         FDCE (Recov_fdce_C_CLR)     -0.609     8.403    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.876%)  route 1.685ns (70.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.299     0.764 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.766     1.530    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X60Y46         FDPE (Recov_fdpe_C_PRE)     -0.361     8.651    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.767ns (38.396%)  route 1.231ns (61.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.289     0.630 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.494     1.124    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.578     9.100    
                         clock uncertainty           -0.074     9.026    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.521     8.505    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.637ns (33.011%)  route 1.293ns (66.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.596     0.241    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.119     0.360 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.696     1.056    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y44         FDCE (Recov_fdce_C_CLR)     -0.527     8.500    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.575ns (33.798%)  route 1.126ns (66.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.119     0.421 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.407     0.828    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y45         FDCE (Recov_fdce_C_CLR)     -0.613     8.399    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.580ns (29.914%)  route 1.359ns (70.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.426 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.639     1.065    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y43         FDPE (Recov_fdpe_C_PRE)     -0.359     8.653    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.854%)  route 1.363ns (70.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.574     0.157    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.281 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.789     1.069    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X62Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     8.668    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  7.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.059%)  route 0.355ns (62.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.131    -0.022    noise_chan_B/r_noise_I_reg[6]_P_0
    SLICE_X61Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[6]_P/C
                         clock pessimism              0.274    -0.551    
    SLICE_X61Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    noise_chan_B/r_noise_I_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.189ns (31.638%)  route 0.408ns (68.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.048    -0.175 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.011    noise_chan_B/r_noise_Q_reg[6]_C_0
    SLICE_X61Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[6]_C/C
                         clock pessimism              0.274    -0.551    
    SLICE_X61Y46         FDCE (Remov_fdce_C_CLR)     -0.154    -0.705    noise_chan_B/r_noise_Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.190ns (31.600%)  route 0.411ns (68.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.049    -0.124 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.139     0.015    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.274    -0.551    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.159    -0.710    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.613%)  route 0.513ns (73.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.128 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.240     0.113    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.274    -0.551    
    SLICE_X59Y43         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.213ns (31.524%)  route 0.463ns (68.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.049    -0.150 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.089    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.253    -0.570    
    SLICE_X64Y44         FDCE (Remov_fdce_C_CLR)     -0.134    -0.704    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.249ns (33.941%)  route 0.485ns (66.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.296    -0.142    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.101    -0.041 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.147    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.865    -0.825    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y42         FDCE (Remov_fdce_C_CLR)     -0.129    -0.700    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.490%)  route 0.606ns (76.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.178 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.384     0.205    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.253    -0.570    
    SLICE_X62Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.665    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.227ns (30.114%)  route 0.527ns (69.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.013 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.181     0.167    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.274    -0.551    
    SLICE_X59Y46         FDCE (Remov_fdce_C_CLR)     -0.158    -0.709    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.226ns (26.518%)  route 0.626ns (73.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.098    -0.014 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.280     0.266    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y46         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.622    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.185ns (20.386%)  route 0.723ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           0.434    -0.010    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.044     0.034 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.288     0.322    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.253    -0.570    
    SLICE_X64Y45         FDCE (Remov_fdce_C_CLR)     -0.129    -0.699    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  1.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.608ns (23.699%)  route 1.958ns (76.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.152     0.909 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.784     1.693    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y45         FDCE (Recov_fdce_C_CLR)     -0.521     8.506    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.773ns (29.338%)  route 1.862ns (70.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 f  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I0_O)        0.295     0.636 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.125     1.761    noise_chan_B/r_noise_I_reg[7]_P_0
    SLICE_X64Y43         FDPE                                         f  noise_chan_B/r_noise_I_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y43         FDPE                                         r  noise_chan_B/r_noise_I_reg[7]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y43         FDPE (Recov_fdpe_C_PRE)     -0.361     8.666    noise_chan_B/r_noise_I_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.580ns (22.635%)  route 1.982ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.124     0.881 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.809     1.690    noise_chan_B/r_noise_I_reg[5]_P_0
    SLICE_X65Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X65Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[5]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     8.668    noise_chan_B/r_noise_I_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.744ns (34.116%)  route 1.437ns (65.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.325     0.790 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.518     1.307    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y46         FDCE (Recov_fdce_C_CLR)     -0.609     8.403    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.876%)  route 1.685ns (70.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.299     0.764 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.766     1.530    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X60Y46         FDPE (Recov_fdpe_C_PRE)     -0.361     8.651    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.767ns (38.396%)  route 1.231ns (61.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.289     0.630 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.494     1.124    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.578     9.100    
                         clock uncertainty           -0.074     9.026    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.521     8.505    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.637ns (33.011%)  route 1.293ns (66.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.596     0.241    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.119     0.360 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.696     1.056    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y44         FDCE (Recov_fdce_C_CLR)     -0.527     8.500    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.575ns (33.798%)  route 1.126ns (66.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.119     0.421 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.407     0.828    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y45         FDCE (Recov_fdce_C_CLR)     -0.613     8.399    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.580ns (29.914%)  route 1.359ns (70.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.426 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.639     1.065    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y43         FDPE (Recov_fdpe_C_PRE)     -0.359     8.653    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.854%)  route 1.363ns (70.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.574     0.157    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.281 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.789     1.069    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X62Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     8.668    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  7.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.059%)  route 0.355ns (62.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.131    -0.022    noise_chan_B/r_noise_I_reg[6]_P_0
    SLICE_X61Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[6]_P/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X61Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.572    noise_chan_B/r_noise_I_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.189ns (31.638%)  route 0.408ns (68.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.048    -0.175 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.011    noise_chan_B/r_noise_Q_reg[6]_C_0
    SLICE_X61Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[6]_C/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X61Y46         FDCE (Remov_fdce_C_CLR)     -0.154    -0.631    noise_chan_B/r_noise_Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.190ns (31.600%)  route 0.411ns (68.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.049    -0.124 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.139     0.015    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.159    -0.636    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.613%)  route 0.513ns (73.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.128 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.240     0.113    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X59Y43         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.572    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.213ns (31.524%)  route 0.463ns (68.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.049    -0.150 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.089    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X64Y44         FDCE (Remov_fdce_C_CLR)     -0.134    -0.630    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.249ns (33.941%)  route 0.485ns (66.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.296    -0.142    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.101    -0.041 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.147    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.865    -0.825    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.074    -0.497    
    SLICE_X64Y42         FDCE (Remov_fdce_C_CLR)     -0.129    -0.626    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.490%)  route 0.606ns (76.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.178 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.384     0.205    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X62Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.591    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.227ns (30.114%)  route 0.527ns (69.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.013 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.181     0.167    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X59Y46         FDCE (Remov_fdce_C_CLR)     -0.158    -0.635    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.226ns (26.518%)  route 0.626ns (73.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.098    -0.014 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.280     0.266    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X60Y46         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.548    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.185ns (20.386%)  route 0.723ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           0.434    -0.010    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.044     0.034 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.288     0.322    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X64Y45         FDCE (Remov_fdce_C_CLR)     -0.129    -0.625    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.608ns (23.699%)  route 1.958ns (76.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.152     0.909 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.784     1.693    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y45         FDCE (Recov_fdce_C_CLR)     -0.521     8.506    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.773ns (29.338%)  route 1.862ns (70.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 f  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I0_O)        0.295     0.636 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.125     1.761    noise_chan_B/r_noise_I_reg[7]_P_0
    SLICE_X64Y43         FDPE                                         f  noise_chan_B/r_noise_I_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y43         FDPE                                         r  noise_chan_B/r_noise_I_reg[7]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y43         FDPE (Recov_fdpe_C_PRE)     -0.361     8.666    noise_chan_B/r_noise_I_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.580ns (22.635%)  route 1.982ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.124     0.881 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.809     1.690    noise_chan_B/r_noise_I_reg[5]_P_0
    SLICE_X65Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X65Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[5]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X65Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     8.668    noise_chan_B/r_noise_I_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.744ns (34.116%)  route 1.437ns (65.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.325     0.790 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.518     1.307    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y46         FDCE (Recov_fdce_C_CLR)     -0.609     8.403    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.876%)  route 1.685ns (70.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.299     0.764 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.766     1.530    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X60Y46         FDPE (Recov_fdpe_C_PRE)     -0.361     8.651    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.767ns (38.396%)  route 1.231ns (61.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.289     0.630 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.494     1.124    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.578     9.100    
                         clock uncertainty           -0.074     9.026    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.521     8.505    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.637ns (33.011%)  route 1.293ns (66.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.596     0.241    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.119     0.360 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.696     1.056    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y44         FDCE (Recov_fdce_C_CLR)     -0.527     8.500    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.575ns (33.798%)  route 1.126ns (66.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.119     0.421 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.407     0.828    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y45         FDCE (Recov_fdce_C_CLR)     -0.613     8.399    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.580ns (29.914%)  route 1.359ns (70.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.426 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.639     1.065    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X59Y43         FDPE (Recov_fdpe_C_PRE)     -0.359     8.653    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.854%)  route 1.363ns (70.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.574     0.157    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.281 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.789     1.069    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X62Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     8.668    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  7.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.059%)  route 0.355ns (62.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.131    -0.022    noise_chan_B/r_noise_I_reg[6]_P_0
    SLICE_X61Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[6]_P/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X61Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.572    noise_chan_B/r_noise_I_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.189ns (31.638%)  route 0.408ns (68.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.048    -0.175 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.011    noise_chan_B/r_noise_Q_reg[6]_C_0
    SLICE_X61Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[6]_C/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X61Y46         FDCE (Remov_fdce_C_CLR)     -0.154    -0.631    noise_chan_B/r_noise_Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.190ns (31.600%)  route 0.411ns (68.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.049    -0.124 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.139     0.015    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.159    -0.636    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.613%)  route 0.513ns (73.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.128 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.240     0.113    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X59Y43         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.572    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.213ns (31.524%)  route 0.463ns (68.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.049    -0.150 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.089    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X64Y44         FDCE (Remov_fdce_C_CLR)     -0.134    -0.630    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.249ns (33.941%)  route 0.485ns (66.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.296    -0.142    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.101    -0.041 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.147    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.865    -0.825    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.074    -0.497    
    SLICE_X64Y42         FDCE (Remov_fdce_C_CLR)     -0.129    -0.626    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.490%)  route 0.606ns (76.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.178 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.384     0.205    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X62Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.591    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.227ns (30.114%)  route 0.527ns (69.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.013 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.181     0.167    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X59Y46         FDCE (Remov_fdce_C_CLR)     -0.158    -0.635    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.226ns (26.518%)  route 0.626ns (73.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.098    -0.014 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.280     0.266    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X60Y46         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.548    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.185ns (20.386%)  route 0.723ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           0.434    -0.010    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.044     0.034 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.288     0.322    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X64Y45         FDCE (Remov_fdce_C_CLR)     -0.129    -0.625    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.608ns (23.699%)  route 1.958ns (76.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.152     0.909 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.784     1.693    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X64Y45         FDCE (Recov_fdce_C_CLR)     -0.521     8.507    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.773ns (29.338%)  route 1.862ns (70.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 f  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I0_O)        0.295     0.636 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.125     1.761    noise_chan_B/r_noise_I_reg[7]_P_0
    SLICE_X64Y43         FDPE                                         f  noise_chan_B/r_noise_I_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y43         FDPE                                         r  noise_chan_B/r_noise_I_reg[7]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X64Y43         FDPE (Recov_fdpe_C_PRE)     -0.361     8.667    noise_chan_B/r_noise_I_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.580ns (22.635%)  route 1.982ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.639    -0.873    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           1.173     0.757    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.124     0.881 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.809     1.690    noise_chan_B/r_noise_I_reg[5]_P_0
    SLICE_X65Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X65Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[5]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X65Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     8.669    noise_chan_B/r_noise_I_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.744ns (34.116%)  route 1.437ns (65.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.325     0.790 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.518     1.307    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.013    
    SLICE_X59Y46         FDCE (Recov_fdce_C_CLR)     -0.609     8.404    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.876%)  route 1.685ns (70.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.919     0.465    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.299     0.764 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.766     1.530    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.013    
    SLICE_X60Y46         FDPE (Recov_fdpe_C_PRE)     -0.361     8.652    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.767ns (38.396%)  route 1.231ns (61.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.736     0.341    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.289     0.630 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.494     1.124    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.578     9.100    
                         clock uncertainty           -0.074     9.027    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.521     8.506    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.637ns (33.011%)  route 1.293ns (66.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.596     0.241    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.119     0.360 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.696     1.056    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X64Y44         FDCE (Recov_fdce_C_CLR)     -0.527     8.501    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.575ns (33.798%)  route 1.126ns (66.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.119     0.421 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.407     0.828    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.013    
    SLICE_X59Y45         FDCE (Recov_fdce_C_CLR)     -0.613     8.400    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.580ns (29.914%)  route 1.359ns (70.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.720     0.302    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.426 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.639     1.065    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.518     8.523    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.013    
    SLICE_X59Y43         FDPE (Recov_fdpe_C_PRE)     -0.359     8.654    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.854%)  route 1.363ns (70.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.638    -0.874    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.574     0.157    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.281 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.789     1.069    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000    10.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         1.519     8.524    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X62Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     8.669    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  7.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.059%)  route 0.355ns (62.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 f  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.131    -0.022    noise_chan_B/r_noise_I_reg[6]_P_0
    SLICE_X61Y44         FDPE                                         f  noise_chan_B/r_noise_I_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y44         FDPE                                         r  noise_chan_B/r_noise_I_reg[6]_P/C
                         clock pessimism              0.274    -0.551    
    SLICE_X61Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    noise_chan_B/r_noise_I_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.189ns (31.638%)  route 0.408ns (68.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I1_O)        0.048    -0.175 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.011    noise_chan_B/r_noise_Q_reg[6]_C_0
    SLICE_X61Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X61Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[6]_C/C
                         clock pessimism              0.274    -0.551    
    SLICE_X61Y46         FDCE (Remov_fdce_C_CLR)     -0.154    -0.705    noise_chan_B/r_noise_Q_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.190ns (31.600%)  route 0.411ns (68.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.049    -0.124 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.139     0.015    noise_chan_B/r_noise_Q_reg[5]_C_1
    SLICE_X59Y45         FDCE                                         f  noise_chan_B/r_noise_Q_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y45         FDCE                                         r  noise_chan_B/r_noise_Q_reg[5]_C/C
                         clock pessimism              0.274    -0.551    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.159    -0.710    noise_chan_B/r_noise_Q_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.613%)  route 0.513ns (73.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[5]/Q
                         net (fo=8, routed)           0.273    -0.173    mod_scheme_B/r_mod_B_Q[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.128 f  mod_scheme_B/r_noise_Q_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.240     0.113    noise_chan_B/r_noise_Q_reg[5]_P_0
    SLICE_X59Y43         FDPE                                         f  noise_chan_B/r_noise_Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y43         FDPE                                         r  noise_chan_B/r_noise_Q_reg[5]_P/C
                         clock pessimism              0.274    -0.551    
    SLICE_X59Y43         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    noise_chan_B/r_noise_Q_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.213ns (31.524%)  route 0.463ns (68.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  mod_scheme_B/r_channel_I_reg[6]/Q
                         net (fo=6, routed)           0.223    -0.199    mod_scheme_B/r_mod_B_I[1]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.049    -0.150 f  mod_scheme_B/r_noise_I_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.239     0.089    noise_chan_B/r_noise_I_reg[6]_C_0
    SLICE_X64Y44         FDCE                                         f  noise_chan_B/r_noise_I_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y44         FDCE                                         r  noise_chan_B/r_noise_I_reg[6]_C/C
                         clock pessimism              0.253    -0.570    
    SLICE_X64Y44         FDCE (Remov_fdce_C_CLR)     -0.134    -0.704    noise_chan_B/r_noise_I_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.249ns (33.941%)  route 0.485ns (66.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X64Y46         FDRE                                         r  mod_scheme_B/r_channel_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  mod_scheme_B/r_channel_I_reg[7]/Q
                         net (fo=5, routed)           0.296    -0.142    mod_scheme_B/r_mod_B_I[2]
    SLICE_X65Y43         LUT2 (Prop_lut2_I1_O)        0.101    -0.041 f  mod_scheme_B/r_noise_I_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.147    noise_chan_B/r_noise_I_reg[7]_C_0
    SLICE_X64Y42         FDCE                                         f  noise_chan_B/r_noise_I_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.865    -0.825    noise_chan_B/clk_out1
    SLICE_X64Y42         FDCE                                         r  noise_chan_B/r_noise_I_reg[7]_C/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y42         FDCE (Remov_fdce_C_CLR)     -0.129    -0.700    noise_chan_B/r_noise_I_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.490%)  route 0.606ns (76.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  mod_scheme_B/r_channel_Q_reg[6]/Q
                         net (fo=6, routed)           0.222    -0.223    mod_scheme_B/r_mod_B_Q[1]
    SLICE_X63Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.178 f  mod_scheme_B/r_noise_Q_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.384     0.205    noise_chan_B/r_noise_Q_reg[6]_P_0
    SLICE_X62Y45         FDPE                                         f  noise_chan_B/r_noise_Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X62Y45         FDPE                                         r  noise_chan_B/r_noise_Q_reg[6]_P/C
                         clock pessimism              0.253    -0.570    
    SLICE_X62Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.665    noise_chan_B/r_noise_Q_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.227ns (30.114%)  route 0.527ns (69.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.099    -0.013 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.181     0.167    noise_chan_B/r_noise_Q_reg[7]_C_0
    SLICE_X59Y46         FDCE                                         f  noise_chan_B/r_noise_Q_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X59Y46         FDCE                                         r  noise_chan_B/r_noise_Q_reg[7]_C/C
                         clock pessimism              0.274    -0.551    
    SLICE_X59Y46         FDCE (Remov_fdce_C_CLR)     -0.158    -0.709    noise_chan_B/r_noise_Q_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_Q_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.226ns (26.518%)  route 0.626ns (73.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.595    -0.586    mod_scheme_B/i_Clk
    SLICE_X63Y46         FDRE                                         r  mod_scheme_B/r_channel_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.458 f  mod_scheme_B/r_channel_Q_reg[7]/Q
                         net (fo=5, routed)           0.346    -0.112    mod_scheme_B/r_mod_B_Q[2]
    SLICE_X60Y46         LUT2 (Prop_lut2_I0_O)        0.098    -0.014 f  mod_scheme_B/r_noise_Q_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.280     0.266    noise_chan_B/r_noise_Q_reg[7]_P_0
    SLICE_X60Y46         FDPE                                         f  noise_chan_B/r_noise_Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.864    -0.826    noise_chan_B/clk_out1
    SLICE_X60Y46         FDPE                                         r  noise_chan_B/r_noise_Q_reg[7]_P/C
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y46         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.622    noise_chan_B/r_noise_Q_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 mod_scheme_B/r_channel_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noise_chan_B/r_noise_I_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.185ns (20.386%)  route 0.723ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.596    -0.585    mod_scheme_B/i_Clk
    SLICE_X63Y47         FDRE                                         r  mod_scheme_B/r_channel_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mod_scheme_B/r_channel_I_reg[5]/Q
                         net (fo=8, routed)           0.434    -0.010    mod_scheme_B/r_mod_B_I[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.044     0.034 f  mod_scheme_B/r_noise_I_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.288     0.322    noise_chan_B/r_noise_I_reg[5]_C_1
    SLICE_X64Y45         FDCE                                         f  noise_chan_B/r_noise_I_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100MHZ (IN)
                         net (fo=0)                   0.000     0.000    system_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system_DCM/inst/clkout1_buf/O
                         net (fo=563, routed)         0.866    -0.824    noise_chan_B/clk_out1
    SLICE_X64Y45         FDCE                                         r  noise_chan_B/r_noise_I_reg[5]_C/C
                         clock pessimism              0.253    -0.570    
    SLICE_X64Y45         FDCE (Remov_fdce_C_CLR)     -0.129    -0.699    noise_chan_B/r_noise_I_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  1.022    





