var g_data = {"19":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U/abv_timer_module","l":"Verilog","sn":149,"ln":61,"du":{"n":"work.abv_timer","s":13,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"HDL_DUT_U","s":17,"b":1},{"n":"abv_timer_module","s":19,"z":1}],"loc":{"cp":72.14,"data":{"d":[12,11,1],"a":[19,10,1]}}},"17":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U","l":"VHDL","sn":149,"ln":42,"du":{"n":"work.timer(rtl)","s":12,"b":0},"bc":[{"n":"top","s":15,"b":1},{"n":"HDL_DUT_U","s":17,"z":1}],"children":[{"n":"abv_timer_module","id":19,"zf":1,"tc":72.14,"d":91.66,"a":52.63}],"rec":{"cp":72.14,"data":{"d":[12,11],"a":[19,10]}}},"15":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":149,"ln":0,"du":{"n":"work.top","s":10,"b":0},"bc":[{"n":"top","s":15,"z":1}],"children":[{"n":"HDL_DUT_U","id":17,"zf":1,"tc":72.14,"d":91.66,"a":52.63}],"rec":{"cp":72.14,"data":{"d":[12,11],"a":[19,10]}}},"22":{"st":"inst","pa":0,"n":"/sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":0,"du":{"n":"work.sv_timer_t_agent_pkg","s":5,"b":1},"bc":[{"n":"sv_timer_t_agent_pkg","s":22,"z":1}],"loc":{"cp":52.34,"data":{"gb":[173,49,1],"cvpc":[12,1],"g":[1,52.34,1]}}},"13":{"st":"du","pa":0,"n":"work.abv_timer","l":"Verilog","sn":151,"ln":5,"one_inst":19,"loc":{"cp":72.14,"data":{"d":[12,11,1],"a":[19,10,1]}}},"5":{"st":"du","pa":0,"n":"work.sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":1,"one_inst":22,"loc":{"cp":52.34,"data":{"gb":[173,49,1],"cvpc":[12,1],"g":[1,52.34,1]}}}};
processSummaryData(g_data);