INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/network.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_layer2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/neuron_layer3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_layer3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/new/network_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_tb
