# LiteX Nexys4 DDR - Project Consolidated

## ğŸ“ Single Source of Truth

**All project files are now in one place:**
```
/media/sf_Final_Project/litex-nexys4ddr/
```

**Windows UNC path (from your Windows machine):**
```
\\vboxsrv\sf_Final_Project\litex-nexys4ddr\
```

---

## ğŸ“‚ Directory Structure

```
litex-nexys4ddr/
â”œâ”€â”€ build/                          # Build outputs (BIOS, gateware, etc.)
â”‚   â”œâ”€â”€ gateware/                  # Vivado/synthesis files
â”‚   â”‚   â”œâ”€â”€ digilent_nexys4ddr.v   # Top-level Verilog
â”‚   â”‚   â”œâ”€â”€ digilent_nexys4ddr.xdc # Constraints
â”‚   â”‚   â”œâ”€â”€ digilent_nexys4ddr.tcl # Vivado build script (with relative paths)
â”‚   â”‚   â”œâ”€â”€ digilent_nexys4ddr_rom.init  # BIOS bitstream (53 KB)
â”‚   â”‚   â””â”€â”€ csr.{csv,json}         # Register definitions
â”‚   â””â”€â”€ software/                  # Compiled software/BIOS
â”‚       â”œâ”€â”€ bios/                  # LiteX BIOS
â”‚       â””â”€â”€ include/generated/     # Generated C headers
â”‚
â”œâ”€â”€ hw/                             # Hardware source
â”‚   â””â”€â”€ build_soc.py              # LiteX SoC builder
â”‚
â”œâ”€â”€ scripts/                        # Build and utility scripts
â”‚   â”œâ”€â”€ build.sh                  # NEW: Simplified build script
â”‚   â”œâ”€â”€ build_hw.sh               # OLD: Complex version (deprecated)
â”‚   â””â”€â”€ check_tcl_paths.sh        # Validate Windows portability
â”‚
â”œâ”€â”€ docs/                           # Documentation
â””â”€â”€ README.md                       # Project info
```

---

## ğŸ› ï¸ Building from Ubuntu VM

**From within the shared folder:**

```bash
cd /media/sf_Final_Project/litex-nexys4ddr
bash scripts/build.sh
```

**OR from original home location (also works):**

```bash
cd /home/yonatang/Final_Project/litex-nexys4ddr
bash scripts/build.sh
```

Both work because the script locates the `.venv` automatically.

---

## ğŸªŸ Building from Windows

**Step 1: Open PowerShell and navigate to gateware**

```powershell
cd "\\vboxsrv\sf_Final_Project\litex-nexys4ddr\build\gateware"
```

**Step 2: Run Vivado**

```powershell
vivado -mode batch -source digilent_nexys4ddr.tcl
```

**Step 3: Output**

```
digilent_nexys4ddr.bit  # Bitstream (ready to program)
```

---

## âœ… Current Status

- **BIOS**: âœ… Compiled (23.26 KiB)
- **Gateware**: âœ… Generated (Verilog + constraints)
- **Paths**: âœ… Windows-portable (relative paths)
- **Bitstream**: â³ Ready for Vivado synthesis

---

## ğŸ“ What Changed

| Before | After |
|--------|-------|
| Project in `/home/yonatang/Final_Project/litex-nexys4ddr/` | âœ… Now in shared folder |
| Build outputs in random shared folders | âœ… All in `./build/` relative to project |
| Complex shared folder detection logic | âœ… Simplified to relative paths |
| Multiple `build_hw.sh` variants | âœ… Single `build.sh` |

---

## ğŸš€ Next Steps

1. **Run Vivado on Windows** to generate bitstream
2. **Program the FPGA** with resulting `.bit` file
3. **Test with PuTTY** at 115200 8-N-1

---

**Consolidated:** 2026-02-11  
**Status**: Ready for deployment
