{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685520635607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685520635618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 15:10:35 2023 " "Processing started: Wed May 31 15:10:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685520635618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685520635618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685520635619 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1685520636580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read.bdf 1 1 " "Found 1 design units, including 1 entities, in source file read.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Read " "Found entity 1: Read" {  } { { "Read.bdf" "" { Schematic "D:/TKLLS/LAB4/Read.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.v" "" { Text "D:/TKLLS/LAB4/MUX4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "D:/TKLLS/LAB4/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regout.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regout.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGOUT " "Found entity 1: REGOUT" {  } { { "REGOUT.bdf" "" { Schematic "D:/TKLLS/LAB4/REGOUT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "D:/TKLLS/LAB4/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB4 " "Found entity 1: LAB4" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.bdf" "" { Schematic "D:/TKLLS/LAB4/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "D:/TKLLS/LAB4/lpm_mux2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520636781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB4 " "Elaborating entity \"LAB4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685520636895 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q " "Converted elements in bus name \"Q\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[0\] Q0 " "Converted element name(s) from \"Q\[0\]\" to \"Q0\"" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 144 912 968 160 "Q\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520636910 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1\] Q1 " "Converted element name(s) from \"Q\[1\]\" to \"Q1\"" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 112 896 968 128 "Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520636910 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1..0\] Q1..0 " "Converted element name(s) from \"Q\[1..0\]\" to \"Q1..0\"" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 104 992 1004 144 "Q\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520636910 ""}  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 144 912 968 160 "Q\[0\]" "" } { 112 896 968 128 "Q\[1\]" "" } { 104 992 1004 144 "Q\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1685520636910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst " "Elaborating entity \"Control\" for hierarchy \"Control:inst\"" {  } { { "LAB4.bdf" "inst" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 168 664 824 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520636927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.bdf 1 1 " "Using design file datapath.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.bdf" "" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520636944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520636944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst4 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst4\"" {  } { { "LAB4.bdf" "inst4" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 160 1152 1360 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520636945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst4\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst4\|BUSMUX:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 368 664 776 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520636972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst4\|BUSMUX:inst " "Elaborated megafunction instantiation \"Datapath:inst4\|BUSMUX:inst\"" {  } { { "datapath.bdf" "" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 368 664 776 456 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685520636978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst4\|BUSMUX:inst " "Instantiated megafunction \"Datapath:inst4\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520636979 ""}  } { { "datapath.bdf" "" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 368 664 776 456 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685520636979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst4\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst4\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:inst4\|BUSMUX:inst\|lpm_mux:\$00000 Datapath:inst4\|BUSMUX:inst " "Elaborated megafunction instantiation \"Datapath:inst4\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Datapath:inst4\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "datapath.bdf" "" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 368 664 776 456 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "D:/TKLLS/LAB4/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520637084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_boc Datapath:inst4\|BUSMUX:inst\|lpm_mux:\$00000\|mux_boc:auto_generated " "Elaborating entity \"mux_boc\" for hierarchy \"Datapath:inst4\|BUSMUX:inst\|lpm_mux:\$00000\|mux_boc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637086 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftl.bdf 1 1 " "Using design file shiftl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftL " "Found entity 1: ShiftL" {  } { { "shiftl.bdf" "" { Schematic "D:/TKLLS/LAB4/shiftl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftl Datapath:inst4\|shiftl:inst12 " "Elaborating entity \"shiftl\" for hierarchy \"Datapath:inst4\|shiftl:inst12\"" {  } { { "datapath.bdf" "inst12" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 464 1272 1408 560 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9 " "Elaborating entity \"lpm_mux1\" for hierarchy \"Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\"" {  } { { "shiftl.bdf" "inst9" { Schematic "D:/TKLLS/LAB4/shiftl.bdf" { { 648 1336 1448 728 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "LPM_MUX_component" { Text "D:/TKLLS/LAB4/lpm_mux1.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "" { Text "D:/TKLLS/LAB4/lpm_mux1.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685520637118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637118 ""}  } { { "lpm_mux1.v" "" { Text "D:/TKLLS/LAB4/lpm_mux1.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685520637118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "D:/TKLLS/LAB4/db/mux_omc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520637197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component\|mux_omc:auto_generated " "Elaborating entity \"mux_omc\" for hierarchy \"Datapath:inst4\|shiftl:inst12\|lpm_mux1:inst9\|lpm_mux:LPM_MUX_component\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/TKLLS/LAB4/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst4\|ALU:inst9 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst4\|ALU:inst9\"" {  } { { "datapath.bdf" "inst9" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 464 1016 1160 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16bit.bdf 1 1 " "Using design file mux16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX16bit " "Found entity 1: MUX16bit" {  } { { "mux16bit.bdf" "" { Schematic "D:/TKLLS/LAB4/mux16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16bit Datapath:inst4\|ALU:inst9\|MUX16bit:inst14 " "Elaborating entity \"MUX16bit\" for hierarchy \"Datapath:inst4\|ALU:inst9\|MUX16bit:inst14\"" {  } { { "alu.bdf" "inst14" { Schematic "D:/TKLLS/LAB4/alu.bdf" { { 928 888 984 1072 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mx.bdf 1 1 " "Using design file mx.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mx " "Found entity 1: mx" {  } { { "mx.bdf" "" { Schematic "D:/TKLLS/LAB4/mx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx Datapath:inst4\|ALU:inst9\|MUX16bit:inst14\|mx:inst " "Elaborating entity \"mx\" for hierarchy \"Datapath:inst4\|ALU:inst9\|MUX16bit:inst14\|mx:inst\"" {  } { { "mux16bit.bdf" "inst" { Schematic "D:/TKLLS/LAB4/mux16bit.bdf" { { 392 1312 1408 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acongb.bdf 1 1 " "Using design file acongb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AcongB " "Found entity 1: AcongB" {  } { { "acongb.bdf" "" { Schematic "D:/TKLLS/LAB4/acongb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AcongB Datapath:inst4\|ALU:inst9\|AcongB:inst7 " "Elaborating entity \"AcongB\" for hierarchy \"Datapath:inst4\|ALU:inst9\|AcongB:inst7\"" {  } { { "alu.bdf" "inst7" { Schematic "D:/TKLLS/LAB4/alu.bdf" { { 544 1048 1144 688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637473 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a.bdf 1 1 " "Using design file a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "a.bdf" "" { Schematic "D:/TKLLS/LAB4/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A Datapath:inst4\|ALU:inst9\|AcongB:inst7\|A:inst1 " "Elaborating entity \"A\" for hierarchy \"Datapath:inst4\|ALU:inst9\|AcongB:inst7\|A:inst1\"" {  } { { "acongb.bdf" "inst1" { Schematic "D:/TKLLS/LAB4/acongb.bdf" { { 680 1208 1304 776 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b.bdf 1 1 " "Using design file b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "b.bdf" "" { Schematic "D:/TKLLS/LAB4/b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B Datapath:inst4\|ALU:inst9\|AcongB:inst7\|B:inst8 " "Elaborating entity \"B\" for hierarchy \"Datapath:inst4\|ALU:inst9\|AcongB:inst7\|B:inst8\"" {  } { { "acongb.bdf" "inst8" { Schematic "D:/TKLLS/LAB4/acongb.bdf" { { 680 2888 2984 776 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "atrub.bdf 1 1 " "Using design file atrub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AtruB " "Found entity 1: AtruB" {  } { { "atrub.bdf" "" { Schematic "D:/TKLLS/LAB4/atrub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AtruB Datapath:inst4\|ALU:inst9\|AtruB:inst10 " "Elaborating entity \"AtruB\" for hierarchy \"Datapath:inst4\|ALU:inst9\|AtruB:inst10\"" {  } { { "alu.bdf" "inst10" { Schematic "D:/TKLLS/LAB4/alu.bdf" { { 544 936 1032 688 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acong.bdf 1 1 " "Using design file acong.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Acong " "Found entity 1: Acong" {  } { { "acong.bdf" "" { Schematic "D:/TKLLS/LAB4/acong.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acong Datapath:inst4\|ALU:inst9\|Acong:inst11 " "Elaborating entity \"Acong\" for hierarchy \"Datapath:inst4\|ALU:inst9\|Acong:inst11\"" {  } { { "alu.bdf" "inst11" { Schematic "D:/TKLLS/LAB4/alu.bdf" { { 544 824 920 688 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andd.bdf 1 1 " "Using design file andd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ANDD " "Found entity 1: ANDD" {  } { { "andd.bdf" "" { Schematic "D:/TKLLS/LAB4/andd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDD Datapath:inst4\|ALU:inst9\|ANDD:inst " "Elaborating entity \"ANDD\" for hierarchy \"Datapath:inst4\|ALU:inst9\|ANDD:inst\"" {  } { { "alu.bdf" "inst" { Schematic "D:/TKLLS/LAB4/alu.bdf" { { 544 712 808 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.bdf 1 1 " "Using design file register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath:inst4\|Register_File:inst3 " "Elaborating entity \"Register_File\" for hierarchy \"Datapath:inst4\|Register_File:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 464 800 968 656 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst " "Elaborating entity \"lpm_mux0\" for hierarchy \"Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\"" {  } { { "register_file.bdf" "inst" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 136 992 1136 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux0.v" "LPM_MUX_component" { Text "D:/TKLLS/LAB4/lpm_mux0.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux0.v" "" { Text "D:/TKLLS/LAB4/lpm_mux0.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685520637755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637756 ""}  } { { "lpm_mux0.v" "" { Text "D:/TKLLS/LAB4/lpm_mux0.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685520637756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/TKLLS/LAB4/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520637844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_joc Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_joc:auto_generated " "Elaborating entity \"mux_joc\" for hierarchy \"Datapath:inst4\|Register_File:inst3\|lpm_mux0:inst\|lpm_mux:LPM_MUX_component\|mux_joc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "register.bdf" "" { Schematic "D:/TKLLS/LAB4/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER Datapath:inst4\|Register_File:inst3\|REGISTER:inst11 " "Elaborating entity \"REGISTER\" for hierarchy \"Datapath:inst4\|Register_File:inst3\|REGISTER:inst11\"" {  } { { "register_file.bdf" "inst11" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 144 632 784 464 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Datapath:inst4\|Register_File:inst3\|REGISTER:inst11\|BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"Datapath:inst4\|Register_File:inst3\|REGISTER:inst11\|BUSMUX:inst13\"" {  } { { "register.bdf" "inst13" { Schematic "D:/TKLLS/LAB4/register.bdf" { { 560 496 608 648 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst4\|Register_File:inst3\|REGISTER:inst11\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"Datapath:inst4\|Register_File:inst3\|REGISTER:inst11\|BUSMUX:inst13\"" {  } { { "register.bdf" "" { Schematic "D:/TKLLS/LAB4/register.bdf" { { 560 496 608 648 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685520637875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst4\|Register_File:inst3\|REGISTER:inst11\|BUSMUX:inst13 " "Instantiated megafunction \"Datapath:inst4\|Register_File:inst3\|REGISTER:inst11\|BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637875 ""}  } { { "register.bdf" "" { Schematic "D:/TKLLS/LAB4/register.bdf" { { 560 496 608 648 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685520637875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2_4we.bdf 1 1 " "Using design file 2_4we.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_4WE " "Found entity 1: 2_4WE" {  } { { "2_4we.bdf" "" { Schematic "D:/TKLLS/LAB4/2_4we.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520637962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685520637962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_4WE Datapath:inst4\|Register_File:inst3\|2_4WE:inst9 " "Elaborating entity \"2_4WE\" for hierarchy \"Datapath:inst4\|Register_File:inst3\|2_4WE:inst9\"" {  } { { "register_file.bdf" "inst9" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 144 408 504 336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGOUT Datapath:inst4\|REGOUT:inst11 " "Elaborating entity \"REGOUT\" for hierarchy \"Datapath:inst4\|REGOUT:inst11\"" {  } { { "datapath.bdf" "inst11" { Schematic "D:/TKLLS/LAB4/datapath.bdf" { { 448 1552 1744 544 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst1 " "Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst1\"" {  } { { "LAB4.bdf" "inst1" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { -8 920 1064 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "LPM_MUX_component" { Text "D:/TKLLS/LAB4/lpm_mux2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520637999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux2:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "" { Text "D:/TKLLS/LAB4/lpm_mux2.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685520638000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux2:inst1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520638000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520638000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520638000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520638000 ""}  } { { "lpm_mux2.v" "" { Text "D:/TKLLS/LAB4/lpm_mux2.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1685520638000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rmc " "Found entity 1: mux_rmc" {  } { { "db/mux_rmc.tdf" "" { Text "D:/TKLLS/LAB4/db/mux_rmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685520638091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685520638091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rmc lpm_mux2:inst1\|lpm_mux:LPM_MUX_component\|mux_rmc:auto_generated " "Elaborating entity \"mux_rmc\" for hierarchy \"lpm_mux2:inst1\|lpm_mux:LPM_MUX_component\|mux_rmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685520638094 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst2\[3\] " "Converted tri-state buffer \"inst2\[3\]\" feeding internal logic into a wire" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 40 1080 1128 72 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst2\[2\] " "Converted tri-state buffer \"inst2\[2\]\" feeding internal logic into a wire" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 40 1080 1128 72 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst2\[1\] " "Converted tri-state buffer \"inst2\[1\]\" feeding internal logic into a wire" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 40 1080 1128 72 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst2\[0\] " "Converted tri-state buffer \"inst2\[0\]\" feeding internal logic into a wire" {  } { { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 40 1080 1128 72 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[15\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[15\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[14\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[14\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[13\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[13\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[12\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[12\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[11\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[11\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[10\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[10\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[9\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[9\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[8\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[8\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[7\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[7\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[6\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[6\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[5\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[5\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[4\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[4\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[3\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[3\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[2\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[2\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[1\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[1\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst2\[0\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst2\[0\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 216 1168 1216 248 "inst2" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[15\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[15\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[14\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[14\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[13\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[13\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[12\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[12\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[11\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[11\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[10\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[10\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[9\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[9\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[8\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[8\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[7\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[7\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[6\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[6\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[5\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[5\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[4\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[4\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[3\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[3\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[2\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[2\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[1\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[1\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst4\|Register_File:inst3\|inst3\[0\] " "Converted tri-state buffer \"Datapath:inst4\|Register_File:inst3\|inst3\[0\]\" feeding internal logic into a wire" {  } { { "register_file.bdf" "" { Schematic "D:/TKLLS/LAB4/register_file.bdf" { { 432 1176 1224 464 "inst3" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685520638706 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1685520638706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685520641343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685520641343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "469 " "Implemented 469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685520641444 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685520641444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "398 " "Implemented 398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685520641444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685520641444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685520641476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 15:10:41 2023 " "Processing ended: Wed May 31 15:10:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685520641476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685520641476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685520641476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685520641476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685520643080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685520643082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 15:10:42 2023 " "Processing started: Wed May 31 15:10:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685520643082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685520643082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685520643082 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685520643321 ""}
{ "Info" "0" "" "Project  = LAB4" {  } {  } 0 0 "Project  = LAB4" 0 0 "Fitter" 0 0 1685520643322 ""}
{ "Info" "0" "" "Revision = LAB4" {  } {  } 0 0 "Revision = LAB4" 0 0 "Fitter" 0 0 1685520643322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1685520643459 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB4 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LAB4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685520643473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685520643534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685520643535 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685520643722 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685520643739 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685520644444 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685520644444 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685520644444 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685520644457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 840 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685520644457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685520644457 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685520644457 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 71 " "No exact pin location assignment(s) for 32 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 200 1432 1608 216 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[15\] " "Pin RESULT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[15] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[14\] " "Pin RESULT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[14] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[13\] " "Pin RESULT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[13] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[12\] " "Pin RESULT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[12] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[11\] " "Pin RESULT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[11] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[10\] " "Pin RESULT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[10] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[9\] " "Pin RESULT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[9] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[8\] " "Pin RESULT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[8] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[7\] " "Pin RESULT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[7] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[6\] " "Pin RESULT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[6] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[5\] " "Pin RESULT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[5] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[4\] " "Pin RESULT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[4] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[3\] " "Pin RESULT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[3] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[2\] " "Pin RESULT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[2] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[1\] " "Pin RESULT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[1] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[0\] " "Pin RESULT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESULT[0] } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 184 1432 1608 200 "RESULT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685520644603 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1685520644603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB4.sdc " "Synopsys Design Constraints File file not found: 'LAB4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685520644802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685520644804 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685520644816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node CLK (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685520644844 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 568 368 536 584 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685520644844 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node RESET (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685520644845 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "LAB4.bdf" "" { Schematic "D:/TKLLS/LAB4/LAB4.bdf" { { 224 376 544 240 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKLLS/LAB4/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685520644845 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685520644951 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685520644952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685520644953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685520644955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685520644957 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685520644958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685520644958 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685520644959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685520644981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1685520644983 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685520644983 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1685520644990 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1685520644990 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1685520644990 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 59 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 38 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 52 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685520644992 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1685520644992 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1685520644992 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685520645024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685520647029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685520647244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685520647257 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685520649263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685520649264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685520649389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "D:/TKLLS/LAB4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1685520651083 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685520651083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685520652267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1685520652270 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685520652270 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1685520652292 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685520652297 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "52 " "Found 52 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[15\] 0 " "Pin \"OUTPUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[14\] 0 " "Pin \"OUTPUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[13\] 0 " "Pin \"OUTPUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[12\] 0 " "Pin \"OUTPUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[11\] 0 " "Pin \"OUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[10\] 0 " "Pin \"OUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[9\] 0 " "Pin \"OUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[8\] 0 " "Pin \"OUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[7\] 0 " "Pin \"OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[6\] 0 " "Pin \"OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[5\] 0 " "Pin \"OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[4\] 0 " "Pin \"OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[3\] 0 " "Pin \"OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[2\] 0 " "Pin \"OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[1\] 0 " "Pin \"OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[0\] 0 " "Pin \"OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[15\] 0 " "Pin \"A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[14\] 0 " "Pin \"A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[13\] 0 " "Pin \"A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[12\] 0 " "Pin \"A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[11\] 0 " "Pin \"A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[10\] 0 " "Pin \"A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[9\] 0 " "Pin \"A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[8\] 0 " "Pin \"A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[15\] 0 " "Pin \"RESULT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[14\] 0 " "Pin \"RESULT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[13\] 0 " "Pin \"RESULT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[12\] 0 " "Pin \"RESULT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[11\] 0 " "Pin \"RESULT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[10\] 0 " "Pin \"RESULT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[9\] 0 " "Pin \"RESULT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[8\] 0 " "Pin \"RESULT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[7\] 0 " "Pin \"RESULT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[6\] 0 " "Pin \"RESULT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[5\] 0 " "Pin \"RESULT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[4\] 0 " "Pin \"RESULT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[3\] 0 " "Pin \"RESULT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[2\] 0 " "Pin \"RESULT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[1\] 0 " "Pin \"RESULT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[0\] 0 " "Pin \"RESULT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1685520652306 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1685520652306 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685520652542 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685520652570 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685520652807 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685520653267 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1685520653417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TKLLS/LAB4/output_files/LAB4.fit.smsg " "Generated suppressed messages file D:/TKLLS/LAB4/output_files/LAB4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685520653608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685520653925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 15:10:53 2023 " "Processing ended: Wed May 31 15:10:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685520653925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685520653925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685520653925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685520653925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685520655318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685520655318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 15:10:55 2023 " "Processing started: Wed May 31 15:10:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685520655318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685520655318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685520655319 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685520656638 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685520656689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685520657232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 15:10:57 2023 " "Processing ended: Wed May 31 15:10:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685520657232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685520657232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685520657232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685520657232 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685520657977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685520658773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685520658773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 15:10:58 2023 " "Processing started: Wed May 31 15:10:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685520658773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685520658773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB4 -c LAB4 " "Command: quartus_sta LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685520658774 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1685520658903 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1685520659055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685520659092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685520659092 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB4.sdc " "Synopsys Design Constraints File file not found: 'LAB4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1685520659219 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1685520659220 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659224 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659224 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1685520659228 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1685520659239 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685520659246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.778 " "Worst-case setup slack is -9.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.778      -923.922 CLK  " "   -9.778      -923.922 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685520659248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK  " "    0.391         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685520659250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685520659253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685520659255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -117.222 CLK  " "   -1.222      -117.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685520659256 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1685520659304 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1685520659305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685520659320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.680 " "Worst-case setup slack is -3.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.680      -339.019 CLK  " "   -3.680      -339.019 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685520659323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685520659326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685520659328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685520659330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -117.222 CLK  " "   -1.222      -117.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685520659333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685520659333 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1685520659384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685520659418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685520659420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685520659484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 15:10:59 2023 " "Processing ended: Wed May 31 15:10:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685520659484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685520659484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685520659484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685520659484 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685520660122 ""}
