# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 6 7 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 5 3
CPU 9 8 0
CPU 9 9 1
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
# CONTEXT CPU 2 10
CPU 10 5 3
BLOCK 11 9
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
CPU 11 11 2
# CONTEXT CPU 3 11
UNBLOCK 12 5
UNBLOCK 12 9
CPU 12 10 0
CPU 12 12 1
CPU 12 11 2
CPU 12 13 3
CPU 13 10 0
CPU 13 12 1
CPU 13 11 2
# CONTEXT CPU 3 13
BLOCK 14 10
BLOCK 14 12
BLOCK 14 11
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 14 3
BLOCK 15 14
UNBLOCK 15 10
UNBLOCK 15 11
UNBLOCK 15 12
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
CPU 17 1 0
CPU 17 3 1
CPU 17 0 2
# CONTEXT CPU 3 17
CPU 18 1 0
CPU 18 3 1
CPU 18 0 2
CPU 18 2 3
CPU 19 1 0
CPU 19 3 1
CPU 19 0 2
CPU 19 2 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 0 2
CPU 20 2 3
EXIT 21 0 2
EXIT 21 2 3
CPU 21 6 0
CPU 21 4 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
BLOCK 22 4
CPU 22 6 0
# CONTEXT CPU 1 22
CPU 22 7 2
# CONTEXT CPU 3 22
BLOCK 23 6
UNBLOCK 23 4
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23 7 2
# CONTEXT CPU 3 23
UNBLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 7 2
CPU 24 8 3
BLOCK 25 7
# CONTEXT CPU 0 25
CPU 25 5 1
# CONTEXT CPU 2 25
CPU 25 8 3
UNBLOCK 26 7
CPU 26 9 0
CPU 26 5 1
# CONTEXT CPU 2 26
CPU 26 8 3
CPU 27 9 0
CPU 27 5 1
# CONTEXT CPU 2 27
CPU 27 8 3
EXIT 28 5 1
CPU 28 9 0
# CONTEXT CPU 1 28
CPU 28 13 2
CPU 28 8 3
BLOCK 29 8
CPU 29 9 0
# CONTEXT CPU 1 29
CPU 29 13 2
# CONTEXT CPU 3 29
BLOCK 30 13
UNBLOCK 30 8
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 13
# CONTEXT CPU 0 31
CPU 31 10 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
# CONTEXT CPU 0 32
CPU 32 10 1
# CONTEXT CPU 2 32
CPU 32 11 3
BLOCK 33 10
CPU 33 12 0
# CONTEXT CPU 1 33
CPU 33 14 2
CPU 33 11 3
BLOCK 34 12
BLOCK 34 14
BLOCK 34 11
UNBLOCK 34 10
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
UNBLOCK 35 11
UNBLOCK 35 12
UNBLOCK 35 14
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
# CONTEXT CPU 0 36
CPU 36 1 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 3 0
CPU 37 1 1
CPU 37 4 2
CPU 37 6 3
CPU 38 3 0
CPU 38 1 1
CPU 38 4 2
CPU 38 6 3
CPU 39 3 0
CPU 39 1 1
CPU 39 4 2
CPU 39 6 3
EXIT 40 3 0
EXIT 40 1 1
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 4 2
# CONTEXT CPU 3 40
EXIT 41 4 2
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42 13 2
# CONTEXT CPU 3 42
CPU 43 7 0
CPU 43 8 1
CPU 43 13 2
CPU 43 9 3
BLOCK 44 13
CPU 44 7 0
CPU 44 8 1
# CONTEXT CPU 2 44
CPU 44 9 3
BLOCK 45 9
UNBLOCK 45 13
CPU 45 7 0
CPU 45 8 1
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
EXIT 46 8 1
UNBLOCK 46 9
CPU 46 7 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 11 3
EXIT 47 7 0
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
CPU 47 10 2
CPU 47 11 3
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
CPU 48 10 2
CPU 48 11 3
# CONTEXT CPU 0 49
CPU 49 12 1
CPU 49 10 2
CPU 49 11 3
BLOCK 50 12
EXIT 50 11 3
CPU 50 14 0
# CONTEXT CPU 1 50
CPU 50 10 2
# CONTEXT CPU 3 50
BLOCK 51 14
EXIT 51 10 2
UNBLOCK 51 12
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
UNBLOCK 52 14
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
CPU 53 6 1
# CONTEXT CPU 2 53
CPU 53 13 3
BLOCK 54 13
CPU 54 9 0
CPU 54 6 1
CPU 54 12 2
# CONTEXT CPU 3 54
EXIT 55 9 0
UNBLOCK 55 13
# CONTEXT CPU 0 55
CPU 55 6 1
CPU 55 12 2
# CONTEXT CPU 3 55
EXIT 56 6 1
BLOCK 56 12
# CONTEXT CPU 0 56
CPU 56 -1 1
CPU 56 -1 2
# CONTEXT CPU 3 56
UNBLOCK 57 12
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 -1 2
CPU 57 14 3
BLOCK 58 14
CPU 58 13 0
# CONTEXT CPU 1 58
CPU 58 -1 2
CPU 58 -1 3
BLOCK 59 13
UNBLOCK 59 14
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
CPU 59 -1 2
CPU 59 -1 3
UNBLOCK 60 13
# CONTEXT CPU 0 60
CPU 60 12 1
# CONTEXT CPU 2 60
CPU 60 -1 3
# CONTEXT CPU 0 61
CPU 61 12 1
# CONTEXT CPU 2 61
CPU 61 -1 3
CPU 62 14 0
CPU 62 12 1
# CONTEXT CPU 2 62
CPU 62 -1 3
BLOCK 63 14
EXIT 63 12 1
CPU 63 -1 0
CPU 63 -1 1
CPU 63 13 2
CPU 63 -1 3
UNBLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 13 2
CPU 64 -1 3
EXIT 65 13 2
CPU 65 14 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75 14 0
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
