

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24'
================================================================
* Date:           Thu Dec 18 23:21:06 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.230 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      259|      259|  2.590 us|  2.590 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |      257|      257|         3|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.02ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten20"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 10 [1/1] (1.02ns)   --->   "%store_ln17 = store i5 0, i5 %y" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 10 'store' 'store_ln17' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 11 [1/1] (1.02ns)   --->   "%store_ln18 = store i5 0, i5 %x" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 11 'store' 'store_ln18' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i360"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i9 %indvar_flatten20" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 13 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.40ns)   --->   "%icmp_ln17 = icmp_eq  i9 %indvar_flatten20_load, i9 256" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 14 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.40ns)   --->   "%add_ln17 = add i9 %indvar_flatten20_load, i9 1" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 15 'add' 'add_ln17' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc37.i363, void %_Z21downsample2x_32_to_16PA32_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit364.exitStub" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 16 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 17 'load' 'x_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 18 'load' 'y_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.33ns)   --->   "%add_ln17_1 = add i5 %y_load, i5 1" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 19 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.33ns)   --->   "%icmp_ln18 = icmp_eq  i5 %x_load, i5 16" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 20 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i5 0, i5 %x_load" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 21 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i5 %add_ln17_1, i5 %y_load" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 22 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i5 %select_ln17_1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 23 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln20, i4 0" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln20, i5 16" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 25 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %select_ln17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 26 'zext' 'zext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %select_ln17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 27 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.39ns)   --->   "%add_ln20 = add i8 %tmp_s, i8 %zext_ln20_1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 28 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln20, i5 %select_ln17" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 29 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i9 %tmp_18" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 30 'zext' 'zext_ln20_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_4 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i64 0, i64 %zext_ln20_3" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 31 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.40ns)   --->   "%add_ln20_1 = add i9 %tmp_17, i9 %zext_ln20" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 32 'add' 'add_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i9 %add_ln20_1" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 33 'zext' 'zext_ln20_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_5 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i64 0, i64 %zext_ln20_4" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 34 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_6 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i64 0, i64 %zext_ln20_3" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 35 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_7 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i64 0, i64 %zext_ln20_4" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 36 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.66ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_8 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_4" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 37 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_8' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 38 [2/2] (2.66ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_9 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_5" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 38 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_9' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 39 [2/2] (2.66ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_10 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_6" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 39 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_10' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 40 [2/2] (2.66ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_11 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_7" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 40 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_11' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (1.33ns)   --->   "%add_ln18 = add i5 %select_ln17, i5 1" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 41 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.02ns)   --->   "%store_ln17 = store i9 %add_ln17, i9 %indvar_flatten20" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 42 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.02>
ST_1 : Operation 43 [1/1] (1.02ns)   --->   "%store_ln17 = store i5 %select_ln17_1, i5 %y" [../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 43 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.02>
ST_1 : Operation 44 [1/1] (1.02ns)   --->   "%store_ln18 = store i5 %add_ln18, i5 %x" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 44 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 6.72>
ST_2 : Operation 45 [1/2] ( I:2.66ns O:2.66ns )   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_8 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_4" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 45 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_8' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_8" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 46 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:2.66ns O:2.66ns )   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_9 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_5" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 47 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_9' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_9" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 48 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.48ns)   --->   "%add_ln20_2 = add i17 %sext_ln20_1, i17 %sext_ln20" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 49 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln20_2 = sext i17 %add_ln20_2" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 50 'sext' 'sext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] ( I:2.66ns O:2.66ns )   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_10 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_6" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 51 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_10' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln20_3 = sext i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_10" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 52 'sext' 'sext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_3 = add i18 %sext_ln20_2, i18 %sext_ln20_3" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 53 'add' 'add_ln20_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/2] ( I:2.66ns O:2.66ns )   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_11 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_7" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 54 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_11" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 55 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%add_ln21 = add i18 %add_ln20_3, i18 %sext_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 56 'add' 'add_ln21' <Predicate = true> <Delay = 2.57> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.28> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln21, i32 17" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 57 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln21, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 58 'partselect' 'trunc_ln21_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.02ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 6.22>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i8 %add_ln20" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 61 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%img2_16_addr = getelementptr i16 %img2_16, i64 0, i64 %zext_ln20_2" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 62 'getelementptr' 'img2_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:19->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 63 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.52ns)   --->   "%sub_ln21 = sub i18 0, i18 %add_ln21" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 64 'sub' 'sub_ln21' <Predicate = (tmp)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln21, i32 2, i32 17" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 65 'partselect' 'trunc_ln21_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.48ns)   --->   "%sub_ln21_1 = sub i16 0, i16 %trunc_ln21_4" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 66 'sub' 'sub_ln21_1' <Predicate = (tmp)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.54ns)   --->   "%select_ln21 = select i1 %tmp, i16 %sub_ln21_1, i16 %trunc_ln21_5" [../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 67 'select' 'select_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln20 = store i16 %select_ln21, i8 %img2_16_addr" [../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 68 'store' 'store_ln20' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body4.i360" [../HS_hls/src/pyramid_hls.cpp:18->../HS_hls/src/pyramidal_hs.cpp:31]   --->   Operation 69 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.230ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31) of constant 0 5 bit on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31 [8]  (1.029 ns)
	'load' operation 5 bit ('y_load', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31) on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31 [18]  (0.000 ns)
	'add' operation 5 bit ('add_ln17_1', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31) [19]  (1.338 ns)
	'select' operation 5 bit ('select_ln17_1', ../HS_hls/src/pyramid_hls.cpp:17->../HS_hls/src/pyramidal_hs.cpp:31) [24]  (0.795 ns)
	'add' operation 9 bit ('add_ln20_1', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31) [36]  (1.404 ns)
	'getelementptr' operation 9 bit ('pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_5', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31) [38]  (0.000 ns)
	'load' operation 16 bit ('pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_9', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31) on array 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1' [44]  (2.664 ns)

 <State 2>: 6.725ns
The critical path consists of the following:
	'load' operation 16 bit ('pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_8', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31) on array 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1' [42]  (2.664 ns)
	'add' operation 17 bit ('add_ln20_2', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31) [46]  (1.488 ns)
	'add' operation 18 bit ('add_ln20_3', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31) [50]  (0.000 ns)
	'add' operation 18 bit ('add_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31) [53]  (2.573 ns)

 <State 3>: 6.226ns
The critical path consists of the following:
	'sub' operation 18 bit ('sub_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31) [55]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln21_1', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31) [57]  (1.488 ns)
	'select' operation 16 bit ('select_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31) [59]  (0.549 ns)
	'store' operation ('store_ln20', ../HS_hls/src/pyramid_hls.cpp:20->../HS_hls/src/pyramidal_hs.cpp:31) of variable 'select_ln21', ../HS_hls/src/pyramid_hls.cpp:21->../HS_hls/src/pyramidal_hs.cpp:31 16 bit on array 'img2_16' [60]  (2.664 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
