$date
	Tue Dec  6 12:24:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module spShiftReg_testbench $end
$var wire 8 ! parallelOut [7:0] $end
$var wire 10 " data [9:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % serialIn $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % serialIn $end
$var wire 8 & parallelOut [7:0] $end
$var reg 10 ' data [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111 '
b11111111 &
x%
1$
0#
b1111111111 "
b11111111 !
$end
#5
1%
0$
1#
#10
0#
#15
0%
1#
#20
0#
#25
b1111111110 "
b1111111110 '
1%
1#
#30
0#
#35
b11111110 !
b11111110 &
0%
b1111111101 "
b1111111101 '
1#
#40
0#
#45
b11111101 !
b11111101 &
b1111111010 "
b1111111010 '
1%
1#
#50
0#
#55
b11111010 !
b11111010 &
0%
b1111110101 "
b1111110101 '
1#
#60
0#
#65
b11110101 !
b11110101 &
b1111101010 "
b1111101010 '
1%
1#
#70
0#
#75
b11101010 !
b11101010 &
0%
b1111010101 "
b1111010101 '
1#
#80
0#
#85
b11010101 !
b11010101 &
b1110101010 "
b1110101010 '
1%
1#
#90
0#
#95
b10101010 !
b10101010 &
0%
b1101010101 "
b1101010101 '
1#
#100
0#
#105
b1010101 !
b1010101 &
b1010101010 "
b1010101010 '
1%
1#
#110
0#
#115
b10101010 !
b10101010 &
0%
b101010101 "
b101010101 '
1#
#120
0#
#125
b1010101 !
b1010101 &
b1010101010 "
b1010101010 '
1%
1#
#130
0#
#135
b10101010 !
b10101010 &
b101010101 "
b101010101 '
1#
#140
0#
#145
b1010101 !
b1010101 &
b1010101011 "
b1010101011 '
1#
