[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F46J50 ]
[d frameptr 4065 ]
"90 C:\Users\tpeea\Documents\MPLABXProjects/MLA/framework/driver/mrf_miwi/src/drv_mrf_miwi_24j40.c
[v _PHYSetLongRAMAddr PHYSetLongRAMAddr `(v  1 e 1 0 ]
"124
[v _PHYSetShortRAMAddr PHYSetShortRAMAddr `(v  1 e 1 0 ]
"154
[v _PHYGetShortRAMAddr PHYGetShortRAMAddr `(uc  1 e 1 0 ]
"185
[v _PHYGetLongRAMAddr PHYGetLongRAMAddr `(uc  1 e 1 0 ]
"201
[v _InitMRF24J40 InitMRF24J40 `(v  1 e 1 0 ]
"366
[v _MiMAC_ReceivedPacket MiMAC_ReceivedPacket `(uc  1 e 1 0 ]
"693
[v _MiMAC_DiscardPacket MiMAC_DiscardPacket `(v  1 e 1 0 ]
"736
[v _MiMAC_SendPacket MiMAC_SendPacket `(uc  1 e 1 0 ]
"1302
[v _MiMAC_SetChannel MiMAC_SetChannel `(uc  1 e 1 0 ]
"1421
[v _MiMAC_SetAltAddress MiMAC_SetAltAddress `(uc  1 e 1 0 ]
"1465
[v _MiMAC_Init MiMAC_Init `(uc  1 e 1 0 ]
"1852
[v _high_isr high_isr `II(v  1 e 1 0 ]
"238 C:\Users\tpeea\Documents\MPLABXProjects/MLA/framework/miwi/src/miwi_mesh.c
[v _BroadcastJitter BroadcastJitter `(v  1 e 1 0 ]
"274
[v _MiWiTasks MiWiTasks `(v  1 e 1 0 ]
"1895
[v _RouteMessage RouteMessage `(uc  1 e 1 0 ]
"2213
[v _SendMACPacket SendMACPacket `(uc  1 e 1 0 ]
"2547
[v _findNextNetworkEntry findNextNetworkEntry `(uc  1 e 1 0 ]
"2923
[v _OpenSocket OpenSocket `(v  1 e 1 0 ]
"3209
[v _SearchForShortAddress SearchForShortAddress `(uc  1 e 1 0 ]
"3240
[v _SendBeacon SendBeacon `(v  1 e 1 0 ]
"3290
[v _SearchForLongAddress SearchForLongAddress `(uc  1 e 1 0 ]
"3336
[v _AddNodeToNetworkTable AddNodeToNetworkTable `(uc  1 e 1 0 ]
"3827
[v _MiApp_SetChannel MiApp_SetChannel `(uc  1 e 1 0 ]
"3939
[v _MiApp_SearchConnection MiApp_SearchConnection `(uc  1 e 1 0 ]
"4196
[v _MiApp_MessageAvailable MiApp_MessageAvailable `(uc  1 e 1 0 ]
"4203
[v _MiApp_DiscardMessage MiApp_DiscardMessage `(v  1 e 1 0 ]
"4468
[v _UnicastShortAddress UnicastShortAddress `(uc  1 e 1 0 ]
"4526
[v _MiApp_UnicastAddress MiApp_UnicastAddress `(uc  1 e 1 0 ]
"42 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/main.c
[v _main main `(v  1 e 1 0 ]
"108 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/delay.c
[v _DELAY_ms DELAY_ms `(v  1 e 1 0 ]
[v i2_DELAY_ms DELAY_ms `(v  1 e 1 0 ]
"65 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/lcd.c
[v _I2CTask I2CTask `(v  1 e 1 0 ]
"123
[v _I2CWrite I2CWrite `(v  1 e 1 0 ]
"149
[v _LCD_Initialize LCD_Initialize `(v  1 e 1 0 ]
"214
[v _LCD_Erase LCD_Erase `(v  1 e 1 0 ]
"238
[v _LCD_Update LCD_Update `(v  1 e 1 0 ]
"345
[v _UserInterruptHandler UserInterruptHandler `(v  1 e 1 0 ]
"45 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/spi.c
[v _SPIPut SPIPut `(v  1 e 1 0 ]
"102
[v _SPIGet SPIGet `(uc  1 e 1 0 ]
"144
[v _SPIPut2 SPIPut2 `(v  1 e 1 0 ]
"59 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/symbol.c
[v _InitSymbolTimer InitSymbolTimer `(v  1 e 1 0 ]
"70 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/symbol.h
"73
[s S21 _MIWI_TICK_bytes 4 `uc 1 b0 1 0 `uc 1 b1 1 1 `uc 1 b2 1 2 `uc 1 b3 1 3 ]
"103 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/symbol.c
"81 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/symbol.h
[s S26 _MIWI_TICK_words 4 `ui 1 w0 2 0 `ui 1 w1 2 2 ]
"103 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/symbol.c
[u S29 _MIWI_TICK 4 `ul 1 Val 4 0 `S21 1 byte 4 0 `[4]uc 1 v 4 0 `S26 1 word 4 0 ]
[v _MiWi_TickGet MiWi_TickGet `(S29  1 e 4 0 ]
"60 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/system.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"30 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/VT100.c
[v _uartInitialize uartInitialize `(v  1 e 1 0 ]
"51
[v _uartRead uartRead `(uc  1 e 1 0 ]
"69
[v _uartWrite uartWrite `(v  1 e 1 0 ]
"77
[v __uartPrint _uartPrint `(v  1 e 1 0 ]
"143
[v _vT100EraseEndOfLine vT100EraseEndOfLine `(v  1 e 1 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
"492 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\doprnt.c
[v _sprintf sprintf `(i  1 e 2 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\isdigit.c
[v _isdigit isdigit `(b  1 e 0 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lbmod.c
[v ___lbmod __lbmod `(uc  1 e 1 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"245
[v ___flsub __flsub `(d  1 e 3 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
[v i2___lmul __lmul `(ul  1 e 4 0 ]
[s S2115 . 1 `uc 1 RepeaterMode 1 0 :1:0 
`uc 1 CCAEnable 1 0 :1:1 
`uc 1 NetworkFreezer 1 0 :1:2 
`uc 1 PAddrLength 1 0 :4:3 
]
"32 C:\Users\tpeea\Documents\MPLABXProjects/MLA/framework/driver/mrf_miwi/src/drv_mrf_miwi_24j40.c
[u S2120 . 1 `uc 1 Val 1 0 `S2115 1 bits 1 0 ]
[s S2123 . 3 `S2120 1 actionFlags 1 0 `*.39uc 1 PAddress 2 1 ]
[v _MACInitParams MACInitParams `S2123  1 e 3 0 ]
[s S2745 . 80 `uc 1 PayloadLen 1 0 `[79]uc 1 Payload 79 1 ]
"53
[v _RxBuffer RxBuffer `[2]S2745  1 e 160 0 ]
"57
[v _BankIndex BankIndex `uc  1 e 1 0 ]
"59
[v _IEEESeqNum IEEESeqNum `uc  1 e 1 0 ]
"60
[v _failureCounter failureCounter `VEui  1 e 2 0 ]
"61
[v _MACCurrentChannel MACCurrentChannel `uc  1 e 1 0 ]
[u S1919 . 2 `[2]uc 1 v 2 0 `ui 1 Val 2 0 ]
"63
[v _MAC_PANID MAC_PANID `S1919  1 e 2 0 ]
"64
[v _myNetworkAddress myNetworkAddress `S1919  1 e 2 0 ]
[s S2751 . 1 `uc 1 TX_BUSY 1 0 :1:0 
`uc 1 TX_PENDING_ACK 1 0 :1:1 
`uc 1 TX_FAIL 1 0 :1:2 
`uc 1 RX_SECURITY 1 0 :1:3 
`uc 1 RX_IGNORE_SECURITY 1 0 :1:4 
`uc 1 RX_BUFFERED 1 0 :1:5 
`uc 1 SEC_IF 1 0 :1:6 
]
"66
[u S2759 . 1 `uc 1 Val 1 0 `S2751 1 bits 1 0 ]
[v _MRF24J40Status MRF24J40Status `VES2759  1 e 1 0 ]
"53 C:\Users\tpeea\Documents\MPLABXProjects/MLA/framework/miwi/src/miwi_mesh.c
[v _ScanTime ScanTime `C[15]ul  1 e 60 0 ]
"60
[v _myLongAddress myLongAddress `[8]uc  1 e 8 0 ]
"75
[v _currentChannel currentChannel `uc  1 e 1 0 ]
"76
[v _ConnMode ConnMode `uc  1 e 1 0 ]
[s S1899 . 1 `uc 1 Sleep 1 0 :1:0 
`uc 1 Role 1 0 :2:1 
`uc 1 Security 1 0 :1:3 
`uc 1 ConnMode 1 0 :2:4 
`uc 1 CoordCap 1 0 :1:6 
]
"89
[u S1905 . 1 `uc 1 Val 1 0 `S1899 1 bits 1 0 ]
[v _MiWiCapacityInfo MiWiCapacityInfo `S1905  1 e 1 0 ]
[s S1908 . 1 `uc 1 broadcast 1 0 :2:0 
`uc 1 ackReq 1 0 :1:2 
`uc 1 secEn 1 0 :1:3 
`uc 1 repeat 1 0 :1:4 
`uc 1 command 1 0 :1:5 
`uc 1 srcPrsnt 1 0 :1:6 
`uc 1 altSrcAddr 1 0 :1:7 
]
"90
[u S1916 . 1 `uc 1 Val 1 0 `S1908 1 bits 1 0 ]
[s S1922 . 10 `S1916 1 flags 1 0 `S1919 1 SourcePANID 2 1 `*.39uc 1 SourceAddress 2 3 `*.39uc 1 Payload 2 5 `uc 1 PayloadSize 1 7 `uc 1 PacketRSSI 1 8 `uc 1 PacketLQI 1 9 ]
[v _rxMessage rxMessage `S1922  1 e 10 0 ]
"96
[v _ActiveScanResultIndex ActiveScanResultIndex `uc  1 e 1 0 ]
"97
[s S1930 . 1 `uc 1 Role 1 0 :2:0 
`uc 1 Sleep 1 0 :1:2 
`uc 1 SecurityEn 1 0 :1:3 
`uc 1 RepeatEn 1 0 :1:4 
`uc 1 AllowJoin 1 0 :1:5 
`uc 1 Direct 1 0 :1:6 
`uc 1 altSrcAddr 1 0 :1:7 
]
[u S1938 . 1 `uc 1 Val 1 0 `S1930 1 bits 1 0 ]
[s S1941 . 14 `uc 1 Channel 1 0 `[8]uc 1 Address 8 1 `S1919 1 PANID 2 9 `uc 1 RSSIValue 1 11 `uc 1 LQIValue 1 12 `S1938 1 Capability 1 13 ]
[v _ActiveScanResults ActiveScanResults `[10]S1941  1 e 140 0 ]
"105
[v _tempLongAddress tempLongAddress `[8]uc  1 e 8 0 ]
"106
[v _tempShortAddress tempShortAddress `S1919  1 e 2 0 ]
"107
[v _tempPANID tempPANID `S1919  1 e 2 0 ]
[s S1948 _CONNECTION_STAUTS_bits 1 `uc 1 RXOnWhenIdle 1 0 :1:0 
`uc 1 directConnection 1 0 :1:1 
`uc 1 longAddressValid 1 0 :1:2 
`uc 1 shortAddressValid 1 0 :1:3 
`uc 1 FinishJoin 1 0 :1:4 
`uc 1 isFamily 1 0 :1:5 
`uc 1 filler 1 0 :1:6 
`uc 1 isValid 1 0 :1:7 
]
"108
[u S1957 __CONNECTION_STATUS 1 `uc 1 Val 1 0 `S1948 1 bits 1 0 ]
[v _tempNodeStatus tempNodeStatus `S1957  1 e 1 0 ]
"110
[v _TxData TxData `uc  1 e 1 0 ]
"115
[v _TxBuffer TxBuffer `[51]uc  1 e 51 0 ]
"121
[v _myShortAddress myShortAddress `S1919  1 e 2 0 ]
"122
[v _myPANID myPANID `S1919  1 e 2 0 ]
"123
[v _myParent myParent `uc  1 e 1 0 ]
"124
[v _defaultHops defaultHops `uc  1 e 1 0 ]
[s S1960 . 2 `uc 1 searchingForNetwork 1 0 :1:0 
`uc 1 memberOfNetwork 1 0 :1:1 
`uc 1 RxHasUserData 1 0 :1:2 
`uc 1 MiWiAckInProgress 1 0 :1:3 
`uc 1 saveConnection 1 0 :1:4 
`uc 1 EUISearching 1 0 :1:5 
`uc 1 DataRequesting 1 0 :1:6 
`uc 1 Resynning 1 0 :1:7 
`uc 1 Sleeping 1 1 :1:0 
]
"126
[u S1970 _MIWI_STATE_MACHINE 2 `ui 1 Val 2 0 `S1960 1 bits 2 0 ]
[v _MiWiStateMachine MiWiStateMachine `S1970  1 e 2 0 ]
"127
[v _AcknowledgementSeq AcknowledgementSeq `uc  1 e 1 0 ]
"128
[v _AcknowledgementAddr AcknowledgementAddr `S1919  1 e 2 0 ]
"129
[v _MiWiSeqNum MiWiSeqNum `uc  1 e 1 0 ]
"133
[v _MiWiAckRequired MiWiAckRequired `uc  1 e 1 0 ]
"146
[v _RoutingTable RoutingTable `[8]uc  1 e 8 0 ]
"147
[v _RouterFailures RouterFailures `[8]uc  1 e 8 0 ]
"148
[v _knownCoordinators knownCoordinators `uc  1 e 1 0 ]
"149
[v _role role `uc  1 e 1 0 ]
[s S1973 _OPEN_SOCKET_STATUS_bits 1 `uc 1 matchFound 1 0 :1:0 
`uc 1 requestIsOpen 1 0 :1:1 
`uc 1 itIsMe 1 0 :1:2 
]
"152
[u S1977 _OPEN_SOCKET_STATUS 1 `S1973 1 bits 1 0 `uc 1 Val 1 0 ]
[s S21 _MIWI_TICK_bytes 4 `uc 1 b0 1 0 `uc 1 b1 1 1 `uc 1 b2 1 2 `uc 1 b3 1 3 ]
[s S26 _MIWI_TICK_words 4 `ui 1 w0 2 0 `ui 1 w1 2 2 ]
[u S29 _MIWI_TICK 4 `ul 1 Val 4 0 `S21 1 byte 4 0 `[4]uc 1 v 4 0 `S26 1 word 4 0 ]
[s S1993 _OPEN_SOCKET 26 `S1977 1 status 1 0 `uc 1 socketHandle 1 1 `S1919 1 ShortAddress1 2 2 `[8]uc 1 LongAddress1 8 4 `S1919 1 ShortAddress2 2 12 `[8]uc 1 LongAddress2 8 14 `S29 1 socketStart 4 22 ]
[v _openSocketInfo openSocketInfo `S1993  1 e 26 0 ]
[s S2001 . 1 `uc 1 packetType 1 0 :2:0 
`uc 1 broadcast 1 0 :1:2 
`uc 1 secEn 1 0 :1:3 
`uc 1 repeat 1 0 :1:4 
`uc 1 ackReq 1 0 :1:5 
`uc 1 destPrsnt 1 0 :1:6 
`uc 1 sourcePrsnt 1 0 :1:7 
]
"154
[u S2009 . 1 `uc 1 Val 1 0 `S2001 1 bits 1 0 ]
[s S2012 . 7 `S2009 1 flags 1 0 `*.39uc 1 DestAddress 2 1 `uc 1 altDestAddr 1 3 `uc 1 altSrcAddr 1 4 `S1919 1 DestPANID 2 5 ]
[v _MTP MTP `S2012  1 e 7 0 ]
"155
[s S2029 . 11 `S2009 1 flags 1 0 `*.39uc 1 SourceAddress 2 1 `*.39uc 1 Payload 2 3 `uc 1 PayloadLen 1 5 `uc 1 RSSIValue 1 6 `uc 1 LQIValue 1 7 `uc 1 altSourceAddress 1 8 `S1919 1 SourcePANID 2 9 ]
[v _MACRxPacket MACRxPacket `S2029  1 e 11 0 ]
"158
[s S2038 __CONNECTION_ENTRY 13 `S1919 1 PANID 2 0 `S1919 1 AltAddress 2 2 `[8]uc 1 Address 8 4 `S1957 1 status 1 12 ]
[v _ConnectionTable ConnectionTable `[7]S2038  1 e 91 0 ]
"167
[s S2043 _BROADCAST_RECORD 8 `S1919 1 AltSourceAddr 2 0 `uc 1 MiWiSeq 1 2 `uc 1 RxCounter 1 3 `S29 1 StartTick 4 4 ]
[v _BroadcastRecords BroadcastRecords `[4]S2043  1 e 32 0 ]
"32 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/button.h
[v _switch0PressTime switch0PressTime `S29  1 e 4 0 ]
"33
[v _switch1PressTime switch1PressTime `S29  1 e 4 0 ]
"36 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/lcd.c
[v _LCDCommand LCDCommand `[4]uc  1 e 4 0 ]
"37
[v _CommandLen CommandLen `uc  1 e 1 0 ]
"38
[v _TextLen TextLen `uc  1 e 1 0 ]
"39
[v _CommandPtr CommandPtr `uc  1 e 1 0 ]
"40
[v _TextPtr TextPtr `uc  1 e 1 0 ]
"47
[v _LCDText LCDText `[33]uc  1 e 33 0 ]
"32 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/symbol.c
[v _timerExtension1 timerExtension1 `VEuc  1 e 1 0 ]
[v _timerExtension2 timerExtension2 `VEuc  1 e 1 0 ]
"133 C:\Program Files (x86)\Microchip\xc8\v1.38\include\pic18f46j50.h
[v _RPOR17 RPOR17 `VEuc  1 e 1 @3799 ]
"181
[v _RPINR1 RPINR1 `VEuc  1 e 1 @3815 ]
"235
[v _RPINR16 RPINR16 `VEuc  1 e 1 @3830 ]
[s S1015 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
"281
[u S1017 . 1 `S1015 1 . 1 0 ]
[v _PPSCONbits PPSCONbits `VES1017  1 e 1 @3839 ]
"2570
[v _ANCON0 ANCON0 `VEuc  1 e 1 @3912 ]
"2631
[v _ANCON1 ANCON1 `VEuc  1 e 1 @3913 ]
"4173
[v _SSP2CON2 SSP2CON2 `VEuc  1 e 1 @3953 ]
[s S222 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"4249
[s S231 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S238 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S241 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S244 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S247 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S250 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S253 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S256 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S259 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S262 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S265 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S268 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S271 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S274 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S276 . 1 `S222 1 . 1 0 `S231 1 . 1 0 `S238 1 . 1 0 `S241 1 . 1 0 `S244 1 . 1 0 `S247 1 . 1 0 `S250 1 . 1 0 `S253 1 . 1 0 `S256 1 . 1 0 `S259 1 . 1 0 `S262 1 . 1 0 `S265 1 . 1 0 `S268 1 . 1 0 `S271 1 . 1 0 `S274 1 . 1 0 ]
[v _SSP2CON2bits SSP2CON2bits `VES276  1 e 1 @3953 ]
"4383
[v _SSP2CON1 SSP2CON1 `VEuc  1 e 1 @3954 ]
[s S611 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"4434
[s S617 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S687 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S690 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S693 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S695 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S698 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S701 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S704 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S707 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S710 . 1 `S611 1 . 1 0 `S617 1 . 1 0 `S687 1 . 1 0 `S690 1 . 1 0 `S693 1 . 1 0 `S695 1 . 1 0 `S698 1 . 1 0 `S701 1 . 1 0 `S704 1 . 1 0 `S707 1 . 1 0 ]
[v _SSP2CON1bits SSP2CON1bits `VES710  1 e 1 @3954 ]
"4523
[v _SSP2STAT SSP2STAT `VEuc  1 e 1 @3955 ]
"4817
[v _SSP2ADD SSP2ADD `VEuc  1 e 1 @3956 ]
"5096
[v _SSP2BUF SSP2BUF `VEuc  1 e 1 @3957 ]
"5515
[v _SPBRGH2 SPBRGH2 `VEuc  1 e 1 @3965 ]
[s S1604 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"5623
[s S1613 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S1615 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S1618 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S1621 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S1624 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S1627 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S1630 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S1633 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S1636 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S1639 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S1642 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S1645 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S1648 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S1651 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S1654 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S1657 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S1660 . 1 `S1604 1 . 1 0 `S1613 1 . 1 0 `S1615 1 . 1 0 `S1618 1 . 1 0 `S1621 1 . 1 0 `S1624 1 . 1 0 `S1627 1 . 1 0 `S1630 1 . 1 0 `S1633 1 . 1 0 `S1636 1 . 1 0 `S1639 1 . 1 0 `S1642 1 . 1 0 `S1645 1 . 1 0 `S1648 1 . 1 0 `S1651 1 . 1 0 `S1654 1 . 1 0 `S1657 1 . 1 0 ]
[v _BAUDCON1bits BAUDCON1bits `VES1660  1 e 1 @3966 ]
[s S34 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"6490
[s S43 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 PMA1 1 0 :1:4 
`uc 1 PMA0 1 0 :1:5 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S52 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 PMPBE 1 0 :1:1 
`uc 1 CTEDG1 1 0 :1:2 
`uc 1 CTEDG2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S61 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 PMA3 1 0 :1:2 
`uc 1 PMA2 1 0 :1:3 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S70 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S77 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S83 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RP5 1 0 :1:2 
]
[s S86 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S89 . 1 `S34 1 . 1 0 `S43 1 . 1 0 `S52 1 . 1 0 `S61 1 . 1 0 `S70 1 . 1 0 `S77 1 . 1 0 `S83 1 . 1 0 `S86 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES89  1 e 1 @3969 ]
"7522
[v _LATA LATA `VEuc  1 e 1 @3977 ]
"7640
[v _LATB LATB `VEuc  1 e 1 @3978 ]
[s S1119 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"7688
[s S1128 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S1130 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S1133 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S1136 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S1139 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S1142 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S1145 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S1148 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S1151 . 1 `S1119 1 . 1 0 `S1128 1 . 1 0 `S1130 1 . 1 0 `S1133 1 . 1 0 `S1136 1 . 1 0 `S1139 1 . 1 0 `S1142 1 . 1 0 `S1145 1 . 1 0 `S1148 1 . 1 0 ]
[v _LATBbits LATBbits `VES1151  1 e 1 @3978 ]
[s S1313 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"7816
[s S1322 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S1324 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S1327 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S1330 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S1333 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S1336 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S1339 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S1342 . 1 `S1313 1 . 1 0 `S1322 1 . 1 0 `S1324 1 . 1 0 `S1327 1 . 1 0 `S1330 1 . 1 0 `S1333 1 . 1 0 `S1336 1 . 1 0 `S1339 1 . 1 0 ]
[v _LATCbits LATCbits `VES1342  1 e 1 @3979 ]
"7890
[v _LATD LATD `VEuc  1 e 1 @3980 ]
[s S1215 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"7938
[s S1224 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S1226 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S1229 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S1232 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S1235 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S1238 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S1241 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S1244 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S1247 . 1 `S1215 1 . 1 0 `S1224 1 . 1 0 `S1226 1 . 1 0 `S1229 1 . 1 0 `S1232 1 . 1 0 `S1235 1 . 1 0 `S1238 1 . 1 0 `S1241 1 . 1 0 `S1244 1 . 1 0 ]
[v _LATDbits LATDbits `VES1247  1 e 1 @3980 ]
"8022
[v _LATE LATE `VEuc  1 e 1 @3981 ]
"8261
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
[s S1098 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
"8278
[u S1107 . 1 `S1098 1 . 1 0 ]
[v _TRISAbits TRISAbits `VES1107  1 e 1 @3986 ]
"8317
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
[s S1077 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"8334
[u S1086 . 1 `S1077 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES1086  1 e 1 @3987 ]
"8378
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
[s S1290 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"8395
[u S1299 . 1 `S1290 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES1299  1 e 1 @3988 ]
"8434
[v _TRISD TRISD `VEuc  1 e 1 @3989 ]
[s S1194 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
"8451
[u S1203 . 1 `S1194 1 . 1 0 ]
[v _TRISDbits TRISDbits `VES1203  1 e 1 @3989 ]
"8495
[v _TRISE TRISE `VEuc  1 e 1 @3990 ]
[s S987 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
"8813
[s S991 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S998 . 1 `S987 1 . 1 0 `S991 1 . 1 0 ]
[v _OSCTUNEbits OSCTUNEbits `VES998  1 e 1 @3995 ]
"8862
[v _RCSTA2 RCSTA2 `VEuc  1 e 1 @3996 ]
[s S1739 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"8900
[s S1748 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S1757 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S1760 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S1763 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S1765 . 1 `S1739 1 . 1 0 `S1748 1 . 1 0 `S1757 1 . 1 0 `S1760 1 . 1 0 `S1763 1 . 1 0 ]
[v _RCSTA2bits RCSTA2bits `VES1765  1 e 1 @3996 ]
[s S807 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 PMPIE 1 0 :1:7 
]
"9026
[s S816 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[s S821 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[u S824 . 1 `S807 1 . 1 0 `S816 1 . 1 0 `S821 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES824  1 e 1 @3997 ]
[s S571 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 PMPIF 1 0 :1:7 
]
"9117
[s S580 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[s S585 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[u S588 . 1 `S571 1 . 1 0 `S580 1 . 1 0 `S585 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES588  1 e 1 @3998 ]
[s S389 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
"9553
[s S398 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S400 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S403 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S406 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S409 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S412 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S415 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S418 . 1 `S389 1 . 1 0 `S398 1 . 1 0 `S400 1 . 1 0 `S403 1 . 1 0 `S406 1 . 1 0 `S409 1 . 1 0 `S412 1 . 1 0 `S415 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES418  1 e 1 @4003 ]
[s S350 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
"9657
[s S359 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S362 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S365 . 1 `S350 1 . 1 0 `S359 1 . 1 0 `S362 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES365  1 e 1 @4004 ]
"9834
[v _EECON2 EECON2 `VEuc  1 e 1 @4007 ]
"9853
[v _TXSTA2 TXSTA2 `VEuc  1 e 1 @4008 ]
[s S1808 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"9887
[s S1817 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S1826 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S1829 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S1831 . 1 `S1808 1 . 1 0 `S1817 1 . 1 0 `S1826 1 . 1 0 `S1829 1 . 1 0 ]
[v _TXSTA2bits TXSTA2bits `VES1831  1 e 1 @4008 ]
"9981
[v _TXREG2 TXREG2 `VEuc  1 e 1 @4009 ]
"10000
[v _RCREG2 RCREG2 `VEuc  1 e 1 @4010 ]
"10019
[v _SPBRG2 SPBRG2 `VEuc  1 e 1 @4011 ]
[s S961 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
"12249
[s S970 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S972 . 1 `S961 1 . 1 0 `S970 1 . 1 0 ]
[v _WDTCONbits WDTCONbits `VES972  1 e 1 @4032 ]
"13003
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @4038 ]
"13038
[s S622 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S631 . 1 `S611 1 . 1 0 `S617 1 . 1 0 `S622 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES631  1 e 1 @4038 ]
"13240
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @4039 ]
"14602
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @4041 ]
"14853
[v _T1CON T1CON `VEuc  1 e 1 @4045 ]
[s S846 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
"14893
[s S853 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S859 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
`uc 1 T1SYNC1 1 0 :1:2 
`uc 1 T1OSCEN1 1 0 :1:3 
`uc 1 T1CKPS01 1 0 :1:4 
`uc 1 T1CKPS11 1 0 :1:5 
`uc 1 TMR1CS01 1 0 :1:6 
`uc 1 TMR1CS11 1 0 :1:7 
]
[s S868 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S871 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S874 . 1 `S846 1 . 1 0 `S853 1 . 1 0 `S859 1 . 1 0 `S868 1 . 1 0 `S871 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES874  1 e 1 @4045 ]
"14998
[v _TMR1L TMR1L `VEuc  1 e 1 @4046 ]
"15017
[v _TMR1H TMR1H `VEuc  1 e 1 @4047 ]
"15761
[v _OSCCON OSCCON `VEuc  1 e 1 @4051 ]
"15907
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
[s S1408 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
"16453
[s S1417 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S1426 . 1 `S1408 1 . 1 0 `S1417 1 . 1 0 ]
[v _INTCON3bits INTCON3bits `VES1426  1 e 1 @4080 ]
[s S1027 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"16565
[s S1030 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S1039 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S1045 . 1 `S1027 1 . 1 0 `S1030 1 . 1 0 `S1039 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES1045  1 e 1 @4081 ]
"16629
[v _INTCON INTCON `VEuc  1 e 1 @4082 ]
[s S457 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"16661
[s S466 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S475 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S479 . 1 `S457 1 . 1 0 `S466 1 . 1 0 `S475 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES479  1 e 1 @4082 ]
"354 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\doprnt.c
[v _dpowers dpowers `C[5]ui  1 s 10 dpowers ]
"362
[v _hexpowers hexpowers `C[4]ui  1 s 8 hexpowers ]
"369
[v _octpowers octpowers `C[6]ui  1 s 12 octpowers ]
"42 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/main.c
[v _main main `(v  1 e 1 0 ]
{
"47
[v main@tab_char tab_char `[7]uc  1 a 7 4 ]
"48
[v main@i i `i  1 a 2 11 ]
"62
} 0
"51 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/VT100.c
[v _uartRead uartRead `(uc  1 e 1 0 ]
{
"52
[v uartRead@val val `uc  1 a 1 1 ]
"63
} 0
"143
[v _vT100EraseEndOfLine vT100EraseEndOfLine `(v  1 e 1 0 ]
{
"147
} 0
"30
[v _uartInitialize uartInitialize `(v  1 e 1 0 ]
{
"44
} 0
"77
[v __uartPrint _uartPrint `(v  1 e 1 0 ]
{
"78
[v __uartPrint@i i `i  1 a 2 5 ]
"77
[v __uartPrint@str str `*.25uc  1 p 2 1 ]
"80
} 0
"69
[v _uartWrite uartWrite `(v  1 e 1 0 ]
{
[v uartWrite@c c `uc  1 a 1 wreg ]
[v uartWrite@c c `uc  1 a 1 wreg ]
[v uartWrite@c c `uc  1 a 1 0 ]
"72
} 0
"60 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/system.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"161
} 0
"149 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/lcd.c
[v _LCD_Initialize LCD_Initialize `(v  1 e 1 0 ]
{
"198
} 0
"123
[v _I2CWrite I2CWrite `(v  1 e 1 0 ]
{
[v I2CWrite@Commandlen Commandlen `uc  1 a 1 wreg ]
[v I2CWrite@Commandlen Commandlen `uc  1 a 1 wreg ]
[v I2CWrite@BufferLen BufferLen `uc  1 p 1 0 ]
[v I2CWrite@Commandlen Commandlen `uc  1 a 1 1 ]
"131
} 0
"108 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/delay.c
[v _DELAY_ms DELAY_ms `(v  1 e 1 0 ]
{
"112
[v DELAY_ms@cyclesRequiredForEntireDelay cyclesRequiredForEntireDelay `l  1 a 4 0 ]
"108
[v DELAY_ms@ms ms `ui  1 p 2 12 ]
"134
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
{
"17
[v ___lmul@product product `ul  1 a 4 8 ]
"15
[v ___lmul@multiplier multiplier `ul  1 p 4 0 ]
[v ___lmul@multiplicand multiplicand `ul  1 p 4 4 ]
"129
} 0
"1852 C:\Users\tpeea\Documents\MPLABXProjects/MLA/framework/driver/mrf_miwi/src/drv_mrf_miwi_24j40.c
[v _high_isr high_isr `II(v  1 e 1 0 ]
{
[s S3002 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
]
"1900
[u S3011 _DRIVER_UINT8_UNION_ 1 `uc 1 Val 1 0 `S3002 1 bits 1 0 ]
[v high_isr@results results `S3011  1 a 1 37 ]
"1922
[v high_isr@RxBank RxBank `uc  1 a 1 40 ]
[s S2993 . 2 `uc 1 RF_TXIF 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 RF_RXIF 1 0 :1:3 
`uc 1 SECIF 1 0 :1:4 
`uc 1 . 1 1 :4:0 
]
"1878
[u S2999 . 2 `uc 1 Val 1 0 `S2993 1 bits 2 0 ]
[v high_isr@flags flags `S2999  1 a 2 38 ]
"1869
[v high_isr@i i `uc  1 a 1 41 ]
"2011
} 0
"345 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/lcd.c
[v _UserInterruptHandler UserInterruptHandler `(v  1 e 1 0 ]
{
"355
} 0
"65
[v _I2CTask I2CTask `(v  1 e 1 0 ]
{
"105
} 0
"108 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/delay.c
[v i2_DELAY_ms DELAY_ms `(v  1 e 1 0 ]
{
[v i2DELAY_ms@cyclesRequiredForEntireDelay DELAY_ms `l  1 a 4 14 ]
[v i2DELAY_ms@ms ms `ui  1 p 2 12 ]
"134
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\Umul32.c
[v i2___lmul __lmul `(ul  1 e 4 0 ]
{
[v i2___lmul@product __lmul `ul  1 a 4 8 ]
[v i2___lmul@multiplier multiplier `ul  1 p 4 0 ]
[v i2___lmul@multiplicand multiplicand `ul  1 p 4 4 ]
"129
} 0
"124 C:\Users\tpeea\Documents\MPLABXProjects/MLA/framework/driver/mrf_miwi/src/drv_mrf_miwi_24j40.c
[v _PHYSetShortRAMAddr PHYSetShortRAMAddr `(v  1 e 1 0 ]
{
[v PHYSetShortRAMAddr@address address `uc  1 a 1 wreg ]
"126
[v PHYSetShortRAMAddr@tmpRFIE tmpRFIE `VEuc  1 a 1 4 ]
"124
[v PHYSetShortRAMAddr@address address `uc  1 a 1 wreg ]
[v PHYSetShortRAMAddr@value value `uc  1 p 1 2 ]
"126
[v PHYSetShortRAMAddr@address address `uc  1 a 1 3 ]
"134
} 0
"154
[v _PHYGetShortRAMAddr PHYGetShortRAMAddr `(uc  1 e 1 0 ]
{
[v PHYGetShortRAMAddr@address address `uc  1 a 1 wreg ]
"157
[v PHYGetShortRAMAddr@tmpRFIE tmpRFIE `VEuc  1 a 1 4 ]
"156
[v PHYGetShortRAMAddr@toReturn toReturn `uc  1 a 1 3 ]
"154
[v PHYGetShortRAMAddr@address address `uc  1 a 1 wreg ]
"157
[v PHYGetShortRAMAddr@address address `uc  1 a 1 2 ]
"167
} 0
"185
[v _PHYGetLongRAMAddr PHYGetLongRAMAddr `(uc  1 e 1 0 ]
{
"188
[v PHYGetLongRAMAddr@tmpRFIE tmpRFIE `VEuc  1 a 1 7 ]
"187
[v PHYGetLongRAMAddr@toReturn toReturn `uc  1 a 1 6 ]
"185
[v PHYGetLongRAMAddr@address address `ui  1 p 2 2 ]
"199
} 0
"102 C:\Users\tpeea\Documents\MPLABXProjects\Projet_Thomas/firmware/src/system_config/8bitwdk_pic18f46j50_24j40/spi.c
[v _SPIGet SPIGet `(uc  1 e 1 0 ]
{
"126
} 0
"45
[v _SPIPut SPIPut `(v  1 e 1 0 ]
{
[v SPIPut@v v `uc  1 a 1 wreg ]
"66
[v SPIPut@i i `uc  1 a 1 0 ]
"45
[v SPIPut@v v `uc  1 a 1 wreg ]
"68
[v SPIPut@v v `uc  1 a 1 1 ]
"84
} 0
