INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/ALU.srcs/sources_1/ip/fifo_8b_2_32b_1/sim/fifo_8b_2_32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_8b_2_32b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/ALU.srcs/sources_1/ip/fifo_32b_2_8b/sim/fifo_32b_2_8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_32b_2_8b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/ALU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/ALU/ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
