[2021-09-09 10:03:04,840]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 10:03:04,840]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:05,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; ".

Peak memory: 14282752 bytes

[2021-09-09 10:03:05,515]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:05,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 35069952 bytes

[2021-09-09 10:03:05,652]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 10:03:05,652]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:05,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :230
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :230
score:100
	Report mapping result:
		klut_size()     :363
		klut.num_gates():230
		max delay       :4
		max area        :230
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :176
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 9310208 bytes

[2021-09-09 10:03:05,714]mapper_test.py:220:[INFO]: area: 230 level: 4
[2021-09-09 12:02:34,295]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 12:02:34,295]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:34,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; ".

Peak memory: 14274560 bytes

[2021-09-09 12:02:34,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:35,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34877440 bytes

[2021-09-09 12:02:35,137]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 12:02:35,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:37,241]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :230
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :252
score:100
	Report mapping result:
		klut_size()     :363
		klut.num_gates():230
		max delay       :4
		max area        :230
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :176
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17473536 bytes

[2021-09-09 12:02:37,242]mapper_test.py:220:[INFO]: area: 230 level: 4
[2021-09-09 13:32:36,706]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 13:32:36,707]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:37,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; ".

Peak memory: 14155776 bytes

[2021-09-09 13:32:37,368]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:37,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 35237888 bytes

[2021-09-09 13:32:37,504]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 13:32:37,505]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:39,493]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :233
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :252
score:100
	Report mapping result:
		klut_size()     :385
		klut.num_gates():252
		max delay       :4
		max area        :252
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :185
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17534976 bytes

[2021-09-09 13:32:39,493]mapper_test.py:220:[INFO]: area: 252 level: 4
[2021-09-09 15:07:32,716]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 15:07:32,716]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:32,717]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:32,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 35246080 bytes

[2021-09-09 15:07:32,873]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 15:07:32,874]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:35,053]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17522688 bytes

[2021-09-09 15:07:35,054]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-09 15:36:36,641]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 15:36:36,641]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:36,641]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:36,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34791424 bytes

[2021-09-09 15:36:36,790]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 15:36:36,790]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:38,972]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17522688 bytes

[2021-09-09 15:36:38,973]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-09 16:14:40,481]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 16:14:40,482]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:40,482]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:40,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34832384 bytes

[2021-09-09 16:14:40,664]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 16:14:40,665]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:42,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17551360 bytes

[2021-09-09 16:14:42,855]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-09 16:49:23,315]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 16:49:23,315]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:23,315]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:23,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34975744 bytes

[2021-09-09 16:49:23,508]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 16:49:23,508]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:25,776]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17817600 bytes

[2021-09-09 16:49:25,777]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-09 17:25:44,826]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-09 17:25:44,826]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:44,826]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:44,971]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 35147776 bytes

[2021-09-09 17:25:44,974]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-09 17:25:44,974]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:47,190]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17444864 bytes

[2021-09-09 17:25:47,191]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-13 23:30:39,890]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-13 23:30:39,891]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:39,891]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:40,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34516992 bytes

[2021-09-13 23:30:40,075]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-13 23:30:40,075]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:42,005]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :281
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 15466496 bytes

[2021-09-13 23:30:42,006]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-13 23:42:29,732]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-13 23:42:29,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:29,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:29,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34783232 bytes

[2021-09-13 23:42:29,913]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-13 23:42:29,913]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:30,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 8740864 bytes

[2021-09-13 23:42:30,002]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-14 09:00:30,360]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-14 09:00:30,360]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:30,361]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:30,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34885632 bytes

[2021-09-14 09:00:30,498]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-14 09:00:30,498]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:32,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 17522688 bytes

[2021-09-14 09:00:32,446]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-14 09:21:28,429]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-14 09:21:28,429]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:28,429]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:28,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34607104 bytes

[2021-09-14 09:21:28,573]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-14 09:21:28,573]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:28,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 9289728 bytes

[2021-09-14 09:21:28,665]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-15 15:33:53,554]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-15 15:33:53,554]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:53,555]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:53,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34603008 bytes

[2021-09-15 15:33:53,682]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-15 15:33:53,682]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:55,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :276
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 16584704 bytes

[2021-09-15 15:33:55,445]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-15 15:54:49,588]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-15 15:54:49,588]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:49,589]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:49,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34557952 bytes

[2021-09-15 15:54:49,716]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-15 15:54:49,717]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:49,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 8720384 bytes

[2021-09-15 15:54:49,773]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-18 14:04:22,502]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-18 14:04:22,502]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:22,502]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:22,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 35000320 bytes

[2021-09-18 14:04:22,628]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-18 14:04:22,629]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:24,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 14655488 bytes

[2021-09-18 14:04:24,460]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-18 16:28:57,219]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-18 16:28:57,220]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:57,220]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:57,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34992128 bytes

[2021-09-18 16:28:57,345]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-18 16:28:57,346]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:59,095]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13262848 bytes

[2021-09-18 16:28:59,096]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-22 08:59:12,054]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-22 08:59:12,055]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:12,055]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:12,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34590720 bytes

[2021-09-22 08:59:12,180]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-22 08:59:12,181]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:13,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :5
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12857344 bytes

[2021-09-22 08:59:13,068]mapper_test.py:220:[INFO]: area: 236 level: 5
[2021-09-22 11:27:36,277]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-22 11:27:36,277]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:36,277]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:36,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34840576 bytes

[2021-09-22 11:27:36,464]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-22 11:27:36,464]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:38,207]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13299712 bytes

[2021-09-22 11:27:38,208]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-23 16:46:40,824]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-23 16:46:40,824]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:40,824]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:41,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34512896 bytes

[2021-09-23 16:46:41,016]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-23 16:46:41,017]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:42,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13766656 bytes

[2021-09-23 16:46:42,913]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-23 17:09:39,349]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-23 17:09:39,349]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:39,350]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:39,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34537472 bytes

[2021-09-23 17:09:39,486]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-23 17:09:39,486]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:41,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13254656 bytes

[2021-09-23 17:09:41,242]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-23 18:11:15,538]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-23 18:11:15,539]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:15,539]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:15,658]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34426880 bytes

[2021-09-23 18:11:15,661]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-23 18:11:15,661]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:17,424]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13852672 bytes

[2021-09-23 18:11:17,425]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-27 16:38:23,164]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-27 16:38:23,164]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:23,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:23,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34619392 bytes

[2021-09-27 16:38:23,293]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-27 16:38:23,293]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:25,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13488128 bytes

[2021-09-27 16:38:25,119]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-27 17:45:07,277]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-27 17:45:07,277]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:07,278]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:07,450]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34689024 bytes

[2021-09-27 17:45:07,453]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-27 17:45:07,453]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:09,190]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
balancing!
	current map manager:
		current min nodes:634
		current min depth:9
rewriting!
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13766656 bytes

[2021-09-27 17:45:09,191]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-28 02:11:21,048]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-28 02:11:21,048]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:21,048]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:21,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34844672 bytes

[2021-09-28 02:11:21,173]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-28 02:11:21,173]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:22,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13492224 bytes

[2021-09-28 02:11:22,925]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-28 16:50:45,445]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-28 16:50:45,445]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:45,445]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:45,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34611200 bytes

[2021-09-28 16:50:45,611]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-28 16:50:45,611]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:47,346]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 13303808 bytes

[2021-09-28 16:50:47,347]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-09-28 17:29:48,259]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-09-28 17:29:48,259]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:48,259]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:48,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34865152 bytes

[2021-09-28 17:29:48,385]mapper_test.py:156:[INFO]: area: 193 level: 4
[2021-09-28 17:29:48,386]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:50,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 14450688 bytes

[2021-09-28 17:29:50,130]mapper_test.py:220:[INFO]: area: 236 level: 4
[2021-10-09 10:42:43,986]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-09 10:42:43,987]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:43,987]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:44,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34693120 bytes

[2021-10-09 10:42:44,109]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-09 10:42:44,110]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:44,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 8892416 bytes

[2021-10-09 10:42:44,250]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-09 11:25:16,608]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-09 11:25:16,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:16,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:16,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34619392 bytes

[2021-10-09 11:25:16,738]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-09 11:25:16,738]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:16,873]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 8564736 bytes

[2021-10-09 11:25:16,874]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-09 16:33:07,945]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-09 16:33:07,945]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:07,945]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:08,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34713600 bytes

[2021-10-09 16:33:08,235]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-09 16:33:08,235]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:09,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 11825152 bytes

[2021-10-09 16:33:09,147]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-09 16:50:14,884]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-09 16:50:14,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:14,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:15,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34803712 bytes

[2021-10-09 16:50:15,014]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-09 16:50:15,014]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:15,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-10-09 16:50:15,875]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-12 11:01:07,115]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-12 11:01:07,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:07,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:07,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34582528 bytes

[2021-10-12 11:01:07,252]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-12 11:01:07,253]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:09,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12644352 bytes

[2021-10-12 11:01:09,155]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-12 11:19:32,789]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-12 11:19:32,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:32,789]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:32,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34713600 bytes

[2021-10-12 11:19:32,926]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-12 11:19:32,926]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:33,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 8511488 bytes

[2021-10-12 11:19:33,078]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-12 13:36:35,492]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-12 13:36:35,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:35,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:35,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34697216 bytes

[2021-10-12 13:36:35,683]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-12 13:36:35,683]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:37,617]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12718080 bytes

[2021-10-12 13:36:37,618]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-12 15:07:15,373]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-12 15:07:15,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:15,374]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:15,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34627584 bytes

[2021-10-12 15:07:15,547]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-12 15:07:15,548]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:17,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12308480 bytes

[2021-10-12 15:07:17,363]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-12 18:52:12,854]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-12 18:52:12,855]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:12,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:12,980]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34799616 bytes

[2021-10-12 18:52:12,983]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-12 18:52:12,984]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:14,815]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12812288 bytes

[2021-10-12 18:52:14,815]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-18 11:45:44,876]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-18 11:45:44,877]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:44,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:45,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34684928 bytes

[2021-10-18 11:45:45,008]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-18 11:45:45,008]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:46,853]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12697600 bytes

[2021-10-18 11:45:46,854]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-18 12:04:21,416]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-18 12:04:21,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:21,416]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:21,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34697216 bytes

[2021-10-18 12:04:21,550]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-18 12:04:21,550]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:21,601]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 7196672 bytes

[2021-10-18 12:04:21,601]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-19 14:12:18,126]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-19 14:12:18,127]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:18,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:18,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34914304 bytes

[2021-10-19 14:12:18,255]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-19 14:12:18,255]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:18,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 7168000 bytes

[2021-10-19 14:12:18,299]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-22 13:34:37,252]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-22 13:34:37,252]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:37,253]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:37,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34873344 bytes

[2021-10-22 13:34:37,441]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-22 13:34:37,441]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:37,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 9973760 bytes

[2021-10-22 13:34:37,583]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-22 13:55:29,984]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-22 13:55:29,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:29,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:30,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34783232 bytes

[2021-10-22 13:55:30,116]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-22 13:55:30,116]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:30,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 10027008 bytes

[2021-10-22 13:55:30,256]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-22 14:02:38,992]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-22 14:02:38,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:38,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:39,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34734080 bytes

[2021-10-22 14:02:39,128]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-22 14:02:39,128]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:39,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 7233536 bytes

[2021-10-22 14:02:39,177]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-22 14:05:59,726]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-22 14:05:59,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:59,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:59,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34541568 bytes

[2021-10-22 14:05:59,860]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-22 14:05:59,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:59,924]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 6983680 bytes

[2021-10-22 14:05:59,924]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-23 13:35:11,721]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-23 13:35:11,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:11,722]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:11,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34738176 bytes

[2021-10-23 13:35:11,851]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-23 13:35:11,852]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:13,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :295
score:100
	Report mapping result:
		klut_size()     :428
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :80
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :120
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12476416 bytes

[2021-10-23 13:35:13,654]mapper_test.py:224:[INFO]: area: 295 level: 5
[2021-10-24 17:46:51,705]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-24 17:46:51,705]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:51,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:51,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34799616 bytes

[2021-10-24 17:46:51,834]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-24 17:46:51,834]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:53,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :295
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12746752 bytes

[2021-10-24 17:46:53,645]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-24 18:07:17,292]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-24 18:07:17,292]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:17,293]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:17,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34516992 bytes

[2021-10-24 18:07:17,421]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-24 18:07:17,422]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:19,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
	current map manager:
		current min nodes:634
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :236
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :279
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12816384 bytes

[2021-10-24 18:07:19,218]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-26 10:25:52,662]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-26 10:25:52,662]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:52,663]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:52,789]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34459648 bytes

[2021-10-26 10:25:52,793]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-26 10:25:52,793]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:52,865]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	current map manager:
		current min nodes:634
		current min depth:10
	Report mapping result:
		klut_size()     :366
		klut.num_gates():233
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :125
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 7147520 bytes

[2021-10-26 10:25:52,865]mapper_test.py:224:[INFO]: area: 233 level: 4
[2021-10-26 11:05:11,010]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-26 11:05:11,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:11,011]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:11,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34455552 bytes

[2021-10-26 11:05:11,143]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-26 11:05:11,144]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:12,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :366
		klut.num_gates():233
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :125
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12558336 bytes

[2021-10-26 11:05:12,979]mapper_test.py:224:[INFO]: area: 233 level: 4
[2021-10-26 11:25:50,964]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-26 11:25:50,964]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:50,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:51,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34836480 bytes

[2021-10-26 11:25:51,136]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-26 11:25:51,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:52,943]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :424
		klut.num_gates():291
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :127
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12226560 bytes

[2021-10-26 11:25:52,943]mapper_test.py:224:[INFO]: area: 291 level: 5
[2021-10-26 12:23:56,649]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-26 12:23:56,649]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:56,649]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:56,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34754560 bytes

[2021-10-26 12:23:56,818]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-26 12:23:56,818]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:58,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 12484608 bytes

[2021-10-26 12:23:58,632]mapper_test.py:224:[INFO]: area: 236 level: 4
[2021-10-26 14:13:20,949]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-26 14:13:20,950]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:20,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:21,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34705408 bytes

[2021-10-26 14:13:21,086]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-26 14:13:21,086]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:21,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :366
		klut.num_gates():233
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :125
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 7045120 bytes

[2021-10-26 14:13:21,138]mapper_test.py:224:[INFO]: area: 233 level: 4
[2021-10-29 16:10:26,158]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-10-29 16:10:26,158]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:26,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:26,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34832384 bytes

[2021-10-29 16:10:26,341]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-10-29 16:10:26,341]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:26,391]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :469
		klut.num_gates():336
		max delay       :5
		max area        :336
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :165
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
Peak memory: 6856704 bytes

[2021-10-29 16:10:26,391]mapper_test.py:224:[INFO]: area: 336 level: 5
[2021-11-03 09:52:19,282]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-03 09:52:19,282]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:19,282]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:19,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34705408 bytes

[2021-11-03 09:52:19,418]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-03 09:52:19,419]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:19,487]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :469
		klut.num_gates():336
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :165
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig_output.v
	Peak memory: 8167424 bytes

[2021-11-03 09:52:19,488]mapper_test.py:226:[INFO]: area: 336 level: 4
[2021-11-03 10:04:30,146]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-03 10:04:30,146]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:30,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:30,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34492416 bytes

[2021-11-03 10:04:30,274]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-03 10:04:30,275]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:30,352]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :482
		klut.num_gates():349
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :124
		LUT fanins:4	 numbers :172
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig_output.v
	Peak memory: 8019968 bytes

[2021-11-03 10:04:30,353]mapper_test.py:226:[INFO]: area: 349 level: 4
[2021-11-03 13:44:29,937]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-03 13:44:29,938]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:29,938]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:30,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34656256 bytes

[2021-11-03 13:44:30,066]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-03 13:44:30,066]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:30,137]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :482
		klut.num_gates():349
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :124
		LUT fanins:4	 numbers :172
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig_output.v
	Peak memory: 8077312 bytes

[2021-11-03 13:44:30,138]mapper_test.py:226:[INFO]: area: 349 level: 4
[2021-11-03 13:50:45,236]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-03 13:50:45,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:45,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:45,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34750464 bytes

[2021-11-03 13:50:45,365]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-03 13:50:45,365]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:45,435]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :482
		klut.num_gates():349
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :124
		LUT fanins:4	 numbers :172
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig_output.v
	Peak memory: 8015872 bytes

[2021-11-03 13:50:45,435]mapper_test.py:226:[INFO]: area: 349 level: 4
[2021-11-04 15:57:42,461]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-04 15:57:42,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:42,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:42,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34734080 bytes

[2021-11-04 15:57:42,644]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-04 15:57:42,645]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:42,753]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :133
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig_output.v
	Peak memory: 7647232 bytes

[2021-11-04 15:57:42,754]mapper_test.py:226:[INFO]: area: 236 level: 4
[2021-11-16 12:28:31,523]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-16 12:28:31,524]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:31,524]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:31,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34537472 bytes

[2021-11-16 12:28:31,653]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-16 12:28:31,653]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:31,698]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.008645 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :133
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7041024 bytes

[2021-11-16 12:28:31,699]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-16 14:17:28,997]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-16 14:17:28,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:28,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:29,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34594816 bytes

[2021-11-16 14:17:29,195]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-16 14:17:29,195]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:29,245]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.009203 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :133
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 6905856 bytes

[2021-11-16 14:17:29,246]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-16 14:23:50,108]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-16 14:23:50,109]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:50,109]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:50,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34701312 bytes

[2021-11-16 14:23:50,249]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-16 14:23:50,249]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:50,300]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.009105 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :133
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7041024 bytes

[2021-11-16 14:23:50,301]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-17 16:36:28,371]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-17 16:36:28,372]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:28,372]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:28,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34689024 bytes

[2021-11-17 16:36:28,505]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-17 16:36:28,506]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:28,550]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.008816 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7118848 bytes

[2021-11-17 16:36:28,550]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-18 10:19:05,119]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-18 10:19:05,119]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:05,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:05,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34623488 bytes

[2021-11-18 10:19:05,259]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-18 10:19:05,259]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:05,320]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.0171 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7380992 bytes

[2021-11-18 10:19:05,320]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-23 16:11:55,786]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-23 16:11:55,786]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:55,786]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:55,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34603008 bytes

[2021-11-23 16:11:55,923]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-23 16:11:55,923]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:55,979]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.017544 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7233536 bytes

[2021-11-23 16:11:55,980]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-23 16:42:54,429]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-23 16:42:54,430]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:54,430]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:54,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34697216 bytes

[2021-11-23 16:42:54,627]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-23 16:42:54,627]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:54,687]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.01832 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7688192 bytes

[2021-11-23 16:42:54,687]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-24 11:39:07,422]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-24 11:39:07,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:07,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:07,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34598912 bytes

[2021-11-24 11:39:07,605]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-24 11:39:07,605]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:07,661]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.000785 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7172096 bytes

[2021-11-24 11:39:07,662]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-24 12:02:21,523]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-24 12:02:21,523]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:21,523]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:21,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34799616 bytes

[2021-11-24 12:02:21,705]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-24 12:02:21,705]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:21,760]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.00078 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7024640 bytes

[2021-11-24 12:02:21,761]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-24 12:06:07,782]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-24 12:06:07,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:07,782]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:07,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34775040 bytes

[2021-11-24 12:06:07,910]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-24 12:06:07,910]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:07,955]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.008779 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 6881280 bytes

[2021-11-24 12:06:07,956]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-24 12:11:43,950]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-24 12:11:43,950]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:43,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:44,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34795520 bytes

[2021-11-24 12:11:44,087]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-24 12:11:44,087]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:44,133]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00284 secs
	Report mapping result:
		klut_size()     :321
		klut.num_gates():188
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :135
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 7434240 bytes

[2021-11-24 12:11:44,133]mapper_test.py:228:[INFO]: area: 188 level: 8
[2021-11-24 12:58:06,629]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-24 12:58:06,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:06,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:06,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34660352 bytes

[2021-11-24 12:58:06,819]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-24 12:58:06,819]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:06,869]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.008835 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 6909952 bytes

[2021-11-24 12:58:06,869]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-24 13:12:12,748]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-24 13:12:12,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:12,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:12,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34734080 bytes

[2021-11-24 13:12:12,878]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-24 13:12:12,878]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:14,770]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.008754 secs
Mapping time: 0.010091 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 12251136 bytes

[2021-11-24 13:12:14,771]mapper_test.py:228:[INFO]: area: 236 level: 4
[2021-11-24 13:35:05,491]mapper_test.py:79:[INFO]: run case "simple_spi_comb"
[2021-11-24 13:35:05,491]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:05,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:05,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     502.  Ch =     0.  Total mem =    0.10 MB. Peak cut mem =    0.02 MB.
P:  Del =    4.00.  Ar =     236.0.  Edge =      781.  Cut =     2397.  T =     0.00 sec
P:  Del =    4.00.  Ar =     201.0.  Edge =      732.  Cut =     2368.  T =     0.00 sec
P:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
E:  Del =    4.00.  Ar =     199.0.  Edge =      701.  Cut =     2381.  T =     0.00 sec
F:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      687.  Cut =     1925.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1859.  T =     0.00 sec
A:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
E:  Del =    4.00.  Ar =     193.0.  Edge =      667.  Cut =     1865.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %
Peak memory: 34562048 bytes

[2021-11-24 13:35:05,619]mapper_test.py:160:[INFO]: area: 193 level: 4
[2021-11-24 13:35:05,619]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:07,424]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
Mapping time: 0.000472 secs
Mapping time: 0.000547 secs
	Report mapping result:
		klut_size()     :369
		klut.num_gates():236
		max delay       :4
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :112
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v
	Peak memory: 12152832 bytes

[2021-11-24 13:35:07,425]mapper_test.py:228:[INFO]: area: 236 level: 4
