Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Wed Oct 15 13:39:08 2025
| Host             : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku060-ffva1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.061        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.432        |
| Device Static (W)        | 0.629        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 98.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        9 |       --- |             --- |
| CLB Logic                |     0.005 |     3954 |       --- |             --- |
|   LUT as Shift Register  |     0.002 |       85 |    146880 |            0.06 |
|   LUT as Logic           |     0.002 |     1134 |    331680 |            0.34 |
|   LUT as Distributed RAM |    <0.001 |       20 |    146880 |            0.01 |
|   Register               |    <0.001 |     2109 |    663360 |            0.32 |
|   CARRY8                 |    <0.001 |       21 |     41460 |            0.05 |
|   F7/F8 Muxes            |    <0.001 |        3 |    331680 |           <0.01 |
|   Others                 |     0.000 |      270 |       --- |             --- |
| Signals                  |     0.003 |     5224 |       --- |             --- |
| Block RAM                |     0.003 |        1 |      1080 |            0.09 |
| MMCM                     |     0.127 |        1 |        12 |            8.33 |
| PLL                      |     0.003 |        1 |       --- |             --- |
| I/O                      |     0.269 |       30 |       624 |            4.81 |
| Static Power             |     0.629 |          |           |                 |
| Total                    |     1.061 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     0.255 |       0.035 |      0.220 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.190 |       0.072 |      0.118 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.090 |       0.008 |      0.081 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.066 |       0.048 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.116 |       0.116 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                             | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_IN1_D_0_clk_p                                                                          | CLK_IN1_D_0_clk_p                                                                                                  |             2.5 |
| GEN_PLL_IN_IP_US.pll0_clkout0                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0 |             5.0 |
| app_clk_200_design_1_clk_wiz_0_0                                                           | design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0                                                         |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                  |            33.0 |
| shared_pll0_clkoutphy_out                                                                  | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/shared_pll0_clkoutphy_out     |             0.6 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n2_tx_bit_ctrl_out0[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n2_tx_bit_ctrl_out2[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n2_tx_bit_ctrl_out4[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n3_tx_bit_ctrl_out0[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n3_tx_bit_ctrl_out2[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n4_tx_bit_ctrl_out0[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n4_tx_bit_ctrl_out2[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n5_tx_bit_ctrl_out2[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n5_tx_bit_ctrl_out4[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tx_bit_ctrl_out0[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tx_bit_ctrl_out2[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tx_bit_ctrl_out4[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n7_tx_bit_ctrl_out0[26]                       |             5.0 |
| shared_pll0_clkoutphy_out_DIV                                                              | design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n7_tx_bit_ctrl_out2[26]                       |             5.0 |
| tx_ref_clk_100_design_1_clk_wiz_0_0                                                        | design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0                                                      |            10.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     0.432 |
|   dbg_hub                |     0.007 |
|     inst                 |     0.007 |
|       BSCANID.u_xsdbm_id |     0.007 |
|   design_1_i             |     0.426 |
|     clk_wiz_0            |     0.132 |
|       inst               |     0.132 |
|     ltx_bus_0_0          |     0.273 |
|       inst               |     0.273 |
|     system_ila_0         |     0.021 |
|       inst               |     0.021 |
+--------------------------+-----------+


