// Seed: 3977370171
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wand id_3
);
  assign id_1 = -1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd14,
    parameter id_6 = 32'd38
) (
    output supply0 id_0,
    output tri0 id_1,
    output logic id_2,
    input supply0 id_3
);
  assign id_2 = id_3;
  wire _id_5;
  wire [id_5 : id_5] _id_6;
  logic [-1 : -1] id_7;
  ;
  wire [id_5 : id_6] id_8;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1
  );
  always @(posedge 1 or posedge -1) id_2 = 1;
endmodule
