// Seed: 2000493011
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge 1);
  wire id_4 = id_1;
  parameter id_5 = -1;
  assign module_1.id_2 = 0;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4
);
  tri1 id_6 = 1'b0 - (-1);
  wire id_7 = id_2;
  localparam time id_8 = 1;
  genvar id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6
  );
  logic id_10;
  ;
endmodule
