// Generated by CIRCT 42e53322a
module bm_DL_four_bit_adder_continuous_assign(	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:3
  input  carryin,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:56
         x3,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:74
         x2,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:87
         x1,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:100
         x0,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:113
         y3,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:126
         y2,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:139
         y1,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:152
         y0,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:165
  output s3,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:179
         s2,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:192
         s1,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:205
         s0,	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:218
         carryout	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:2:231
);

  wire _GEN = x0 & y0 | x0 & carryin | y0 & carryin;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:4:10, :5:10, :6:10, :7:10
  wire _GEN_0 = x1 & y1 | x1 & _GEN | y1 & _GEN;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:7:10, :9:10, :10:10, :11:10, :12:10
  wire _GEN_1 = x2 & y2 | x2 & _GEN_0 | y2 & _GEN_0;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:12:10, :14:11, :15:11, :16:11, :17:11
  assign s3 = x3 ^ y3 ^ _GEN_1;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:17:11, :18:11, :23:5
  assign s2 = x2 ^ y2 ^ _GEN_0;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:12:10, :13:11, :23:5
  assign s1 = x1 ^ y1 ^ _GEN;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:7:10, :8:10, :23:5
  assign s0 = x0 ^ y0 ^ carryin;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:3:10, :23:5
  assign carryout = x3 & y3 | x3 & _GEN_1 | y3 & _GEN_1;	// /tmp/tmp.3O0Vt2EuQx/15158_OpenFPGA_vtr_ODIN_II_REGRESSION_TESTS_BENCHMARKS_MICROBENCHMARKS_bm_DL_four_bit_adder_continuous_assign.cleaned.mlir:17:11, :19:11, :20:11, :21:11, :22:11, :23:5
endmodule

