

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3'
================================================================
* Date:           Wed Nov  1 18:49:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3540|     3540|  35.400 us|  35.400 us|  3540|  3540|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3  |     3538|     3538|        12|          1|          1|  3528|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bx = alloca i32 1"   --->   Operation 15 'alloca' 'bx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%by = alloca i32 1"   --->   Operation 16 'alloca' 'by' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%nin = alloca i32 1"   --->   Operation 18 'alloca' 'nin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten62 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 20 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln31"   --->   Operation 21 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shl_ln2"   --->   Operation 22 'read' 'shl_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln55_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln55"   --->   Operation 23 'read' 'zext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln31"   --->   Operation 24 'read' 'zext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln55_cast2 = zext i8 %zext_ln55_read"   --->   Operation 25 'zext' 'zext_ln55_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31_cast1 = zext i8 %zext_ln31_read"   --->   Operation 26 'zext' 'zext_ln31_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln55_cast = zext i8 %zext_ln55_read"   --->   Operation 27 'zext' 'zext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln31_cast = zext i8 %zext_ln31_read"   --->   Operation 28 'zext' 'zext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_43, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten62"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %nin"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %by"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %bx"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten62_load = load i12 %indvar_flatten62" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 36 'load' 'indvar_flatten62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%icmp_ln106 = icmp_eq  i12 %indvar_flatten62_load, i12 3528" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 37 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln106_2 = add i12 %indvar_flatten62_load, i12 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 38 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc26.i, void %VITIS_LOOP_121_5.i.exitStub" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 39 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i10 %indvar_flatten_load, i10 441" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 41 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln107_1 = add i10 %indvar_flatten_load, i10 1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 42 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.40ns)   --->   "%select_ln107_3 = select i1 %icmp_ln107, i10 1, i10 %add_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 43 'select' 'select_ln107_3' <Predicate = (!icmp_ln106)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln108 = store i12 %add_ln106_2, i12 %indvar_flatten62" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 44 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln108 = store i10 %select_ln107_3, i10 %indvar_flatten" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 45 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.55>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%by_1 = load i5 %by" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 46 'load' 'by_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i5 %by_1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 47 'zext' 'zext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%tmp = add i6 %zext_ln107, i6 62" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 48 'add' 'tmp' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 49 'sext' 'tmp_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.76ns)   --->   "%empty = add i10 %tmp_cast, i10 %zext_ln31_cast1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 50 'add' 'empty' <Predicate = (!icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 51 'bitselect' 'tmp_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_sgt  i10 %empty, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 52 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln55 = add i10 %tmp_cast, i10 %zext_ln55_cast2" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 53 'add' 'add_ln55' <Predicate = (!icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 54 'bitselect' 'tmp_6' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln54 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 55 'select' 'select_ln54' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln54 = or i1 %tmp_5, i1 %icmp_ln55" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 56 'or' 'or_ln54' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln54, i10 %select_ln54, i10 %add_ln55" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 57 'select' 'yClamped' <Predicate = (!icmp_ln107)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 58 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln115_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 59 'bitconcatenate' 'shl_ln115_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i12 %shl_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 60 'sext' 'sext_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.89ns)   --->   "%sub_ln115 = sub i20 %shl_ln3, i20 %sext_ln115" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 61 'sub' 'sub_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bx_load = load i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 63 'load' 'bx_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%nin_load = load i4 %nin" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 64 'load' 'nin_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln106 = add i4 %nin_load, i4 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 65 'add' 'add_ln106' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i5 0, i5 %by_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 66 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.39ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i4 %add_ln106, i4 %nin_load" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 67 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i4 %select_ln106_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 68 'zext' 'zext_ln115' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.23ns)   --->   "%mul_ln115 = mul i9 %zext_ln115, i9 21" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 69 'mul' 'mul_ln115' <Predicate = (!icmp_ln106)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i4 %select_ln106_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 70 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln106_1 = add i5 %zext_ln106, i5 %shl_ln2_read" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 71 'add' 'add_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i5 %add_ln106_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 72 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.49ns)   --->   "%mul_ln106 = mul i23 %zext_ln106_1, i23 260100" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 73 'mul' 'mul_ln106' <Predicate = (!icmp_ln106)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i23 %mul_ln106" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 74 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.76ns)   --->   "%p_mid122 = add i9 %zext_ln31_cast, i9 510"   --->   Operation 75 'add' 'p_mid122' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_mid122, i32 8" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 76 'bitselect' 'tmp_7' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln55_1 = add i9 %zext_ln55_cast, i9 510" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 77 'add' 'add_ln55_1' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_3)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_mid122, i32 8" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 78 'bitselect' 'tmp_8' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_3)   --->   "%select_ln54_2 = select i1 %tmp_8, i9 0, i9 254" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 79 'select' 'select_ln54_2' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln54_3 = select i1 %tmp_7, i9 %select_ln54_2, i9 %add_ln55_1" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 80 'select' 'select_ln54_3' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln115_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %select_ln54_3, i10 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 81 'bitconcatenate' 'shl_ln115_mid' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln115_6 = sext i19 %shl_ln115_mid" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 82 'sext' 'sext_ln115_6' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln115_1_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %select_ln54_3, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 83 'bitconcatenate' 'shl_ln115_1_mid' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i11 %shl_ln115_1_mid" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 84 'sext' 'sext_ln115_4' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln115_1 = sub i20 %sext_ln115_6, i20 %sext_ln115_4" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 85 'sub' 'sub_ln115_1' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln106_2 = select i1 %icmp_ln107, i20 %sub_ln115_1, i20 %sub_ln115" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 86 'select' 'select_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln107, i1 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 87 'xor' 'xor_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln108 = icmp_eq  i5 %bx_load, i5 21" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 88 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %icmp_ln108, i1 %xor_ln106" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 89 'and' 'and_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln107 = add i5 %select_ln106, i5 1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 90 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %and_ln106, i1 %icmp_ln107" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 91 'or' 'or_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %or_ln107, i5 0, i5 %bx_load" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 92 'select' 'select_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.41ns)   --->   "%select_ln107_1 = select i1 %and_ln106, i5 %add_ln107, i5 %select_ln106" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 93 'select' 'select_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %select_ln107_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 94 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.69ns) (grouped into DSP with root node add_ln115_4)   --->   "%add_ln115_3 = add i9 %mul_ln115, i9 %zext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 95 'add' 'add_ln115_3' <Predicate = (!icmp_ln106)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node add_ln115_4)   --->   "%zext_ln107_1 = zext i9 %add_ln115_3" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 96 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 97 [3/3] (0.99ns) (grouped into DSP with root node add_ln115_4)   --->   "%mul_ln107 = mul i12 %zext_ln107_1, i12 21" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 97 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i5 %add_ln107" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 98 'zext' 'zext_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%tmp_mid1 = add i6 %zext_ln107_2, i6 62" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 99 'add' 'tmp_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = sext i6 %tmp_mid1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 100 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.76ns)   --->   "%p_mid1 = add i10 %tmp_cast_mid1, i10 %zext_ln31_cast1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 101 'add' 'p_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 102 'bitselect' 'tmp_9' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln55_2 = icmp_sgt  i10 %p_mid1, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 103 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.76ns)   --->   "%add_ln55_2 = add i10 %tmp_cast_mid1, i10 %zext_ln55_cast2" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 104 'add' 'add_ln55_2' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 105 'bitselect' 'tmp_10' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%select_ln54_4 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 106 'select' 'select_ln54_4' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%or_ln54_2 = or i1 %tmp_9, i1 %icmp_ln55_2" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 107 'or' 'or_ln54_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln54_5 = select i1 %or_ln54_2, i10 %select_ln54_4, i10 %add_ln55_2" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 108 'select' 'select_ln54_5' <Predicate = (!icmp_ln106)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln115_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln54_5, i10 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 109 'bitconcatenate' 'shl_ln115_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln115_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln54_5, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 110 'bitconcatenate' 'shl_ln115_1_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln115_5 = sext i12 %shl_ln115_1_mid1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 111 'sext' 'sext_ln115_5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.89ns)   --->   "%sub_ln115_2 = sub i20 %shl_ln115_mid1, i20 %sext_ln115_5" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 112 'sub' 'sub_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln107_2 = select i1 %and_ln106, i20 %sub_ln115_2, i20 %select_ln106_2" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 113 'select' 'select_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln111_cast = zext i5 %select_ln107" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 114 'zext' 'trunc_ln111_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31_read, i4 %select_ln31_read" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 115 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %tmp4" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 116 'zext' 'zext_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i6 %trunc_ln111_cast, i6 62" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 117 'add' 'add_ln111_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i6 %add_ln111_1" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 118 'sext' 'sext_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln111 = add i10 %sext_ln111, i10 %zext_ln111" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 119 'add' 'add_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 120 'bitselect' 'tmp_11' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.78ns)   --->   "%icmp_ln55_1 = icmp_sgt  i10 %add_ln111, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 121 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 122 'bitselect' 'tmp_12' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%or_ln54_1 = or i1 %tmp_11, i1 %icmp_ln55_1" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 123 'or' 'or_ln54_1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%select_ln54_6 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 124 'select' 'select_ln54_6' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%select_ln54_7 = select i1 %or_ln54_1, i10 %select_ln54_6, i10 %add_ln111" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 125 'select' 'select_ln54_7' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.40ns) (out node of the LUT)   --->   "%shl_ln115_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln54_7, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 126 'bitconcatenate' 'shl_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.40>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%sext_ln115_2 = sext i12 %shl_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 127 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115 = add i64 %zext_ln106_2, i64 %input_ftmap_read" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 128 'add' 'add_ln115' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln115_1 = add i20 %select_ln107_2, i20 %sext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 129 'add' 'add_ln115_1' <Predicate = (!icmp_ln106)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i20 %add_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 130 'sext' 'sext_ln115_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i64 %sext_ln115_3, i64 %add_ln115" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 131 'add' 'add_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln115_2, i32 2, i32 63" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 132 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i62 %trunc_ln7" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 133 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 134 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln108 = add i5 %select_ln107, i5 1" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 135 'add' 'add_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln108 = store i4 %select_ln106_1, i4 %nin" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 136 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 %select_ln107_1, i5 %by" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 137 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 %add_ln108, i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 138 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln115_4)   --->   "%mul_ln107 = mul i12 %zext_ln107_1, i12 21" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 139 'mul' 'mul_ln107' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 140 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln115_4)   --->   "%mul_ln107 = mul i12 %zext_ln107_1, i12 21" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 141 'mul' 'mul_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i5 %select_ln107" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 142 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln115_4 = add i12 %mul_ln107, i12 %zext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 143 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 144 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 145 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln115_4 = add i12 %mul_ln107, i12 %zext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 145 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 146 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 147 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 147 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 148 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 148 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 149 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 149 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 150 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 150 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 151 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 151 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 152 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 152 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528"   --->   Operation 154 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i12 %add_ln115_4" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 158 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln115_3" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 159 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 160 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln115 = bitcast i32 %i3_addr_read" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 161 'bitcast' 'bitcast_ln115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %bitcast_ln115, i12 %input_fm_buffer_addr" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 162 'store' 'store_ln115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 163 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bx                    (alloca           ) [ 0110000000000]
by                    (alloca           ) [ 0110000000000]
indvar_flatten        (alloca           ) [ 0100000000000]
nin                   (alloca           ) [ 0110000000000]
indvar_flatten62      (alloca           ) [ 0100000000000]
input_ftmap_read      (read             ) [ 0110000000000]
select_ln31_read      (read             ) [ 0110000000000]
shl_ln2_read          (read             ) [ 0110000000000]
zext_ln55_read        (read             ) [ 0000000000000]
zext_ln31_read        (read             ) [ 0000000000000]
zext_ln55_cast2       (zext             ) [ 0110000000000]
zext_ln31_cast1       (zext             ) [ 0110000000000]
zext_ln55_cast        (zext             ) [ 0110000000000]
zext_ln31_cast        (zext             ) [ 0110000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten62_load (load             ) [ 0000000000000]
icmp_ln106            (icmp             ) [ 0111111111110]
add_ln106_2           (add              ) [ 0000000000000]
br_ln106              (br               ) [ 0000000000000]
indvar_flatten_load   (load             ) [ 0000000000000]
icmp_ln107            (icmp             ) [ 0110000000000]
add_ln107_1           (add              ) [ 0000000000000]
select_ln107_3        (select           ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
by_1                  (load             ) [ 0000000000000]
zext_ln107            (zext             ) [ 0000000000000]
tmp                   (add              ) [ 0000000000000]
tmp_cast              (sext             ) [ 0000000000000]
empty                 (add              ) [ 0000000000000]
tmp_5                 (bitselect        ) [ 0000000000000]
icmp_ln55             (icmp             ) [ 0000000000000]
add_ln55              (add              ) [ 0000000000000]
tmp_6                 (bitselect        ) [ 0000000000000]
select_ln54           (select           ) [ 0000000000000]
or_ln54               (or               ) [ 0000000000000]
yClamped              (select           ) [ 0000000000000]
shl_ln3               (bitconcatenate   ) [ 0000000000000]
shl_ln115_1           (bitconcatenate   ) [ 0000000000000]
sext_ln115            (sext             ) [ 0000000000000]
sub_ln115             (sub              ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
bx_load               (load             ) [ 0000000000000]
nin_load              (load             ) [ 0000000000000]
add_ln106             (add              ) [ 0000000000000]
select_ln106          (select           ) [ 0000000000000]
select_ln106_1        (select           ) [ 0000000000000]
zext_ln115            (zext             ) [ 0000000000000]
mul_ln115             (mul              ) [ 0000000000000]
zext_ln106            (zext             ) [ 0000000000000]
add_ln106_1           (add              ) [ 0000000000000]
zext_ln106_1          (zext             ) [ 0000000000000]
mul_ln106             (mul              ) [ 0000000000000]
zext_ln106_2          (zext             ) [ 0000000000000]
p_mid122              (add              ) [ 0000000000000]
tmp_7                 (bitselect        ) [ 0000000000000]
add_ln55_1            (add              ) [ 0000000000000]
tmp_8                 (bitselect        ) [ 0000000000000]
select_ln54_2         (select           ) [ 0000000000000]
select_ln54_3         (select           ) [ 0000000000000]
shl_ln115_mid         (bitconcatenate   ) [ 0000000000000]
sext_ln115_6          (sext             ) [ 0000000000000]
shl_ln115_1_mid       (bitconcatenate   ) [ 0000000000000]
sext_ln115_4          (sext             ) [ 0000000000000]
sub_ln115_1           (sub              ) [ 0000000000000]
select_ln106_2        (select           ) [ 0000000000000]
xor_ln106             (xor              ) [ 0000000000000]
icmp_ln108            (icmp             ) [ 0000000000000]
and_ln106             (and              ) [ 0000000000000]
add_ln107             (add              ) [ 0000000000000]
or_ln107              (or               ) [ 0000000000000]
select_ln107          (select           ) [ 0101100000000]
select_ln107_1        (select           ) [ 0000000000000]
zext_ln115_1          (zext             ) [ 0000000000000]
add_ln115_3           (add              ) [ 0000000000000]
zext_ln107_1          (zext             ) [ 0101100000000]
zext_ln107_2          (zext             ) [ 0000000000000]
tmp_mid1              (add              ) [ 0000000000000]
tmp_cast_mid1         (sext             ) [ 0000000000000]
p_mid1                (add              ) [ 0000000000000]
tmp_9                 (bitselect        ) [ 0000000000000]
icmp_ln55_2           (icmp             ) [ 0000000000000]
add_ln55_2            (add              ) [ 0000000000000]
tmp_10                (bitselect        ) [ 0000000000000]
select_ln54_4         (select           ) [ 0000000000000]
or_ln54_2             (or               ) [ 0000000000000]
select_ln54_5         (select           ) [ 0000000000000]
shl_ln115_mid1        (bitconcatenate   ) [ 0000000000000]
shl_ln115_1_mid1      (bitconcatenate   ) [ 0000000000000]
sext_ln115_5          (sext             ) [ 0000000000000]
sub_ln115_2           (sub              ) [ 0000000000000]
select_ln107_2        (select           ) [ 0000000000000]
trunc_ln111_cast      (zext             ) [ 0000000000000]
tmp4                  (bitconcatenate   ) [ 0000000000000]
zext_ln111            (zext             ) [ 0000000000000]
add_ln111_1           (add              ) [ 0000000000000]
sext_ln111            (sext             ) [ 0000000000000]
add_ln111             (add              ) [ 0000000000000]
tmp_11                (bitselect        ) [ 0000000000000]
icmp_ln55_1           (icmp             ) [ 0000000000000]
tmp_12                (bitselect        ) [ 0000000000000]
or_ln54_1             (or               ) [ 0000000000000]
select_ln54_6         (select           ) [ 0000000000000]
select_ln54_7         (select           ) [ 0000000000000]
shl_ln115_2           (bitconcatenate   ) [ 0000000000000]
sext_ln115_2          (sext             ) [ 0000000000000]
add_ln115             (add              ) [ 0000000000000]
add_ln115_1           (add              ) [ 0000000000000]
sext_ln115_3          (sext             ) [ 0000000000000]
add_ln115_2           (add              ) [ 0000000000000]
trunc_ln7             (partselect       ) [ 0000000000000]
sext_ln115_1          (sext             ) [ 0000000000000]
i3_addr               (getelementptr    ) [ 0101111111110]
add_ln108             (add              ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
mul_ln107             (mul              ) [ 0100010000000]
zext_ln115_2          (zext             ) [ 0100010000000]
add_ln115_4           (add              ) [ 0100001111111]
i3_load_req           (readreq          ) [ 0000000000000]
i3_addr_read          (read             ) [ 0100000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
zext_ln115_3          (zext             ) [ 0000000000000]
input_fm_buffer_addr  (getelementptr    ) [ 0000000000000]
specloopname_ln108    (specloopname     ) [ 0000000000000]
bitcast_ln115         (bitcast          ) [ 0000000000000]
store_ln115           (store            ) [ 0000000000000]
br_ln108              (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln55">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shl_ln2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="bx_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bx/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="by_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="by/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="nin_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nin/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten62_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten62/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_ftmap_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln31_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shl_ln2_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln2_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln55_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln31_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln31_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_req/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i3_addr_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="9"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_read/11 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_fm_buffer_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/12 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln115_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln55_cast2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_cast2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln31_cast1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_cast1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln55_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln31_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="12" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="indvar_flatten62_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten62_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln106_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln106_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln107_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln107_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln107_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_3/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln108_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="12" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln108_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="by_1_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="by_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln107_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="0"/>
<pin id="306" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="1"/>
<pin id="316" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln55_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln55_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="1"/>
<pin id="335" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln54_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="9" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln54_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="yClamped_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="10" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="20" slack="0"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln115_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="10" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln115_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sub_ln115_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="20" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="bx_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bx_load/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="nin_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nin_load/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln106_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln106_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln106_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln115_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mul_ln115_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="6" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln106_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln106_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="1"/>
<pin id="436" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln106_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mul_ln106_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="19" slack="0"/>
<pin id="445" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln106/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln106_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="23" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_mid122_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid122/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="9" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln55_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_8_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln54_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_2/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln54_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="0" index="2" bw="9" slack="0"/>
<pin id="490" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_3/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln115_mid_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="19" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_mid/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln115_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_6/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln115_1_mid_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1_mid/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln115_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_4/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sub_ln115_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="19" slack="0"/>
<pin id="520" dir="0" index="1" bw="11" slack="0"/>
<pin id="521" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115_1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln106_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="20" slack="0"/>
<pin id="527" dir="0" index="2" bw="20" slack="0"/>
<pin id="528" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln106_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln108_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln106_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln107_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="or_ln107_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="1"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln107_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="5" slack="0"/>
<pin id="563" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln107_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln115_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln107_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_mid1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_cast_mid1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_mid1/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_mid1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="1"/>
<pin id="596" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_9_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="0" index="2" bw="5" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln55_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="0" index="1" bw="9" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_2/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln55_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="1"/>
<pin id="615" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_10_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="10" slack="0"/>
<pin id="620" dir="0" index="2" bw="5" slack="0"/>
<pin id="621" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln54_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="9" slack="0"/>
<pin id="629" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_4/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln54_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_2/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln54_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="9" slack="0"/>
<pin id="642" dir="0" index="2" bw="10" slack="0"/>
<pin id="643" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_5/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="shl_ln115_mid1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="20" slack="0"/>
<pin id="649" dir="0" index="1" bw="10" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_mid1/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="shl_ln115_1_mid1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="0" index="1" bw="10" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1_mid1/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln115_5_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="0"/>
<pin id="665" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_5/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sub_ln115_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="20" slack="0"/>
<pin id="669" dir="0" index="1" bw="12" slack="0"/>
<pin id="670" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115_2/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln107_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="20" slack="0"/>
<pin id="676" dir="0" index="2" bw="20" slack="0"/>
<pin id="677" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_2/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln111_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln111_cast/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="4" slack="1"/>
<pin id="688" dir="0" index="2" bw="4" slack="1"/>
<pin id="689" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln111_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln111_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="0" index="1" bw="2" slack="0"/>
<pin id="698" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln111_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="0"/>
<pin id="703" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln111_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_11_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="10" slack="0"/>
<pin id="714" dir="0" index="2" bw="5" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln55_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_12_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="10" slack="0"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_ln54_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_1/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="select_ln54_6_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="0" index="2" bw="9" slack="0"/>
<pin id="743" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_6/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln54_7_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="9" slack="0"/>
<pin id="750" dir="0" index="2" bw="10" slack="0"/>
<pin id="751" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_7/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="shl_ln115_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="0"/>
<pin id="757" dir="0" index="1" bw="10" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_2/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln115_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="0"/>
<pin id="765" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln115_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="23" slack="0"/>
<pin id="769" dir="0" index="1" bw="64" slack="1"/>
<pin id="770" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln115_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="20" slack="0"/>
<pin id="774" dir="0" index="1" bw="12" slack="0"/>
<pin id="775" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln115_3_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="20" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_3/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln115_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="20" slack="0"/>
<pin id="784" dir="0" index="1" bw="64" slack="0"/>
<pin id="785" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="62" slack="0"/>
<pin id="790" dir="0" index="1" bw="64" slack="0"/>
<pin id="791" dir="0" index="2" bw="3" slack="0"/>
<pin id="792" dir="0" index="3" bw="7" slack="0"/>
<pin id="793" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln115_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="62" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="i3_addr_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="62" slack="0"/>
<pin id="805" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln108_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="store_ln108_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="0"/>
<pin id="816" dir="0" index="1" bw="4" slack="1"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="store_ln108_store_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="0"/>
<pin id="821" dir="0" index="1" bw="5" slack="1"/>
<pin id="822" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="store_ln108_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="0"/>
<pin id="826" dir="0" index="1" bw="5" slack="1"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln115_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="2"/>
<pin id="831" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln115_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="7"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/12 "/>
</bind>
</comp>

<comp id="836" class="1004" name="bitcast_ln115_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln115/12 "/>
</bind>
</comp>

<comp id="840" class="1007" name="grp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="9" slack="0"/>
<pin id="842" dir="0" index="1" bw="5" slack="0"/>
<pin id="843" dir="0" index="2" bw="5" slack="0"/>
<pin id="844" dir="0" index="3" bw="5" slack="0"/>
<pin id="845" dir="1" index="4" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln115_3/2 zext_ln107_1/2 mul_ln107/2 add_ln115_4/4 "/>
</bind>
</comp>

<comp id="850" class="1005" name="bx_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="0"/>
<pin id="852" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="bx "/>
</bind>
</comp>

<comp id="857" class="1005" name="by_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="0"/>
<pin id="859" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="by "/>
</bind>
</comp>

<comp id="864" class="1005" name="indvar_flatten_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="0"/>
<pin id="866" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="871" class="1005" name="nin_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="nin "/>
</bind>
</comp>

<comp id="878" class="1005" name="indvar_flatten62_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="12" slack="0"/>
<pin id="880" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten62 "/>
</bind>
</comp>

<comp id="885" class="1005" name="input_ftmap_read_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="890" class="1005" name="select_ln31_read_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="1"/>
<pin id="892" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_read "/>
</bind>
</comp>

<comp id="896" class="1005" name="shl_ln2_read_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="5" slack="1"/>
<pin id="898" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2_read "/>
</bind>
</comp>

<comp id="901" class="1005" name="zext_ln55_cast2_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="1"/>
<pin id="903" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_cast2 "/>
</bind>
</comp>

<comp id="907" class="1005" name="zext_ln31_cast1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="1"/>
<pin id="909" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_cast1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="zext_ln55_cast_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="9" slack="1"/>
<pin id="915" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_cast "/>
</bind>
</comp>

<comp id="918" class="1005" name="zext_ln31_cast_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="1"/>
<pin id="920" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_cast "/>
</bind>
</comp>

<comp id="923" class="1005" name="icmp_ln106_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln107_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="936" class="1005" name="select_ln107_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="2"/>
<pin id="938" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln107 "/>
</bind>
</comp>

<comp id="941" class="1005" name="i3_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="zext_ln115_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="12" slack="1"/>
<pin id="949" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln115_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln115_4_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="12" slack="7"/>
<pin id="954" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="add_ln115_4 "/>
</bind>
</comp>

<comp id="957" class="1005" name="i3_addr_read_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="114" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="116" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="128" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="170" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="176" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="170" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="176" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="263" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="266" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="257" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="278" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="313" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="309" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="313" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="66" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="318" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="326" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="345" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="332" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="68" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="359" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="72" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="367" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="296" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="399" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="396" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="412" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="82" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="84" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="86" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="84" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="452" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="92" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="457" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="478" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="465" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="486" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="96" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="486" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="502" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="387" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="98" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="393" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="100" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="405" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="102" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="50" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="393" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="542" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="548" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="405" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="548" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="60" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="62" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="64" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="593" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="589" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="62" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="593" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="64" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="630"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="48" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="66" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="598" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="606" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="625" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="612" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="652"><net_src comp="68" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="639" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="48" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="660"><net_src comp="70" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="639" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="72" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="647" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="542" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="524" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="559" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="106" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="685" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="681" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="60" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="691" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="62" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="64" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="705" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="66" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="62" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="705" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="64" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="711" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="719" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="725" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="48" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="66" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="733" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="739" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="705" pin="2"/><net_sink comp="747" pin=2"/></net>

<net id="760"><net_src comp="70" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="747" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="72" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="448" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="673" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="763" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="767" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="794"><net_src comp="108" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="110" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="112" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="801"><net_src comp="788" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="10" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="559" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="102" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="412" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="567" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="808" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="835"><net_src comp="832" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="839"><net_src comp="836" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="846"><net_src comp="423" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="575" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="104" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="829" pin="1"/><net_sink comp="840" pin=3"/></net>

<net id="853"><net_src comp="132" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="860"><net_src comp="136" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="867"><net_src comp="140" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="874"><net_src comp="144" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="881"><net_src comp="148" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="888"><net_src comp="152" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="893"><net_src comp="158" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="899"><net_src comp="164" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="904"><net_src comp="207" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="910"><net_src comp="211" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="916"><net_src comp="215" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="921"><net_src comp="219" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="926"><net_src comp="251" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="266" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="934"><net_src comp="927" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="939"><net_src comp="559" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="944"><net_src comp="802" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="950"><net_src comp="829" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="955"><net_src comp="840" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="960"><net_src comp="189" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="836" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_fm_buffer | {12 }
 - Input state : 
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : zext_ln31 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : zext_ln55 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : shl_ln2 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : select_ln31 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : input_ftmap | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : i3 | {3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten62_load : 1
		icmp_ln106 : 2
		add_ln106_2 : 2
		br_ln106 : 3
		indvar_flatten_load : 1
		icmp_ln107 : 2
		add_ln107_1 : 2
		select_ln107_3 : 3
		store_ln108 : 3
		store_ln108 : 4
	State 2
		zext_ln107 : 1
		tmp : 2
		tmp_cast : 3
		empty : 4
		tmp_5 : 5
		icmp_ln55 : 5
		add_ln55 : 4
		tmp_6 : 5
		select_ln54 : 6
		or_ln54 : 6
		yClamped : 7
		shl_ln3 : 8
		shl_ln115_1 : 8
		sext_ln115 : 9
		sub_ln115 : 10
		add_ln106 : 1
		select_ln106 : 1
		select_ln106_1 : 2
		zext_ln115 : 3
		mul_ln115 : 4
		zext_ln106 : 3
		add_ln106_1 : 4
		zext_ln106_1 : 5
		mul_ln106 : 6
		zext_ln106_2 : 7
		tmp_7 : 1
		tmp_8 : 1
		select_ln54_2 : 2
		select_ln54_3 : 3
		shl_ln115_mid : 4
		sext_ln115_6 : 5
		shl_ln115_1_mid : 4
		sext_ln115_4 : 5
		sub_ln115_1 : 6
		select_ln106_2 : 11
		icmp_ln108 : 1
		and_ln106 : 2
		add_ln107 : 2
		or_ln107 : 2
		select_ln107 : 2
		select_ln107_1 : 2
		zext_ln115_1 : 3
		add_ln115_3 : 5
		zext_ln107_1 : 6
		mul_ln107 : 7
		zext_ln107_2 : 3
		tmp_mid1 : 4
		tmp_cast_mid1 : 5
		p_mid1 : 6
		tmp_9 : 7
		icmp_ln55_2 : 7
		add_ln55_2 : 6
		tmp_10 : 7
		select_ln54_4 : 8
		or_ln54_2 : 8
		select_ln54_5 : 9
		shl_ln115_mid1 : 10
		shl_ln115_1_mid1 : 10
		sext_ln115_5 : 11
		sub_ln115_2 : 12
		select_ln107_2 : 13
		trunc_ln111_cast : 3
		zext_ln111 : 1
		add_ln111_1 : 4
		sext_ln111 : 5
		add_ln111 : 6
		tmp_11 : 7
		icmp_ln55_1 : 7
		tmp_12 : 7
		or_ln54_1 : 8
		select_ln54_6 : 8
		select_ln54_7 : 9
		shl_ln115_2 : 10
		sext_ln115_2 : 11
		add_ln115 : 8
		add_ln115_1 : 12
		sext_ln115_3 : 13
		add_ln115_2 : 14
		trunc_ln7 : 15
		sext_ln115_1 : 16
		i3_addr : 17
		add_ln108 : 3
		store_ln108 : 3
		store_ln108 : 3
		store_ln108 : 4
	State 3
	State 4
		add_ln115_4 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		input_fm_buffer_addr : 1
		store_ln115 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      add_ln106_2_fu_257      |    0    |    0    |    19   |
|          |      add_ln107_1_fu_272      |    0    |    0    |    17   |
|          |          tmp_fu_303          |    0    |    0    |    12   |
|          |         empty_fu_313         |    0    |    0    |    15   |
|          |        add_ln55_fu_332       |    0    |    0    |    15   |
|          |       add_ln106_fu_399       |    0    |    0    |    12   |
|          |      add_ln106_1_fu_433      |    0    |    0    |    12   |
|          |        p_mid122_fu_452       |    0    |    0    |    15   |
|          |       add_ln55_1_fu_465      |    0    |    0    |    15   |
|    add   |       add_ln107_fu_548       |    0    |    0    |    12   |
|          |        tmp_mid1_fu_583       |    0    |    0    |    12   |
|          |         p_mid1_fu_593        |    0    |    0    |    15   |
|          |       add_ln55_2_fu_612      |    0    |    0    |    15   |
|          |      add_ln111_1_fu_695      |    0    |    0    |    12   |
|          |       add_ln111_fu_705       |    0    |    0    |    15   |
|          |       add_ln115_fu_767       |    0    |    0    |    64   |
|          |      add_ln115_1_fu_772      |    0    |    0    |    27   |
|          |      add_ln115_2_fu_782      |    0    |    0    |    64   |
|          |       add_ln108_fu_808       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln107_3_fu_278    |    0    |    0    |    10   |
|          |      select_ln54_fu_345      |    0    |    0    |    9    |
|          |        yClamped_fu_359       |    0    |    0    |    10   |
|          |      select_ln106_fu_405     |    0    |    0    |    5    |
|          |     select_ln106_1_fu_412    |    0    |    0    |    4    |
|          |     select_ln54_2_fu_478     |    0    |    0    |    9    |
|          |     select_ln54_3_fu_486     |    0    |    0    |    9    |
|  select  |     select_ln106_2_fu_524    |    0    |    0    |    19   |
|          |      select_ln107_fu_559     |    0    |    0    |    5    |
|          |     select_ln107_1_fu_567    |    0    |    0    |    5    |
|          |     select_ln54_4_fu_625     |    0    |    0    |    9    |
|          |     select_ln54_5_fu_639     |    0    |    0    |    10   |
|          |     select_ln107_2_fu_673    |    0    |    0    |    19   |
|          |     select_ln54_6_fu_739     |    0    |    0    |    9    |
|          |     select_ln54_7_fu_747     |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln106_fu_251      |    0    |    0    |    19   |
|          |       icmp_ln107_fu_266      |    0    |    0    |    17   |
|   icmp   |       icmp_ln55_fu_326       |    0    |    0    |    17   |
|          |       icmp_ln108_fu_536      |    0    |    0    |    12   |
|          |      icmp_ln55_2_fu_606      |    0    |    0    |    17   |
|          |      icmp_ln55_1_fu_719      |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |       sub_ln115_fu_387       |    0    |    0    |    27   |
|    sub   |      sub_ln115_1_fu_518      |    0    |    0    |    26   |
|          |      sub_ln115_2_fu_667      |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln115_fu_423       |    0    |    0    |    23   |
|          |       mul_ln106_fu_442       |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln54_fu_353        |    0    |    0    |    2    |
|    or    |        or_ln107_fu_554       |    0    |    0    |    2    |
|          |       or_ln54_2_fu_633       |    0    |    0    |    2    |
|          |       or_ln54_1_fu_733       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln106_fu_531       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln106_fu_542       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_840          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | input_ftmap_read_read_fu_152 |    0    |    0    |    0    |
|          | select_ln31_read_read_fu_158 |    0    |    0    |    0    |
|   read   |   shl_ln2_read_read_fu_164   |    0    |    0    |    0    |
|          |  zext_ln55_read_read_fu_170  |    0    |    0    |    0    |
|          |  zext_ln31_read_read_fu_176  |    0    |    0    |    0    |
|          |   i3_addr_read_read_fu_189   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_182      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    zext_ln55_cast2_fu_207    |    0    |    0    |    0    |
|          |    zext_ln31_cast1_fu_211    |    0    |    0    |    0    |
|          |     zext_ln55_cast_fu_215    |    0    |    0    |    0    |
|          |     zext_ln31_cast_fu_219    |    0    |    0    |    0    |
|          |       zext_ln107_fu_299      |    0    |    0    |    0    |
|          |       zext_ln115_fu_419      |    0    |    0    |    0    |
|          |       zext_ln106_fu_429      |    0    |    0    |    0    |
|   zext   |      zext_ln106_1_fu_438     |    0    |    0    |    0    |
|          |      zext_ln106_2_fu_448     |    0    |    0    |    0    |
|          |      zext_ln115_1_fu_575     |    0    |    0    |    0    |
|          |      zext_ln107_2_fu_579     |    0    |    0    |    0    |
|          |    trunc_ln111_cast_fu_681   |    0    |    0    |    0    |
|          |       zext_ln111_fu_691      |    0    |    0    |    0    |
|          |      zext_ln115_2_fu_829     |    0    |    0    |    0    |
|          |      zext_ln115_3_fu_832     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_309       |    0    |    0    |    0    |
|          |       sext_ln115_fu_383      |    0    |    0    |    0    |
|          |      sext_ln115_6_fu_502     |    0    |    0    |    0    |
|          |      sext_ln115_4_fu_514     |    0    |    0    |    0    |
|   sext   |     tmp_cast_mid1_fu_589     |    0    |    0    |    0    |
|          |      sext_ln115_5_fu_663     |    0    |    0    |    0    |
|          |       sext_ln111_fu_701      |    0    |    0    |    0    |
|          |      sext_ln115_2_fu_763     |    0    |    0    |    0    |
|          |      sext_ln115_3_fu_778     |    0    |    0    |    0    |
|          |      sext_ln115_1_fu_798     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_318         |    0    |    0    |    0    |
|          |         tmp_6_fu_337         |    0    |    0    |    0    |
|          |         tmp_7_fu_457         |    0    |    0    |    0    |
| bitselect|         tmp_8_fu_470         |    0    |    0    |    0    |
|          |         tmp_9_fu_598         |    0    |    0    |    0    |
|          |         tmp_10_fu_617        |    0    |    0    |    0    |
|          |         tmp_11_fu_711        |    0    |    0    |    0    |
|          |         tmp_12_fu_725        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        shl_ln3_fu_367        |    0    |    0    |    0    |
|          |      shl_ln115_1_fu_375      |    0    |    0    |    0    |
|          |     shl_ln115_mid_fu_494     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln115_1_mid_fu_506    |    0    |    0    |    0    |
|          |     shl_ln115_mid1_fu_647    |    0    |    0    |    0    |
|          |    shl_ln115_1_mid1_fu_655   |    0    |    0    |    0    |
|          |          tmp4_fu_685         |    0    |    0    |    0    |
|          |      shl_ln115_2_fu_755      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|       trunc_ln7_fu_788       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   742   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln115_4_reg_952  |   12   |
|       bx_reg_850       |    5   |
|       by_reg_857       |    5   |
|  i3_addr_read_reg_957  |   32   |
|     i3_addr_reg_941    |   32   |
|   icmp_ln106_reg_923   |    1   |
|   icmp_ln107_reg_927   |    1   |
|indvar_flatten62_reg_878|   12   |
| indvar_flatten_reg_864 |   10   |
|input_ftmap_read_reg_885|   64   |
|       nin_reg_871      |    4   |
|  select_ln107_reg_936  |    5   |
|select_ln31_read_reg_890|    4   |
|  shl_ln2_read_reg_896  |    5   |
|  zext_ln115_2_reg_947  |   12   |
| zext_ln31_cast1_reg_907|   10   |
| zext_ln31_cast_reg_918 |    9   |
| zext_ln55_cast2_reg_901|   10   |
| zext_ln55_cast_reg_913 |    9   |
+------------------------+--------+
|          Total         |   242  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_840 |  p1  |   2  |   5  |   10   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   10   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   742  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   242  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   242  |   751  |
+-----------+--------+--------+--------+--------+
