// Seed: 1571371477
module module_0;
  assign id_1 = 1'b0 ? 1'd0 : id_1 != 1;
  assign id_1 = id_1 < 1;
  supply0 id_2;
  supply1 id_3 = id_2 - 1'b0 ? {id_1, id_2 != ""} : 1;
  assign id_2 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  always @(posedge id_5 != 1) begin
    $display(id_4, 1, id_4, 1, 1, id_5 == id_5);
    if (id_2) assume (0);
  end
  module_0();
  always @(posedge 1) id_3 = id_5;
  always @(negedge id_4 < id_4 or posedge id_2) begin
    if (1) begin
      @(posedge 1) begin
        id_2 <= id_5;
        if (1 - 1) id_4 = 1;
      end
      $display(id_5 !=? 1, id_5, 1, !id_4, 1'h0);
    end else id_2 <= 1;
  end
endmodule
