{
  "Top": "calculate_statistics",
  "RtlTop": "calculate_statistics",
  "RtlPrefix": "",
  "RtlSubPrefix": "calculate_statistics_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "n": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input_stream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "calculate_statistics"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "calculate_statistics",
    "Version": "1.0",
    "DisplayName": "Calculate_statistics",
    "Revision": "2113959951",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_calculate_statistics_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/src\/DataTypes.h",
      "..\/..\/..\/..\/src\/MatrixComplex.cpp",
      "..\/..\/..\/..\/src\/StatsCalc.cpp",
      "..\/..\/..\/..\/src\/StreamConverters.cpp",
      "..\/..\/..\/..\/src\/ZeroCross.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_calc_abs_mean.vhd",
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_calc_moments.vhd",
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_calc_rms.vhd",
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_calc_std.vhd",
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_calc_sum.vhd",
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_find_minmax.vhd",
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_read_data.vhd",
      "impl\/vhdl\/calculate_statistics_calculate_statistics_Pipeline_write_results.vhd",
      "impl\/vhdl\/calculate_statistics_CTRL_s_axi.vhd",
      "impl\/vhdl\/calculate_statistics_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/calculate_statistics_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/calculate_statistics_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/calculate_statistics_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/calculate_statistics_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/calculate_statistics_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/calculate_statistics_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/calculate_statistics_regslice_both.vhd",
      "impl\/vhdl\/calculate_statistics_results_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/calculate_statistics_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/calculate_statistics_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/calculate_statistics.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_calc_abs_mean.v",
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_calc_moments.v",
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_calc_rms.v",
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_calc_std.v",
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_calc_sum.v",
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_find_minmax.v",
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_read_data.v",
      "impl\/verilog\/calculate_statistics_calculate_statistics_Pipeline_write_results.v",
      "impl\/verilog\/calculate_statistics_CTRL_s_axi.v",
      "impl\/verilog\/calculate_statistics_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/calculate_statistics_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/calculate_statistics_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/calculate_statistics_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/calculate_statistics_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/calculate_statistics_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/calculate_statistics_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/calculate_statistics_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/calculate_statistics_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/calculate_statistics_regslice_both.v",
      "impl\/verilog\/calculate_statistics_results_RAM_AUTO_1R1W.v",
      "impl\/verilog\/calculate_statistics_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/calculate_statistics_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/calculate_statistics.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/data\/calculate_statistics.mdd",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/data\/calculate_statistics.tcl",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/data\/calculate_statistics.yaml",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/src\/xcalculate_statistics.c",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/src\/xcalculate_statistics.h",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/src\/xcalculate_statistics_hw.h",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/src\/xcalculate_statistics_linux.c",
      "impl\/misc\/drivers\/calculate_statistics_v1_0\/src\/xcalculate_statistics_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/calculate_statistics_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/calculate_statistics_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/calculate_statistics_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/calculate_statistics_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/calculate_statistics_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/calculate_statistics_sitofp_32ns_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/calculate_statistics.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "calculate_statistics_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculate_statistics_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculate_statistics_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name calculate_statistics_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculate_statistics_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculate_statistics_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculate_statistics_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculate_statistics_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculate_statistics_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculate_statistics_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "calculate_statistics_sitofp_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name calculate_statistics_sitofp_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "n",
          "access": "W",
          "description": "Data signal of n",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "n",
              "access": "W",
              "description": "Bit 31 to 0 of n"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "n"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TKEEP",
        "input_stream_TLAST",
        "input_stream_TREADY",
        "input_stream_TSTRB",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "calculate_statistics",
      "BindInstances": "data_U fmul_32ns_32ns_32_4_max_dsp_1_U76 faddfsub_32ns_32ns_32_5_full_dsp_1_U75 faddfsub_32ns_32ns_32_5_full_dsp_1_U75 fmul_32ns_32ns_32_4_max_dsp_1_U76 faddfsub_32ns_32ns_32_5_full_dsp_1_U75 sitofp_32ns_32_6_no_dsp_1_U80 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fsqrt_32ns_32ns_32_16_no_dsp_1_U81 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fsqrt_32ns_32ns_32_16_no_dsp_1_U81 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fdiv_32ns_32ns_32_16_no_dsp_1_U78 faddfsub_32ns_32ns_32_5_full_dsp_1_U75 faddfsub_32ns_32ns_32_5_full_dsp_1_U75 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fdiv_32ns_32ns_32_16_no_dsp_1_U79 fmul_32ns_32ns_32_4_max_dsp_1_U76 fdiv_32ns_32ns_32_16_no_dsp_1_U78 CTRL_s_axi_U",
      "Instances": [
        {
          "ModuleName": "calculate_statistics_Pipeline_read_data",
          "InstanceName": "grp_calculate_statistics_Pipeline_read_data_fu_280",
          "BindInstances": "icmp_ln86_fu_154_p2 add_ln86_fu_160_p2"
        },
        {
          "ModuleName": "calculate_statistics_Pipeline_calc_sum",
          "InstanceName": "grp_calculate_statistics_Pipeline_calc_sum_fu_297",
          "BindInstances": "icmp_ln96_fu_152_p2 add_ln96_fu_176_p2 sparsemux_9_2_32_1_1_U11"
        },
        {
          "ModuleName": "calculate_statistics_Pipeline_calc_std",
          "InstanceName": "grp_calculate_statistics_Pipeline_calc_std_fu_307",
          "BindInstances": "icmp_ln105_fu_164_p2 add_ln105_fu_188_p2 sparsemux_9_2_32_1_1_U21"
        },
        {
          "ModuleName": "calculate_statistics_Pipeline_find_minmax",
          "InstanceName": "grp_calculate_statistics_Pipeline_find_minmax_fu_318",
          "BindInstances": "icmp_ln116_fu_184_p2 sparsemux_9_2_32_1_1_U30 icmp_ln247_fu_287_p2 icmp_ln247_1_fu_293_p2 or_ln247_fu_299_p2 icmp_ln247_2_fu_305_p2 icmp_ln247_3_fu_311_p2 or_ln247_1_fu_317_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln247_fu_323_p2 and_ln247_1_fu_329_p2 min_val_fu_335_p3 icmp_ln241_fu_358_p2 icmp_ln241_1_fu_364_p2 or_ln241_fu_370_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln241_fu_376_p2 and_ln241_1_fu_381_p2 max_val_fu_387_p3 add_ln116_fu_235_p2"
        },
        {
          "ModuleName": "calculate_statistics_Pipeline_calc_rms",
          "InstanceName": "grp_calculate_statistics_Pipeline_calc_rms_fu_330",
          "BindInstances": "icmp_ln125_fu_154_p2 add_ln125_fu_178_p2 sparsemux_9_2_32_1_1_U42"
        },
        {
          "ModuleName": "calculate_statistics_Pipeline_calc_abs_mean",
          "InstanceName": "grp_calculate_statistics_Pipeline_calc_abs_mean_fu_340",
          "BindInstances": "icmp_ln134_fu_150_p2 add_ln134_fu_174_p2 sparsemux_9_2_32_1_1_U50"
        },
        {
          "ModuleName": "calculate_statistics_Pipeline_calc_moments",
          "InstanceName": "grp_calculate_statistics_Pipeline_calc_moments_fu_350",
          "BindInstances": "icmp_ln144_fu_198_p2 add_ln144_fu_222_p2 sparsemux_9_2_32_1_1_U60"
        },
        {
          "ModuleName": "calculate_statistics_Pipeline_write_results",
          "InstanceName": "grp_calculate_statistics_Pipeline_write_results_fu_363",
          "BindInstances": "icmp_ln176_fu_97_p2 add_ln176_fu_103_p2 out_pkt_last_fu_114_p2"
        }
      ]
    },
    "Info": {
      "calculate_statistics_Pipeline_read_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics_Pipeline_calc_sum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics_Pipeline_calc_std": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics_Pipeline_find_minmax": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics_Pipeline_calc_rms": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics_Pipeline_calc_abs_mean": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics_Pipeline_calc_moments": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics_Pipeline_write_results": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_statistics": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "calculate_statistics_Pipeline_read_data": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "0",
          "PipelineII": "2 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.698"
        },
        "Loops": [{
            "Name": "read_data",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "125",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics_Pipeline_calc_sum": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "8",
          "PipelineIIMax": "0",
          "PipelineII": "8 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "calc_sum",
            "TripCount": "",
            "LatencyMin": "7",
            "LatencyMax": "?",
            "Latency": "7 ~ ?",
            "PipelineII": "6",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "168",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "198",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics_Pipeline_calc_std": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "calc_std",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "6",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "235",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "250",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics_Pipeline_find_minmax": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.409"
        },
        "Loops": [{
            "Name": "find_minmax",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "328",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "435",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics_Pipeline_calc_rms": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "calc_rms",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "6",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "200",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "190",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics_Pipeline_calc_abs_mean": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "calc_abs_mean",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "6",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "167",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "199",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics_Pipeline_calc_moments": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "calc_moments",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "6",
            "PipelineDepth": "41"
          }],
        "Area": {
          "FF": "466",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics_Pipeline_write_results": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.911"
        },
        "Loops": [{
            "Name": "write_results",
            "TripCount": "11",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_statistics": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.386"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "2688",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4099",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-18 03:51:46 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
