(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sdscc 2015.4 SW Build on Dec 14 2015 23:02:57
# Start time    : Fri Jan 01 05:50:00 -0800 2016
# Command line  : sdscc -DTIME_SHARPEN -DTIME_EDGE_DETECT -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/edge_detect.o -MMD -MP -MFsrc/edge_detect.d -MTsrc/edge_detect.d -o src/edge_detect.o ../src/edge_detect.c -sds-hw sharpen_filter sharpen.c -clkid 1 -sds-end -sds-hw sobel_filter edge_detect.c -clkid 1 -sds-end -target-os standalone -sds-pf zed
# Log file      : C:/xup/SDSoC/labs/lab3a/SDDebug/_sds/reports/sds_edge_detect.log
# Journal file  : C:/xup/SDSoC/labs/lab3a/SDDebug/_sds/reports/sds_edge_detect.jou
# Report file   : C:/xup/SDSoC/labs/lab3a/SDDebug/_sds/reports/sds_edge_detect.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : C:/xup/SDSoC/labs/lab3a/SDDebug/_sds/vhls/sobel_filter/solution/syn/report/sobel_filter_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.95|      5.05|        0.74|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2076613|  2076613|  2076614|  2076614|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2076611|  2076611|        12|          1|          1|  2076601|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    279|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|     419|     15|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     419|    395|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |buff_A_0_U  |sobel_filter_buff_A_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |buff_A_1_U  |sobel_filter_buff_A_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |buff_A_2_U  |sobel_filter_buff_A_2  |        1|  0|   0|  1920|    8|     1|        15360|
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                       |        3|  0|   0|  5760|   24|     3|        46080|
    +------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_311_p2                  |     +    |      0|  0|  11|          11|           1|
    |edge_weight_fu_568_p2          |     +    |      0|  0|  12|          12|          12|
    |indvar_flatten_next_fu_240_p2  |     +    |      0|  0|  21|          21|           1|
    |row_s_fu_260_p2                |     +    |      0|  0|  11|          11|           1|
    |tmp1_fu_463_p2                 |     +    |      0|  0|   9|           9|           9|
    |x_weight_2_1_2_i_fu_457_p2     |     +    |      0|  0|   4|          11|          11|
    |x_weight_2_2_2_i_fu_516_p2     |     +    |      0|  0|   4|          11|          11|
    |y_weight_2_1_2_i_fu_473_p2     |     +    |      0|  0|  10|          10|          10|
    |tmp_1_i_fu_533_p2              |     -    |      0|  0|  11|           1|          11|
    |tmp_4_i_fu_550_p2              |     -    |      0|  0|  11|           1|          11|
    |x_weight_2_0_2_i_fu_419_p2     |     -    |      0|  0|   9|           9|           9|
    |x_weight_2_1_1_i_fu_440_p2     |     -    |      0|  0|   4|          11|          11|
    |x_weight_2_2_i_fu_485_p2       |     -    |      0|  0|   4|          11|          11|
    |y_weight_2_2_1_i_fu_507_p2     |     -    |      0|  0|   4|          11|          11|
    |y_weight_2_2_2_i_fu_522_p2     |     -    |      0|  0|   4|          11|          11|
    |y_weight_2_2_i_fu_490_p2       |     -    |      0|  0|  11|          11|          11|
    |buff_C_0_2_fu_373_p3           |  Select  |      0|  0|   8|           1|           8|
    |buff_C_1_2_fu_366_p3           |  Select  |      0|  0|   8|           1|           8|
    |buff_C_2_2_fu_380_p3           |  Select  |      0|  0|   8|           1|           8|
    |col_assign_mid2_fu_252_p3      |  Select  |      0|  0|  11|           1|           1|
    |edge_val_fu_601_p3             |  Select  |      0|  0|   8|           1|           8|
    |phitmp_i_fu_590_p3             |  Select  |      0|  0|   2|           1|           2|
    |row_mid2_fu_266_p3             |  Select  |      0|  0|  11|           1|          11|
    |tmp_2_i_fu_538_p3              |  Select  |      0|  0|  11|           1|          11|
    |tmp_5_i_fu_555_p3              |  Select  |      0|  0|  11|           1|          11|
    |ap_sig_bdd_180                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_251                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_295                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_300                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_304                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_310                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_317                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_72                  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_96                  |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_305_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp_7_fu_294_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_246_p2            |   icmp   |      0|  0|   4|          11|           8|
    |exitcond_flatten_fu_234_p2     |   icmp   |      0|  0|   8|          21|          16|
    |tmp_1_fu_279_p2                |   icmp   |      0|  0|   4|          11|           1|
    |tmp_3_fu_284_p2                |   icmp   |      0|  0|   4|          11|           9|
    |tmp_3_i_fu_545_p2              |   icmp   |      0|  0|   4|          11|           1|
    |tmp_7_i_fu_574_p2              |   icmp   |      0|  0|   5|          12|           8|
    |tmp_9_i_fu_580_p2              |   icmp   |      0|  0|   5|          12|           7|
    |tmp_fu_274_p2                  |   icmp   |      0|  0|   4|          11|          11|
    |tmp_i_fu_528_p2                |   icmp   |      0|  0|   4|          11|           1|
    |tmp_s_fu_300_p2                |   icmp   |      0|  0|   4|          11|           1|
    |tmp_5_fu_597_p2                |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 279|         305|         285|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |   1|          4|    1|          4|
    |ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4  |   8|          2|    8|         16|
    |ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5  |   8|          2|    8|         16|
    |ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2  |   8|          2|    8|         16|
    |ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5  |   8|          2|    8|         16|
    |ap_reg_ppiten_pp0_it1                         |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it11                        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it6                         |   1|          2|    1|          2|
    |col_assign_phi_fu_205_p4                      |  11|          2|   11|         22|
    |col_assign_reg_201                            |  11|          2|   11|         22|
    |indvar_flatten_reg_179                        |  21|          2|   21|         42|
    |row_phi_fu_194_p4                             |  11|          2|   11|         22|
    |row_reg_190                                   |  11|          2|   11|         22|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 101|         28|  101|        204|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   3|   0|    3|          0|
    |ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4    |   8|   0|    8|          0|
    |ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5    |   8|   0|    8|          0|
    |ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2    |   8|   0|    8|          0|
    |ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it3    |   8|   0|    8|          0|
    |ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it4    |   8|   0|    8|          0|
    |ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5    |   8|   0|    8|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                           |   1|   0|    1|          0|
    |ap_reg_ppstg_buff_A_1_addr_reg_685_pp0_it2      |  11|   0|   11|          0|
    |ap_reg_ppstg_buff_C_2_0_load_reg_736_pp0_it6    |   8|   0|    8|          0|
    |ap_reg_ppstg_buff_C_2_1_load_1_reg_746_pp0_it6  |   8|   0|    8|          0|
    |ap_reg_ppstg_buff_C_2_2_reg_766_pp0_it6         |   8|   0|    8|          0|
    |ap_reg_ppstg_tmp_4_reg_680_pp0_it2              |  11|   0|   64|         53|
    |buff_A_1_addr_reg_685                           |  11|   0|   11|          0|
    |buff_A_1_load_reg_709                           |   8|   0|    8|          0|
    |buff_C_0_0_fu_78                                |   8|   0|    8|          0|
    |buff_C_0_0_load_reg_731                         |   8|   0|    8|          0|
    |buff_C_0_1_fu_82                                |   8|   0|    8|          0|
    |buff_C_0_1_load_reg_751                         |   8|   0|    8|          0|
    |buff_C_0_2_reg_761                              |   8|   0|    8|          0|
    |buff_C_1_0_fu_90                                |   8|   0|    8|          0|
    |buff_C_1_0_load_reg_741                         |   8|   0|    8|          0|
    |buff_C_1_1_fu_94                                |   8|   0|    8|          0|
    |buff_C_1_2_reg_756                              |   8|   0|    8|          0|
    |buff_C_2_0_fu_86                                |   8|   0|    8|          0|
    |buff_C_2_0_load_reg_736                         |   8|   0|    8|          0|
    |buff_C_2_1_fu_74                                |   8|   0|    8|          0|
    |buff_C_2_1_load_1_reg_746                       |   8|   0|    8|          0|
    |buff_C_2_2_reg_766                              |   8|   0|    8|          0|
    |col_assign_mid2_reg_656                         |  11|   0|   11|          0|
    |col_assign_reg_201                              |  11|   0|   11|          0|
    |edge_val_reg_821                                |   8|   0|    8|          0|
    |exitcond_flatten_reg_647                        |   1|   0|    1|          0|
    |indvar_flatten_reg_179                          |  21|   0|   21|          0|
    |or_cond_reg_700                                 |   1|   0|    1|          0|
    |return_value_reg_714                            |   8|   0|    8|          0|
    |row_mid2_reg_666                                |  11|   0|   11|          0|
    |row_reg_190                                     |  11|   0|   11|          0|
    |tmp_2_i_reg_795                                 |  11|   0|   11|          0|
    |tmp_3_reg_673                                   |   1|   0|    1|          0|
    |tmp_4_reg_680                                   |  11|   0|   64|         53|
    |tmp_5_i_reg_800                                 |  11|   0|   11|          0|
    |tmp_7_i_reg_805                                 |   1|   0|    1|          0|
    |tmp_7_reg_696                                   |   1|   0|    1|          0|
    |tmp_8_reg_816                                   |   8|   0|    8|          0|
    |tmp_9_i_reg_811                                 |   1|   0|    1|          0|
    |x_weight_2_1_2_i_reg_771                        |  11|   0|   11|          0|
    |x_weight_2_2_2_i_reg_781                        |  11|   0|   11|          0|
    |y_reg_720                                       |   8|   0|    8|          0|
    |y_weight_2_1_2_i_reg_776                        |  10|   0|   10|          0|
    |y_weight_2_2_2_i_reg_788                        |  11|   0|   11|          0|
    |col_assign_mid2_reg_656                         |   0|  11|   11|          0|
    |exitcond_flatten_reg_647                        |   0|   1|    1|          0|
    |or_cond_reg_700                                 |   0|   1|    1|          0|
    |tmp_3_reg_673                                   |   0|   1|    1|          0|
    |tmp_7_reg_696                                   |   0|   1|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 419|  15|  540|        106|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_start         |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_done          | out |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_idle          | out |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_ready         | out |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_return        | out |   32| ap_ctrl_hs | sobel_filter | return value |
|input_r_dout     |  in |    8|   ap_fifo  |    input_r   |    pointer   |
|input_r_empty_n  |  in |    1|   ap_fifo  |    input_r   |    pointer   |
|input_r_read     | out |    1|   ap_fifo  |    input_r   |    pointer   |
|output_r_din     | out |    8|   ap_fifo  |   output_r   |    pointer   |
|output_r_full_n  |  in |    1|   ap_fifo  |   output_r   |    pointer   |
|output_r_write   | out |    1|   ap_fifo  |   output_r   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

