cmd=capture record-data --json --args-path /Users/mblsha/src/github/motor-benchmarks/test_all_analog/record_options.json --out /Users/mblsha/src/github/motor-benchmarks/test_all_analog/record_result.json
[2025-12-31 21:16:00.708084] [I] [tid 57967790] [main] [profile.h:28] GetFirmwareVersion finished, took 1.867 ms
[2025-12-31 21:16:00.713811] [I] [tid 57967790] [main] [profile.h:28] GetFirmwareVersion finished, took 1.644 ms
[2025-12-31 21:16:00.984552] [I] [tid 57967790] [mso] [mso_device_interface.cpp:1080] Reading AFE Metadata
[2025-12-31 21:16:02.019274] [I] [tid 57967790] [mso] [mso_device_interface.cpp:1089] Metadata is 6376 bytes
[2025-12-31 21:16:02.019301] [I] [tid 57967790] [mso] [mso_device.cpp:300] Read MSO and AFE Metadata: 
MSO Device Metadata
	Metadata Version: Initial (1)
	Pod PN:           MsoPod_4ch_100Mhz_9b_100Ms (99200063)
	Board PN:         MsoMain_1_5_GB (91300009)
	Board Revision:   Rev0B (2)
	Board ID:         1580041361759993009 [0x15ED6F3F4220FCB1]
	Device Serial:    B6KES

MSO AFE Metadata
	Metadata Version: Initial (1)
	Board PN:         MsoAfe_4ch_9b (91300007)
	Board Revision:   Rev0E (4)
	Board ID:         5706489996828937159 [0x4F31866AF74F0BC7]

[2025-12-31 21:16:02.019528] [I] [tid 57967790] [mso] [mso_device.cpp:434] MSO firmware version: 1.0.52, build date: Nov  4 2025, info: Joe Edition
[2025-12-31 21:16:02.021553] [I] [tid 57967790] [mso] [mso_device.cpp:526] Firmware is up-to-date
[2025-12-31 21:16:02.087547] [I] [tid 57967790] [device] [spi_flash.cpp:462] data size: 8192
[2025-12-31 21:16:02.087553] [I] [tid 57967790] [device] [spi_flash.cpp:468] Last assert log: last_log_msg_ms=4294967295, log_start_index=4294967295
[2025-12-31 21:16:02.087553] [C] [tid 57967790] [device] [spi_flash.cpp:471] Last assert log start index is too large, ignoring: 4294967295
[2025-12-31 21:16:02.087579] [I] [tid 57967790] [mso] [mso_device.cpp:591] Waiting for wall power
[2025-12-31 21:16:02.087586] [I] [tid 57967790] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=0%) to DSInitializing(msg=Waiting for wall power, progress=0%)
[2025-12-31 21:16:02.087637] [I] [tid 57967801] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 21:16:02.089614] [I] [tid 57967801] [mso] [mso_device_mailbox.cpp:526] Starting interrupt read stream for ep 81 40
[2025-12-31 21:16:02.094287] [I] [tid 57967861] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=16384, chunk_size_bytes=64
[2025-12-31 21:16:02.095087] [I] [tid 57967801] [mso] [mso_device_mailbox.cpp:552] Starting async read stream for ep 84 4000
[2025-12-31 21:16:02.099832] [I] [tid 57967862] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=256, chunk_size_bytes=4096
[2025-12-31 21:16:02.100561] [I] [tid 57967801] [mso] [mso_device_interface.cpp:454] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 21:16:02.108066] [I] [tid 57967801] [mso] [mso_device_interface.cpp:524] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 21:16:02.230787] [I] [tid 57967801] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa0 value=0x0
[2025-12-31 21:16:02.233067] [I] [tid 57967801] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa1 value=0x0
[2025-12-31 21:16:02.280384] [I] [tid 57967801] [device] [mso_device_interface.cpp:1861] Programming Smart Cable IO Expander A
[2025-12-31 21:16:02.351806] [I] [tid 57967801] [mso] [mso_device_interface.cpp:1325] Programming FPGA bitstream, 4639728 bytes
[2025-12-31 21:16:03.472546] [I] [tid 57967801] [main] [profile.h:28] Programming FPGA  finished, took 1124.743 ms
[2025-12-31 21:16:03.477082] [I] [tid 57967801] [device] [mso_device_interface.cpp:1957] Enabling hardware monitoring in firmware.
[2025-12-31 21:16:03.479337] [I] [tid 57967801] [device] [mso_device_interface.cpp:1971] Enabling fan control in firmware.
[2025-12-31 21:16:03.485191] [I] [tid 57967801] [mso] [fancontroller_lm96063.cpp:35] Setting critical temperature setpoint to 70 degrees C, hysteresis=5 degrees C
[2025-12-31 21:16:03.494306] [I] [tid 57967801] [device] [mso_device_interface.cpp:1917] Programming Smart Cable IO Expander B
[2025-12-31 21:16:03.534864] [I] [tid 57967801] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=Waiting for wall power, progress=0%) to DSInitializing(msg=, progress=30%)
[2025-12-31 21:16:03.534876] [I] [tid 57967801] [main] [mso_device_interface.cpp:595] Configuring IO Expander for Dc/Vga/Adc/Dac
[2025-12-31 21:16:03.600896] [I] [tid 57967801] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=30%) to DSInitializing(msg=, progress=40%)
[2025-12-31 21:16:03.603285] [I] [tid 57967801] [main] [mso_device_interface.cpp:605] FPGA HW Revision: 3.64
[2025-12-31 21:16:03.603292] [I] [tid 57967801] [mso.fpga] [mso_fpga.cpp:284] Waiting for DDR locked and calibrated
[2025-12-31 21:16:04.073055] [I] [tid 57967801] [mso.fpga] [mso_fpga.cpp:297] Locked and calibrated DDR after 469 ms
[2025-12-31 21:16:04.566287] [I] [tid 57967801] [main] [profile.h:28] Initializing Clock finished, took 483.957 ms
[2025-12-31 21:16:04.566303] [I] [tid 57967801] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=40%) to DSInitializing(msg=, progress=60%)
[2025-12-31 21:16:04.584308] [I] [tid 57967801] [mso] [adc_12qj1600.cpp:143] ADC Vendor ID: 0451
[2025-12-31 21:16:05.164314] [I] [tid 57967801] [main] [adc_12qj1600.cpp:176] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 21:16:05.164318] [I] [tid 57967801] [main] [adc_12qj1600.cpp:179] ADC Locked
[2025-12-31 21:16:05.164320] [I] [tid 57967801] [main] [profile.h:28] Configuring ADC finished, took 598.018 ms
[2025-12-31 21:16:05.164325] [I] [tid 57967801] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=60%) to DSInitializing(msg=, progress=70%)
[2025-12-31 21:16:05.166545] [I] [tid 57967801] [mso.fpga] [mso_fpga.cpp:345] JESD reset started, waiting for lock...
[2025-12-31 21:16:05.297043] [I] [tid 57967801] [mso.fpga] [mso_fpga.cpp:364] Locked JESD after 130 ms, 0 retries
[2025-12-31 21:16:05.314063] [I] [tid 57967801] [main] [profile.h:28] Resetting JESD Transceivers finished, took 149.733 ms
[2025-12-31 21:16:05.323080] [I] [tid 57967801] [main] [mso_device_interface.cpp:669] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 21:16:05.323101] [I] [tid 57967801] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=70%) to DSInitializing(msg=, progress=90%)
[2025-12-31 21:16:05.713871] [I] [tid 57967801] [main] [profile.h:28] Waiting for ADC calibration to finish finished, took 390.763 ms
[2025-12-31 21:16:05.750079] [I] [tid 57967801] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=90%) to DSInitializing(msg=, progress=100%)
[2025-12-31 21:16:05.750086] [I] [tid 57967801] [device] [mso_device_interface.cpp:682] Resetting FPGA timestamp
[2025-12-31 21:16:05.752297] [I] [tid 57967801] [device] [mso_device_interface.cpp:685] Enabling smart ports
[2025-12-31 21:16:05.779362] [I] [tid 57967801] [device] [mso_device_interface.cpp:302] Sending ScPdProcessingEnable, enabled=0x1f, disabled=0xffe0
[2025-12-31 21:16:05.816123] [I] [tid 57967801] [main] [profile.h:28] Setting LED Color finished, took 2.313 ms
[2025-12-31 21:16:05.816131] [I] [tid 57967801] [main] [profile.h:28] Initializing MSO finished, took 3709.830 ms
[2025-12-31 21:16:05.848012] [I] [tid 57967801] [device] [mso_device_mailbox.cpp:672] MSO origin time is 10:16:05.830109 (timestamp_offset=560500ns)
[2025-12-31 21:16:05.852786] [I] [tid 57967801] [mso] [mso_device_mailbox.cpp:700] Measured ADC/FPGA offset is 241 samples
[2025-12-31 21:16:05.859679] [I] [tid 57967801] [mso.scope] [oscilloscope_instrument.cpp:1467] Resetting OscilloscopeInstrument to default configuration
[2025-12-31 21:16:05.859882] [I] [tid 57967801] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 4872 to 5120
[2025-12-31 21:16:05.860053] [I] [tid 57967801] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=100%) to DSReady()
[2025-12-31 21:16:05.860087] [I] [tid 57967801] [mso.firmware] [mso_device_mailbox.cpp:162] [fw_thread 0] Wall power: PD contract established. Event count 0
[2025-12-31 21:16:05.860093] [I] [tid 57967801] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 21:16:05.860093] [W] [tid 57967801] [mso] [mso_device_mailbox.cpp:452] Attempting to initialize, but device is no longer initializing
[2025-12-31 21:16:05.865180] [I] [tid 57967790] [main] [capture_commands.cpp:32] waiting for Logic Analyzer Smart Cable Detection...
[2025-12-31 21:16:05.865441] [I] [tid 57967790] [main] [data_recorder.cpp:233] Waiting for instruments...
[2025-12-31 21:16:05.865443] [I] [tid 57967790] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 21:16:05.865446] [I] [tid 57967790] [main] [data_recorder.cpp:236] Are instruments available: true
[2025-12-31 21:16:05.865447] [I] [tid 57967790] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 21:16:05.865450] [I] [tid 57967790] [main] [capture_commands.cpp:48] Required instruments found! starting recording...
[2025-12-31 21:16:05.865563] [I] [tid 57967790] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 4872 to 5120
[2025-12-31 21:16:05.865635] [I] [tid 57967790] [main] [capture_commands.cpp:50] recording started. waiting for data to be collected...
[2025-12-31 21:16:05.866696] [I] [tid 57967993] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=8192, chunk_size_bytes=131072
[2025-12-31 21:16:05.988818] [W] [tid 57967802] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 499999500
[2025-12-31 21:16:05.991039] [W] [tid 57967802] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 497776500
[2025-12-31 21:16:05.993426] [W] [tid 57967802] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 495412166
[2025-12-31 21:16:05.995794] [W] [tid 57967802] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 493020458
[2025-12-31 21:16:06.032101] [I] [tid 57967802] [main] [profile.h:28] ProcessPendingConfiguration finished, took 172.083 ms
[2025-12-31 21:16:06.171291] [W] [tid 57967802] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 317529875
[2025-12-31 21:16:06.197032] [I] [tid 57967802] [main] [profile.h:28] ProcessPendingConfiguration finished, took 164.914 ms
[2025-12-31 21:16:06.565631] [I] [tid 57967813] [mso.firmware] [mso_device_mailbox.cpp:135] [fw_thread 0] Smart cable unplugged on port 0
[2025-12-31 21:16:06.569783] [I] [tid 57967813] [mso] [mso_device.cpp:971] Smart Cable connected, fw_port=0
[2025-12-31 21:16:07.028124] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 0 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds
[2025-12-31 21:16:07.028138] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 1 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds
[2025-12-31 21:16:07.028142] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 2 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds
[2025-12-31 21:16:07.028144] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 3 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds
[2025-12-31 21:16:07.028189] [I] [tid 57967790] [main] [data_recorder.cpp:756] Trim Span: 1767176166.512829973 to 1767176167.012829973, 0.5 seconds
[2025-12-31 21:16:07.028330] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 0 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.012829973, 0.5 seconds
[2025-12-31 21:16:07.028342] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 1 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.012829973, 0.5 seconds
[2025-12-31 21:16:07.028345] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 2 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.012829973, 0.5 seconds
[2025-12-31 21:16:07.028348] [I] [tid 57967790] [main] [data_recorder.cpp:1143] Analog channel 3 collected data from 1767176166.512829973 to 1767176167.020869973, 0.50804 seconds. collection holds from 1767176166.512829973 to 1767176167.012829973, 0.5 seconds
[2025-12-31 21:16:07.028349] [I] [tid 57967790] [main] [capture_commands.cpp:60] data collection complete! exporting...
[2025-12-31 21:16:07.028402] [I] [tid 57967790] [main] [data_recorder.cpp:850] Export for analog 0, first/target waveform interval: (1767176166.512829973, 1767176167.012829973)
[2025-12-31 21:16:07.028412] [I] [tid 57967790] [main] [data_recorder.cpp:853] set zero time to trigger time, 1767176166.512829973
[2025-12-31 21:16:07.028413] [I] [tid 57967790] [main] [data_recorder.cpp:857] analog channel 0 contains 0 waveforms. Only the first is exported.
[2025-12-31 21:16:07.028416] [I] [tid 57967790] [main] [data_recorder.cpp:850] Export for analog 1, first/target waveform interval: (1767176166.512829973, 1767176167.012829973)
[2025-12-31 21:16:07.028417] [I] [tid 57967790] [main] [data_recorder.cpp:853] set zero time to trigger time, 1767176166.512829973
[2025-12-31 21:16:07.028418] [I] [tid 57967790] [main] [data_recorder.cpp:857] analog channel 1 contains 0 waveforms. Only the first is exported.
[2025-12-31 21:16:07.028421] [I] [tid 57967790] [main] [data_recorder.cpp:850] Export for analog 2, first/target waveform interval: (1767176166.512829973, 1767176167.012829973)
[2025-12-31 21:16:07.028422] [I] [tid 57967790] [main] [data_recorder.cpp:853] set zero time to trigger time, 1767176166.512829973
[2025-12-31 21:16:07.028422] [I] [tid 57967790] [main] [data_recorder.cpp:857] analog channel 2 contains 0 waveforms. Only the first is exported.
[2025-12-31 21:16:07.028424] [I] [tid 57967790] [main] [data_recorder.cpp:850] Export for analog 3, first/target waveform interval: (1767176166.512829973, 1767176167.012829973)
[2025-12-31 21:16:07.028425] [I] [tid 57967790] [main] [data_recorder.cpp:853] set zero time to trigger time, 1767176166.512829973
[2025-12-31 21:16:07.028426] [I] [tid 57967790] [main] [data_recorder.cpp:857] analog channel 3 contains 0 waveforms. Only the first is exported.
[2025-12-31 21:16:07.028427] [I] [tid 57967790] [main] [data_recorder.cpp:883] Starting Export, time zero is set to 1767176166.512829973.		export interval: (1767176166.512829973, 1767176167.012829973)
[2025-12-31 21:16:07.056408] [I] [tid 57967790] [main] [capture_commands.cpp:62] export complete! exiting...
retcode=0 
mso> 
