{
    "xor/range_xor_int_wide/no_arch": {
        "test_name": "xor/range_xor_int_wide/no_arch",
        "verilog": "range_xor_int_wide.vh",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 41.9,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 39,
        "Pi": 64,
        "Po": 32,
        "logic element": 96,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "xor/range_xor_ultra_wide/no_arch": {
        "test_name": "xor/range_xor_ultra_wide/no_arch",
        "verilog": "range_xor_ultra_wide.vh",
        "max_rss(MiB)": 91,
        "exec_time(ms)": 179.9,
        "elaboration_time(ms)": 167.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.9,
        "synthesis_time(ms)": 174.6,
        "Pi": 512,
        "Po": 256,
        "logic element": 768,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 768,
        "Total Node": 768
    },
    "xor/range_xor_wide/no_arch": {
        "test_name": "xor/range_xor_wide/no_arch",
        "verilog": "range_xor_wide.vh",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 41.3,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 38.2,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "xor/replicate_xor_int_wide/no_arch": {
        "test_name": "xor/replicate_xor_int_wide/no_arch",
        "verilog": "replicate_xor_int_wide.vh",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "xor/replicate_xor_ultra_wide/no_arch": {
        "test_name": "xor/replicate_xor_ultra_wide/no_arch",
        "verilog": "replicate_xor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "xor/replicate_xor_wide/no_arch": {
        "test_name": "xor/replicate_xor_wide/no_arch",
        "verilog": "replicate_xor_wide.vh",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "xor/xor_indexed_port/no_arch": {
        "test_name": "xor/xor_indexed_port/no_arch",
        "verilog": "xor_indexed_port.vh",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 39.2,
        "elaboration_time(ms)": 36.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 37,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "xor/xor_wire/no_arch": {
        "test_name": "xor/xor_wire/no_arch",
        "verilog": "xor_wire.vh",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 37.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 37.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
