

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Mon Oct 23 16:52:08 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        accelerator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.95|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4776|  42728|  4777|  42729|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+-------+------+-------+---------+
        |                      |           |    Latency   |   Interval   | Pipeline|
        |       Instance       |   Module  |  min |  max  |  min |  max  |   Type  |
        +----------------------+-----------+------+-------+------+-------+---------+
        |grp_bin_conv_fu_637   |bin_conv   |    88|  37453|    88|  37453|   none  |
        |grp_fp_conv_fu_667    |fp_conv    |  1117|  35713|  1117|  35713|   none  |
        |grp_bin_dense_fu_691  |bin_dense  |    16|     79|    16|     79|   none  |
        +----------------------+-----------+------+-------+------+-------+---------+

        * Loop: 
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                  |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- LOOP_DMEM_I     |     1|    512|           2|          1|          1| 1 ~ 512 |    yes   |
        |- LOOP_WT_I       |  4682|   4682|           2|          1|          1|     4682|    yes   |
        |- LOOP_KH_I       |    64|     64|           2|          1|          1|       64|    yes   |
        |- LOOP_IMG_BATCH  |    92|  37457| 92 ~ 37457 |          -|          -|        1|    no    |
        |- LOOP_DMEM_O     |     4|      4|           5|          1|          1|        1|    yes   |
        +------------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     798|
|FIFO             |        -|      -|       -|       -|
|Instance         |       64|      3|   19824|   52890|
|Memory           |       50|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     639|
|Register         |        -|      -|     489|      17|
+-----------------+---------+-------+--------+--------+
|Total            |      114|      4|   20313|   54344|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       12|   ~0  |       4|      26|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-------+-------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------+-----------+---------+-------+-------+-------+
    |grp_bin_conv_fu_637   |bin_conv   |       64|      2|   7131|  32065|
    |grp_bin_dense_fu_691  |bin_dense  |        0|      1|    907|   2088|
    |grp_fp_conv_fu_667    |fp_conv    |        0|      0|  11786|  18737|
    +----------------------+-----------+---------+-------+-------+-------+
    |Total                 |           |       64|      3|  19824|  52890|
    +----------------------+-----------+---------+-------+-------+-------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |top_mac_muladd_15bgk_U93  |top_mac_muladd_15bgk  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |dmem_V_0_0_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |dmem_V_0_1_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |dmem_V_1_0_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |dmem_V_1_1_U  |top_dmem_V_0_0  |        4|  0|   0|  1024|   64|     1|        65536|
    |kh_mem_V_U    |top_kh_mem_V    |        2|  0|   0|    64|   64|     1|         4096|
    |wt_mem_V_0_U  |top_wt_mem_V_0  |       16|  0|   0|  2341|   64|     1|       149824|
    |wt_mem_V_1_U  |top_wt_mem_V_0  |       16|  0|   0|  2341|   64|     1|       149824|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |       50|  0|   0|  8842|  448|     7|       565888|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_726_p2                 |     +    |      0|  0|  16|          16|          16|
    |i_V_1_fu_1017_p2              |     +    |      0|  0|   7|           7|           1|
    |i_V_2_fu_833_p2               |     +    |      0|  0|  16|          16|           1|
    |i_V_3_fu_1037_p2              |     +    |      0|  0|  10|          10|           1|
    |i_V_4_fu_1280_p2              |     +    |      0|  0|  16|          16|           1|
    |i_V_fu_981_p2                 |     +    |      0|  0|  13|          13|           1|
    |img_idx_V_1_fu_1319_p2        |     +    |      0|  0|  16|          16|           1|
    |img_idx_V_fu_932_p2           |     +    |      0|  0|  16|          16|           1|
    |img_off_V_1_fu_1304_p2        |     +    |      0|  0|  10|          10|           1|
    |img_off_V_fu_917_p2           |     +    |      0|  0|  10|          10|           1|
    |r_V_3_fu_902_p2               |     +    |      0|  0|  17|          17|          17|
    |tmp_17_fu_1068_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp_22_fu_1251_p2             |     +    |      0|  0|  16|           1|          16|
    |tmp_23_fu_1263_p2             |     +    |      0|  0|  16|           1|          16|
    |ap_condition_254              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_1197_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp3_fu_1422_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp5_fu_1375_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_1215_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_1380_p2           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp_fu_1417_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_828_p2           |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_fu_1275_p2           |   icmp   |      0|  0|   6|          16|          16|
    |this_assign_1_fu_1062_p2      |   icmp   |      0|  0|   4|          10|           1|
    |tmp_20_fu_1032_p2             |   icmp   |      0|  0|   6|          16|          16|
    |tmp_24_fu_927_p2              |   icmp   |      0|  0|   4|          11|          11|
    |tmp_25_fu_1079_p2             |   icmp   |      0|  0|   2|           2|           3|
    |tmp_31_fu_1314_p2             |   icmp   |      0|  0|   4|          11|          11|
    |tmp_3_fu_812_p2               |   icmp   |      0|  0|   1|           2|           1|
    |tmp_42_i_fu_1142_p2           |   icmp   |      0|  0|   1|           2|           1|
    |tmp_43_i_fu_1151_p2           |   icmp   |      0|  0|   1|           2|           1|
    |tmp_44_i_fu_1166_p2           |   icmp   |      0|  0|   2|           2|           3|
    |tmp_55_not_fu_1112_p2         |   icmp   |      0|  0|   1|           2|           1|
    |tmp_5_fu_822_p2               |   icmp   |      0|  0|   1|           2|           1|
    |tmp_6_fu_975_p2               |   icmp   |      0|  0|   5|          13|          13|
    |tmp_9_fu_1011_p2              |   icmp   |      0|  0|   3|           7|           8|
    |brmerge1_fu_1136_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_1117_p2            |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_1229_p2            |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_demorgan_fu_1203_p2  |    or    |      0|  0|   1|           1|           1|
    |nc_V_fu_1243_p3               |  select  |      0|  0|  16|           1|          16|
    |newSel1_fu_1235_p3            |  select  |      0|  0|  16|           1|          16|
    |newSel3_fu_1427_p3            |  select  |      0|  0|  64|           1|          64|
    |newSel4_fu_1435_p3            |  select  |      0|  0|  64|           1|          64|
    |newSel5_fu_1443_p3            |  select  |      0|  0|  64|           1|          64|
    |newSel6_fu_1384_p3            |  select  |      0|  0|  64|           1|          64|
    |newSel7_fu_1392_p3            |  select  |      0|  0|  64|           1|          64|
    |newSel8_fu_1400_p3            |  select  |      0|  0|  64|           1|          64|
    |newSel_fu_1221_p3             |  select  |      0|  0|  16|           1|          16|
    |p_0583_2_46_fu_1325_p3        |  select  |      0|  0|  16|           1|          16|
    |p_3_fu_1333_p3                |  select  |      0|  0|  10|           1|           1|
    |p_s_42_fu_946_p3              |  select  |      0|  0|  10|           1|           1|
    |p_s_fu_938_p3                 |  select  |      0|  0|  16|           1|          16|
    |words_per_out_V_fu_1097_p3    |  select  |      0|  0|   5|           1|           5|
    |r_V_2_fu_889_p2               |    shl   |      0|  0|  38|          16|          16|
    |words_per_image_V_fu_806_p2   |    shl   |      0|  0|   6|           1|           5|
    |brmerge_not_fu_1130_p2        |    xor   |      0|  0|   2|           1|           2|
    |d_o_idx_V_fu_784_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_1191_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_1370_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_1209_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_1411_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 798|         327|         708|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   6|         14|    1|         14|
    |ap_enable_reg_pp3_iter4  |   1|          2|    1|          2|
    |dmem_V_0_0_address0      |  20|          9|   10|         90|
    |dmem_V_0_0_ce0           |   1|          5|    1|          5|
    |dmem_V_0_0_d0            |  64|          5|   64|        320|
    |dmem_V_0_0_we0           |   1|          5|    1|          5|
    |dmem_V_0_1_address0      |  20|          9|   10|         90|
    |dmem_V_0_1_ce0           |   1|          5|    1|          5|
    |dmem_V_0_1_d0            |  64|          5|   64|        320|
    |dmem_V_0_1_we0           |   1|          5|    1|          5|
    |dmem_V_1_0_address0      |  20|          9|   10|         90|
    |dmem_V_1_0_ce0           |   1|          5|    1|          5|
    |dmem_V_1_0_d0            |  64|          5|   64|        320|
    |dmem_V_1_0_we0           |   1|          5|    1|          5|
    |dmem_V_1_1_address0      |  20|          9|   10|         90|
    |dmem_V_1_1_ce0           |   1|          5|    1|          5|
    |dmem_V_1_1_d0            |  64|          5|   64|        320|
    |dmem_V_1_1_we0           |   1|          5|    1|          5|
    |dmem_i_V_address0        |  11|          4|   11|         44|
    |dmem_o_V_address0        |   7|          3|    7|         21|
    |dmem_o_V_d0              |  64|          3|   64|        192|
    |kh_index_V               |  16|          4|   16|         64|
    |kh_mem_V_address0        |   6|          5|    6|         30|
    |kh_mem_V_ce0             |   1|          4|    1|          4|
    |o_index_V                |  16|          3|   16|         48|
    |p_0579_2_phi_fu_617_p4   |  10|          2|   10|         20|
    |p_0579_2_reg_613         |  10|          2|   10|         20|
    |p_0583_2_reg_602         |  16|          2|   16|         32|
    |p_1_reg_536              |  16|          2|   16|         32|
    |p_2_reg_547              |  10|          2|   10|         20|
    |p_4_reg_558              |  16|          2|   16|         32|
    |p_5_reg_569              |  13|          2|   13|         26|
    |p_6_reg_580              |   7|          2|    7|         14|
    |p_7_reg_591              |  10|          2|   10|         20|
    |p_8_phi_fu_629_p4        |  16|          2|   16|         32|
    |p_8_reg_625              |  16|          2|   16|         32|
    |p_9_reg_525              |   1|          2|    1|          2|
    |wt_mem_V_0_address0      |  12|          5|   12|         60|
    |wt_mem_V_0_ce0           |   1|          5|    1|          5|
    |wt_mem_V_1_address0      |  12|          5|   12|         60|
    |wt_mem_V_1_ce0           |   1|          5|    1|          5|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 639|        182|  594|       2511|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4               |   1|   0|    1|          0|
    |ap_reg_grp_bin_conv_fu_637_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_bin_dense_fu_691_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_fp_conv_fu_667_ap_start    |   1|   0|    1|          0|
    |brmerge1_reg_1699                     |   1|   0|    1|          0|
    |d_o_idx_V_reg_1527                    |   1|   0|    1|          0|
    |exitcond_reg_1713                     |   1|   0|    1|          0|
    |i_V_3_reg_1667                        |  10|   0|   10|          0|
    |i_V_4_reg_1717                        |  16|   0|   16|          0|
    |kh_index_V                            |  16|   0|   16|          0|
    |layer_type_V_reg_1519                 |   2|   0|    2|          0|
    |nc_V_reg_1703                         |  16|   0|   16|          0|
    |newSel5_reg_1794                      |  64|   0|   64|          0|
    |newSel8_reg_1789                      |  64|   0|   64|          0|
    |o_index_V                             |  16|   0|   16|          0|
    |off_V_reg_1677                        |   2|   0|    2|          0|
    |p_0579_2_reg_613                      |  10|   0|   10|          0|
    |p_0583_2_reg_602                      |  16|   0|   16|          0|
    |p_1_reg_536                           |  16|   0|   16|          0|
    |p_2_reg_547                           |  10|   0|   10|          0|
    |p_3_reg_1739                          |  10|   0|   10|          0|
    |p_4_reg_558                           |  16|   0|   16|          0|
    |p_5_reg_569                           |  13|   0|   13|          0|
    |p_6_reg_580                           |   7|   0|    7|          0|
    |p_7_reg_591                           |  10|   0|   10|          0|
    |p_8_reg_625                           |  16|   0|   16|          0|
    |p_9_reg_525                           |   1|   0|    1|          0|
    |r_V_10_reg_1569                       |  10|   0|   10|          0|
    |r_V_3_reg_1597                        |  17|   0|   17|          0|
    |r_V_6_reg_1574                        |  15|   0|   15|          0|
    |r_V_9_reg_1744                        |  20|   0|   20|          0|
    |r_V_reg_1630                          |  12|   0|   12|          0|
    |reg_737                               |  16|   0|   16|          0|
    |rhs_V_1_cast_reg_1689                 |   5|   0|   20|         15|
    |this_assign_1_reg_1684                |   1|   0|    1|          0|
    |tmp_16_reg_1653                       |   7|   0|   64|         57|
    |tmp_32_cast_reg_1694                  |   5|   0|   11|          6|
    |tmp_35_reg_1607                       |   1|   0|    1|          0|
    |tmp_36_reg_1640                       |   1|   0|    1|          0|
    |tmp_37_reg_1593                       |   1|   0|    1|          0|
    |tmp_38_reg_1584                       |   1|   0|    1|          0|
    |tmp_3_reg_1547                        |   1|   0|    1|          0|
    |tmp_43_reg_1727                       |   1|   0|    1|          0|
    |tmp_4_cast_reg_1551                   |   5|   0|   11|          6|
    |tmp_5_reg_1556                        |   1|   0|    1|          0|
    |tmp_9_reg_1644                        |   1|   0|    1|          0|
    |tmp_cast1_reg_1536                    |   2|   0|   16|         14|
    |words_per_image_V_reg_1541            |   5|   0|    5|          0|
    |p_8_reg_625                           |   0|  16|   16|          0|
    |tmp_43_reg_1727                       |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 489|  17|  604|         98|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_done            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       top      | return value |
|wt_i_V_address0    | out |   13|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_ce0         | out |    1|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_q0          |  in |   64|  ap_memory |     wt_i_V     |     array    |
|kh_i_V_address0    | out |    6|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_ce0         | out |    1|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_q0          |  in |   64|  ap_memory |     kh_i_V     |     array    |
|dmem_i_V_address0  | out |   11|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_ce0       | out |    1|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_q0        |  in |   64|  ap_memory |    dmem_i_V    |     array    |
|dmem_o_V_address0  | out |    7|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_ce0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_we0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_d0        | out |   64|  ap_memory |    dmem_o_V    |     array    |
|n_inputs_V         |  in |   16|   ap_none  |   n_inputs_V   |    scalar    |
|n_outputs_V        |  in |   16|   ap_none  |   n_outputs_V  |    scalar    |
|input_words_V      |  in |   16|   ap_none  |  input_words_V |    scalar    |
|output_words_V     |  in |   16|   ap_none  | output_words_V |    scalar    |
|layer_mode_V       |  in |    3|   ap_none  |  layer_mode_V  |    scalar    |
|dmem_mode_V        |  in |    1|   ap_none  |   dmem_mode_V  |    scalar    |
|width_mode_V       |  in |    2|   ap_none  |  width_mode_V  |    scalar    |
|norm_mode_V        |  in |    2|   ap_none  |   norm_mode_V  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

