<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4700" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4700{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4700{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4700{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4700{left:69px;bottom:673px;letter-spacing:0.17px;}
#t5_4700{left:150px;bottom:673px;letter-spacing:0.2px;word-spacing:0.01px;}
#t6_4700{left:149px;bottom:647px;letter-spacing:0.21px;}
#t7_4700{left:69px;bottom:622px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_4700{left:598px;bottom:628px;}
#t9_4700{left:614px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_4700{left:69px;bottom:605px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#tb_4700{left:69px;bottom:588px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_4700{left:69px;bottom:571px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#td_4700{left:81px;bottom:998px;letter-spacing:-0.18px;}
#te_4700{left:138px;bottom:998px;letter-spacing:-0.16px;}
#tf_4700{left:189px;bottom:998px;letter-spacing:-0.15px;}
#tg_4700{left:428px;bottom:998px;letter-spacing:-0.13px;}
#th_4700{left:521px;bottom:998px;letter-spacing:-0.12px;}
#ti_4700{left:81px;bottom:952px;letter-spacing:-0.17px;}
#tj_4700{left:138px;bottom:952px;letter-spacing:-0.16px;}
#tk_4700{left:189px;bottom:952px;letter-spacing:-0.15px;}
#tl_4700{left:428px;bottom:952px;letter-spacing:-0.14px;}
#tm_4700{left:521px;bottom:952px;letter-spacing:-0.12px;}
#tn_4700{left:81px;bottom:927px;letter-spacing:-0.18px;}
#to_4700{left:138px;bottom:927px;letter-spacing:-0.16px;}
#tp_4700{left:189px;bottom:927px;letter-spacing:-0.15px;}
#tq_4700{left:428px;bottom:927px;letter-spacing:-0.13px;}
#tr_4700{left:521px;bottom:927px;letter-spacing:-0.12px;}
#ts_4700{left:81px;bottom:881px;letter-spacing:-0.17px;}
#tt_4700{left:138px;bottom:881px;letter-spacing:-0.16px;}
#tu_4700{left:189px;bottom:881px;letter-spacing:-0.15px;}
#tv_4700{left:428px;bottom:881px;letter-spacing:-0.14px;}
#tw_4700{left:521px;bottom:881px;letter-spacing:-0.12px;}
#tx_4700{left:81px;bottom:857px;letter-spacing:-0.18px;}
#ty_4700{left:138px;bottom:857px;letter-spacing:-0.16px;}
#tz_4700{left:189px;bottom:857px;letter-spacing:-0.15px;}
#t10_4700{left:428px;bottom:857px;letter-spacing:-0.13px;}
#t11_4700{left:521px;bottom:857px;letter-spacing:-0.12px;}
#t12_4700{left:81px;bottom:811px;letter-spacing:-0.17px;}
#t13_4700{left:138px;bottom:811px;letter-spacing:-0.16px;}
#t14_4700{left:189px;bottom:811px;letter-spacing:-0.15px;}
#t15_4700{left:428px;bottom:811px;letter-spacing:-0.14px;}
#t16_4700{left:521px;bottom:811px;letter-spacing:-0.12px;}
#t17_4700{left:81px;bottom:787px;letter-spacing:-0.17px;}
#t18_4700{left:138px;bottom:787px;letter-spacing:-0.15px;}
#t19_4700{left:189px;bottom:787px;letter-spacing:-0.15px;}
#t1a_4700{left:428px;bottom:787px;letter-spacing:-0.13px;}
#t1b_4700{left:521px;bottom:787px;letter-spacing:-0.12px;}
#t1c_4700{left:81px;bottom:741px;letter-spacing:-0.17px;}
#t1d_4700{left:138px;bottom:741px;letter-spacing:-0.15px;}
#t1e_4700{left:189px;bottom:741px;letter-spacing:-0.15px;}
#t1f_4700{left:428px;bottom:741px;letter-spacing:-0.14px;}
#t1g_4700{left:521px;bottom:741px;letter-spacing:-0.12px;}
#t1h_4700{left:145px;bottom:527px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1i_4700{left:231px;bottom:527px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1j_4700{left:100px;bottom:504px;letter-spacing:-0.12px;}
#t1k_4700{left:101px;bottom:487px;letter-spacing:-0.14px;}
#t1l_4700{left:224px;bottom:487px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1m_4700{left:454px;bottom:487px;letter-spacing:-0.14px;}
#t1n_4700{left:639px;bottom:487px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1o_4700{left:87px;bottom:463px;letter-spacing:-0.18px;}
#t1p_4700{left:143px;bottom:463px;letter-spacing:-0.14px;}
#t1q_4700{left:89px;bottom:438px;letter-spacing:-0.13px;}
#t1r_4700{left:150px;bottom:438px;}
#t1s_4700{left:189px;bottom:438px;letter-spacing:-0.16px;}
#t1t_4700{left:432px;bottom:438px;letter-spacing:-0.14px;}
#t1u_4700{left:525px;bottom:438px;letter-spacing:-0.11px;}
#t1v_4700{left:89px;bottom:414px;letter-spacing:-0.17px;}
#t1w_4700{left:150px;bottom:414px;}
#t1x_4700{left:189px;bottom:414px;letter-spacing:-0.15px;}
#t1y_4700{left:432px;bottom:414px;letter-spacing:-0.12px;}
#t1z_4700{left:525px;bottom:414px;letter-spacing:-0.11px;}
#t20_4700{left:89px;bottom:389px;letter-spacing:-0.17px;}
#t21_4700{left:150px;bottom:389px;}
#t22_4700{left:189px;bottom:389px;letter-spacing:-0.14px;}
#t23_4700{left:189px;bottom:373px;letter-spacing:-0.12px;}
#t24_4700{left:432px;bottom:389px;letter-spacing:-0.14px;}
#t25_4700{left:525px;bottom:389px;letter-spacing:-0.12px;}
#t26_4700{left:525px;bottom:373px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t27_4700{left:85px;bottom:348px;letter-spacing:-0.18px;}
#t28_4700{left:146px;bottom:348px;letter-spacing:-0.12px;}
#t29_4700{left:189px;bottom:348px;letter-spacing:-0.15px;}
#t2a_4700{left:432px;bottom:348px;letter-spacing:-0.13px;}
#t2b_4700{left:525px;bottom:348px;letter-spacing:-0.11px;}
#t2c_4700{left:525px;bottom:331px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t2d_4700{left:85px;bottom:307px;letter-spacing:-0.17px;}
#t2e_4700{left:146px;bottom:307px;letter-spacing:-0.12px;}
#t2f_4700{left:189px;bottom:307px;letter-spacing:-0.14px;}
#t2g_4700{left:432px;bottom:307px;letter-spacing:-0.14px;}
#t2h_4700{left:525px;bottom:307px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t2i_4700{left:525px;bottom:290px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2j_4700{left:85px;bottom:266px;letter-spacing:-0.15px;}
#t2k_4700{left:146px;bottom:266px;letter-spacing:-0.12px;}
#t2l_4700{left:189px;bottom:266px;letter-spacing:-0.15px;}
#t2m_4700{left:432px;bottom:266px;letter-spacing:-0.13px;}
#t2n_4700{left:525px;bottom:266px;letter-spacing:-0.11px;}
#t2o_4700{left:525px;bottom:249px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2p_4700{left:85px;bottom:224px;letter-spacing:-0.18px;}
#t2q_4700{left:146px;bottom:224px;letter-spacing:-0.12px;}
#t2r_4700{left:189px;bottom:224px;letter-spacing:-0.16px;}
#t2s_4700{left:432px;bottom:224px;letter-spacing:-0.14px;}
#t2t_4700{left:525px;bottom:224px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2u_4700{left:189px;bottom:179px;letter-spacing:-0.14px;}
#t2v_4700{left:525px;bottom:179px;letter-spacing:-0.11px;}
#t2w_4700{left:525px;bottom:157px;letter-spacing:-0.11px;}
#t2x_4700{left:189px;bottom:133px;letter-spacing:-0.14px;}
#t2y_4700{left:525px;bottom:133px;letter-spacing:-0.12px;}
#t2z_4700{left:156px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t30_4700{left:242px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t31_4700{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t32_4700{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t33_4700{left:221px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t34_4700{left:450px;bottom:1046px;letter-spacing:-0.14px;}
#t35_4700{left:637px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t36_4700{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t37_4700{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4700{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4700{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4700{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4700{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4700{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4700{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4700{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4700{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4700" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4700Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4700" style="-webkit-user-select: none;"><object width="935" height="1210" data="4700/4700.svg" type="image/svg+xml" id="pdf4700" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4700" class="t s1_4700">2-178 </span><span id="t2_4700" class="t s1_4700">Vol. 4 </span>
<span id="t3_4700" class="t s2_4700">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4700" class="t s3_4700">2.11 </span><span id="t5_4700" class="t s3_4700">MSRS IN THE INTEL® PROCESSOR FAMILY BASED ON SANDY BRIDGE </span>
<span id="t6_4700" class="t s3_4700">MICROARCHITECTURE </span>
<span id="t7_4700" class="t s4_4700">Table 2-20 lists model-specific registers (MSRs) that are common to the Intel </span>
<span id="t8_4700" class="t s5_4700">® </span>
<span id="t9_4700" class="t s4_4700">processor family based on Sandy </span>
<span id="ta_4700" class="t s4_4700">Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH </span>
<span id="tb_4700" class="t s4_4700">or 06_2DH; see Table 2-1. Additional MSRs specific to processors with a CPUID Signature </span>
<span id="tc_4700" class="t s4_4700">DisplayFamily_DisplayModel value of 06_2AH are listed in Table 2-21. </span>
<span id="td_4700" class="t s6_4700">FD4H </span><span id="te_4700" class="t s6_4700">4052 </span><span id="tf_4700" class="t s6_4700">MSR_C9_PMON_EVNT_SEL2 </span><span id="tg_4700" class="t s6_4700">Package </span><span id="th_4700" class="t s6_4700">Uncore C-box 9 perfmon event select MSR. </span>
<span id="ti_4700" class="t s6_4700">FD5H </span><span id="tj_4700" class="t s6_4700">4053 </span><span id="tk_4700" class="t s6_4700">MSR_C9_PMON_CTR2 </span><span id="tl_4700" class="t s6_4700">Package </span><span id="tm_4700" class="t s6_4700">Uncore C-box 9 perfmon counter MSR. </span>
<span id="tn_4700" class="t s6_4700">FD6H </span><span id="to_4700" class="t s6_4700">4054 </span><span id="tp_4700" class="t s6_4700">MSR_C9_PMON_EVNT_SEL3 </span><span id="tq_4700" class="t s6_4700">Package </span><span id="tr_4700" class="t s6_4700">Uncore C-box 9 perfmon event select MSR. </span>
<span id="ts_4700" class="t s6_4700">FD7H </span><span id="tt_4700" class="t s6_4700">4055 </span><span id="tu_4700" class="t s6_4700">MSR_C9_PMON_CTR3 </span><span id="tv_4700" class="t s6_4700">Package </span><span id="tw_4700" class="t s6_4700">Uncore C-box 9 perfmon counter MSR. </span>
<span id="tx_4700" class="t s6_4700">FD8H </span><span id="ty_4700" class="t s6_4700">4056 </span><span id="tz_4700" class="t s6_4700">MSR_C9_PMON_EVNT_SEL4 </span><span id="t10_4700" class="t s6_4700">Package </span><span id="t11_4700" class="t s6_4700">Uncore C-box 9 perfmon event select MSR. </span>
<span id="t12_4700" class="t s6_4700">FD9H </span><span id="t13_4700" class="t s6_4700">4057 </span><span id="t14_4700" class="t s6_4700">MSR_C9_PMON_CTR4 </span><span id="t15_4700" class="t s6_4700">Package </span><span id="t16_4700" class="t s6_4700">Uncore C-box 9 perfmon counter MSR. </span>
<span id="t17_4700" class="t s6_4700">FDAH </span><span id="t18_4700" class="t s6_4700">4058 </span><span id="t19_4700" class="t s6_4700">MSR_C9_PMON_EVNT_SEL5 </span><span id="t1a_4700" class="t s6_4700">Package </span><span id="t1b_4700" class="t s6_4700">Uncore C-box 9 perfmon event select MSR. </span>
<span id="t1c_4700" class="t s6_4700">FDBH </span><span id="t1d_4700" class="t s6_4700">4059 </span><span id="t1e_4700" class="t s6_4700">MSR_C9_PMON_CTR5 </span><span id="t1f_4700" class="t s6_4700">Package </span><span id="t1g_4700" class="t s6_4700">Uncore C-box 9 perfmon counter MSR. </span>
<span id="t1h_4700" class="t s7_4700">Table 2-20. </span><span id="t1i_4700" class="t s7_4700">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture </span>
<span id="t1j_4700" class="t s8_4700">Register </span>
<span id="t1k_4700" class="t s8_4700">Address </span><span id="t1l_4700" class="t s8_4700">Register Name / Bit Fields </span><span id="t1m_4700" class="t s8_4700">Scope </span><span id="t1n_4700" class="t s8_4700">Bit Description </span>
<span id="t1o_4700" class="t s8_4700">Hex </span><span id="t1p_4700" class="t s8_4700">Dec </span>
<span id="t1q_4700" class="t s6_4700">0H </span><span id="t1r_4700" class="t s6_4700">0 </span><span id="t1s_4700" class="t s6_4700">IA32_P5_MC_ADDR </span><span id="t1t_4700" class="t s6_4700">Thread </span><span id="t1u_4700" class="t s6_4700">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t1v_4700" class="t s6_4700">1H </span><span id="t1w_4700" class="t s6_4700">1 </span><span id="t1x_4700" class="t s6_4700">IA32_P5_MC_TYPE </span><span id="t1y_4700" class="t s6_4700">Thread </span><span id="t1z_4700" class="t s6_4700">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t20_4700" class="t s6_4700">6H </span><span id="t21_4700" class="t s6_4700">6 </span><span id="t22_4700" class="t s6_4700">IA32_MONITOR_FILTER_ </span>
<span id="t23_4700" class="t s6_4700">SIZE </span>
<span id="t24_4700" class="t s6_4700">Thread </span><span id="t25_4700" class="t s6_4700">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="t26_4700" class="t s6_4700">Determination,” and Table 2-2. </span>
<span id="t27_4700" class="t s6_4700">10H </span><span id="t28_4700" class="t s6_4700">16 </span><span id="t29_4700" class="t s6_4700">IA32_TIME_STAMP_COUNTER </span><span id="t2a_4700" class="t s6_4700">Thread </span><span id="t2b_4700" class="t s6_4700">See Section 18.17, “Time-Stamp Counter,” and see </span>
<span id="t2c_4700" class="t s6_4700">Table 2-2. </span>
<span id="t2d_4700" class="t s6_4700">17H </span><span id="t2e_4700" class="t s6_4700">23 </span><span id="t2f_4700" class="t s6_4700">IA32_PLATFORM_ID </span><span id="t2g_4700" class="t s6_4700">Package </span><span id="t2h_4700" class="t s6_4700">Platform ID (R) </span>
<span id="t2i_4700" class="t s6_4700">See Table 2-2. </span>
<span id="t2j_4700" class="t s6_4700">1BH </span><span id="t2k_4700" class="t s6_4700">27 </span><span id="t2l_4700" class="t s6_4700">IA32_APIC_BASE </span><span id="t2m_4700" class="t s6_4700">Thread </span><span id="t2n_4700" class="t s6_4700">See Section 11.4.4, “Local APIC Status and Location,” </span>
<span id="t2o_4700" class="t s6_4700">and Table 2-2. </span>
<span id="t2p_4700" class="t s6_4700">34H </span><span id="t2q_4700" class="t s6_4700">52 </span><span id="t2r_4700" class="t s6_4700">MSR_SMI_COUNT </span><span id="t2s_4700" class="t s6_4700">Thread </span><span id="t2t_4700" class="t s6_4700">SMI Counter (R/O) </span>
<span id="t2u_4700" class="t s6_4700">31:0 </span><span id="t2v_4700" class="t s6_4700">SMI Count (R/O) </span>
<span id="t2w_4700" class="t s6_4700">Count SMIs. </span>
<span id="t2x_4700" class="t s6_4700">63:32 </span><span id="t2y_4700" class="t s6_4700">Reserved. </span>
<span id="t2z_4700" class="t s7_4700">Table 2-19. </span><span id="t30_4700" class="t s7_4700">Additional MSRs Supported by the Intel® Xeon® Processor E7 Family (Contd.) </span>
<span id="t31_4700" class="t s8_4700">Register </span>
<span id="t32_4700" class="t s8_4700">Address </span><span id="t33_4700" class="t s8_4700">Register Name / Bit Fields </span><span id="t34_4700" class="t s8_4700">Scope </span><span id="t35_4700" class="t s8_4700">Bit Description </span>
<span id="t36_4700" class="t s8_4700">Hex </span><span id="t37_4700" class="t s8_4700">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
