	component nios_system is
		port (
			clk_clk                  : in    std_logic                     := 'X';             -- clk
			is_new_game_start_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			keycode_export           : out   std_logic_vector(31 downto 0);                    -- export
			keycode0_export          : out   std_logic_vector(31 downto 0);                    -- export
			keycode1_export          : out   std_logic_vector(31 downto 0);                    -- export
			keycode2_export          : out   std_logic_vector(31 downto 0);                    -- export
			otg_hpi_address_export   : out   std_logic_vector(1 downto 0);                     -- export
			otg_hpi_cs_export        : out   std_logic;                                        -- export
			otg_hpi_data_in_port     : in    std_logic_vector(15 downto 0) := (others => 'X'); -- in_port
			otg_hpi_data_out_port    : out   std_logic_vector(15 downto 0);                    -- out_port
			otg_hpi_r_export         : out   std_logic;                                        -- export
			otg_hpi_reset_export     : out   std_logic;                                        -- export
			otg_hpi_w_export         : out   std_logic;                                        -- export
			position0_export         : out   std_logic_vector(31 downto 0);                    -- export
			position1_export         : out   std_logic_vector(31 downto 0);                    -- export
			position10_export        : out   std_logic_vector(31 downto 0);                    -- export
			position11_export        : out   std_logic_vector(31 downto 0);                    -- export
			position12_export        : out   std_logic_vector(31 downto 0);                    -- export
			position13_export        : out   std_logic_vector(31 downto 0);                    -- export
			position14_export        : out   std_logic_vector(31 downto 0);                    -- export
			position15_export        : out   std_logic_vector(31 downto 0);                    -- export
			position16_export        : out   std_logic_vector(31 downto 0);                    -- export
			position17_export        : out   std_logic_vector(31 downto 0);                    -- export
			position18_export        : out   std_logic_vector(31 downto 0);                    -- export
			position19_export        : out   std_logic_vector(31 downto 0);                    -- export
			position2_export         : out   std_logic_vector(31 downto 0);                    -- export
			position20_export        : out   std_logic_vector(31 downto 0);                    -- export
			position21_export        : out   std_logic_vector(31 downto 0);                    -- export
			position22_export        : out   std_logic_vector(31 downto 0);                    -- export
			position23_export        : out   std_logic_vector(31 downto 0);                    -- export
			position24_export        : out   std_logic_vector(31 downto 0);                    -- export
			position25_export        : out   std_logic_vector(31 downto 0);                    -- export
			position26_export        : out   std_logic_vector(31 downto 0);                    -- export
			position27_export        : out   std_logic_vector(31 downto 0);                    -- export
			position28_export        : out   std_logic_vector(31 downto 0);                    -- export
			position29_export        : out   std_logic_vector(31 downto 0);                    -- export
			position3_export         : out   std_logic_vector(31 downto 0);                    -- export
			position30_export        : out   std_logic_vector(31 downto 0);                    -- export
			position31_export        : out   std_logic_vector(31 downto 0);                    -- export
			position32_export        : out   std_logic_vector(31 downto 0);                    -- export
			position33_export        : out   std_logic_vector(31 downto 0);                    -- export
			position34_export        : out   std_logic_vector(31 downto 0);                    -- export
			position35_export        : out   std_logic_vector(31 downto 0);                    -- export
			position36_export        : out   std_logic_vector(31 downto 0);                    -- export
			position4_export         : out   std_logic_vector(31 downto 0);                    -- export
			position5_export         : out   std_logic_vector(31 downto 0);                    -- export
			position6_export         : out   std_logic_vector(31 downto 0);                    -- export
			position7_export         : out   std_logic_vector(31 downto 0);                    -- export
			position8_export         : out   std_logic_vector(31 downto 0);                    -- export
			position9_export         : out   std_logic_vector(31 downto 0);                    -- export
			reset_reset_n            : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk            : out   std_logic;                                        -- clk
			sdram_wire_addr          : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba            : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n         : out   std_logic;                                        -- cas_n
			sdram_wire_cke           : out   std_logic;                                        -- cke
			sdram_wire_cs_n          : out   std_logic;                                        -- cs_n
			sdram_wire_dq            : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm           : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n         : out   std_logic;                                        -- ras_n
			sdram_wire_we_n          : out   std_logic                                         -- we_n
		);
	end component nios_system;

