Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr  4 09:57:15 2022
| Host         : DESKTOP-VTPCSON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.133        0.000                      0               106075        0.055        0.000                      0               106022        0.264        0.000                       0                 44956  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
fmc_clk                                                                                                                                                          {0.000 25.000}       50.000          20.000          
fpga_clk                                                                                                                                                         {0.000 25.000}       50.000          20.000          
  clk_out1_ddr3_idelay_clk_wiz                                                                                                                                   {0.000 5.000}        10.000          100.000         
    freq_refclk                                                                                                                                                  {0.000 0.769}        1.538           650.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.538}        3.077           325.000         
        iserdes_clkdiv                                                                                                                                           {0.000 6.154}        12.308          81.250          
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.538}        3.077           325.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.154}        12.308          81.250          
    mem_refclk                                                                                                                                                   {0.000 1.538}        3.077           325.000         
      oserdes_clk                                                                                                                                                {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv                                                                                                                                           {0.000 6.154}        12.308          81.250          
      oserdes_clk_1                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 6.154}        12.308          81.250          
      oserdes_clk_2                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.077}        6.154           162.500         
      oserdes_clk_3                                                                                                                                              {0.000 1.538}        3.077           325.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 3.077}        6.154           162.500         
    pll_clk3_out                                                                                                                                                 {0.000 6.154}        12.308          81.250          
      clk_pll_i                                                                                                                                                  {0.000 6.154}        12.308          81.250          
    pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    sync_pulse                                                                                                                                                   {1.346 4.423}        49.231          20.312          
  clk_out1_idelay_discr_clk_wiz                                                                                                                                  {0.000 4.167}        8.333           120.000         
  clk_out1_lclk_adcclk_wiz                                                                                                                                       {0.000 4.167}        8.333           120.000         
  clk_out2_ddr3_idelay_clk_wiz                                                                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out2_idelay_discr_clk_wiz                                                                                                                                  {0.000 1.042}        2.083           480.000         
  clk_out2_lclk_adcclk_wiz                                                                                                                                       {0.000 1.389}        2.778           360.000         
  clkfbout_ddr3_idelay_clk_wiz                                                                                                                                   {0.000 25.000}       50.000          20.000          
  clkfbout_idelay_discr_clk_wiz                                                                                                                                  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz                                                                                                                                       {0.000 25.000}       50.000          20.000          
icm_clk                                                                                                                                                          {0.000 8.334}        16.667          59.999          
qosc_clk                                                                                                                                                         {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fmc_clk                                                                                                                                                               32.015        0.000                      0                   16        0.390        0.000                      0                   16                                                                          
fpga_clk                                                                                                                                                                                                                                                                                                          15.000        0.000                       0                     4  
  clk_out1_ddr3_idelay_clk_wiz                                                                                                                                                                                                                                                                                     3.000        0.000                       0                     3  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.287        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.606        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                10.405        0.000                      0                   33        0.071        0.000                      0                   33        4.004        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.606        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              10.336        0.000                      0                   33        0.071        0.000                      0                   33        4.004        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.992        0.000                      0                    1        0.336        0.000                      0                    1        1.003        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  1.603        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                10.716        0.000                      0                   44        0.088        0.000                      0                   44        4.004        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.606        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              11.168        0.000                      0                   48        0.092        0.000                      0                   48        4.004        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.769        0.000                      0                    4        0.411        0.000                      0                    4        1.603        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               5.000        0.000                      0                   36        0.090        0.000                      0                   36        0.927        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    1.783        0.000                      0                    4        0.406        0.000                      0                    4        1.603        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               5.034        0.000                      0                   36        0.084        0.000                      0                   36        0.927        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.154        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        4.551        0.000                      0                13513        0.069        0.000                      0                13513        4.004        0.000                       0                  5051  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     2.005        0.000                       0                     8  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                        3.367        0.000                      0                  402        0.121        0.000                      0                  402        3.667        0.000                       0                   392  
  clk_out1_lclk_adcclk_wiz                                                                                                                                             0.133        0.000                      0                91387        0.055        0.000                      0                91387        3.037        0.000                       0                 39100  
  clk_out2_ddr3_idelay_clk_wiz                                                                                                                                         1.710        0.000                      0                  126        0.121        0.000                      0                  126        0.264        0.000                       0                    69  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                                                                                                                                                    0.491        0.000                       0                    56  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                                                                                                                                                         1.185        0.000                       0                    98  
  clkfbout_ddr3_idelay_clk_wiz                                                                                                                                                                                                                                                                                    48.408        0.000                       0                     3  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       12.341        0.000                      0                    8       46.352        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk       11.419        0.000                      0                    8       46.789        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.321        0.000                      0                    1        0.944        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.280        0.000                      0                   12        0.081        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.280        0.000                      0                   13        0.080        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.280        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.280        0.000                      0                   15        0.094        0.000                      0                   15  
clk_out1_lclk_adcclk_wiz                                                                                                                                   clk_pll_i                                                                                                                                                        9.525        0.000                      0                   30                                                                        
clk_out2_ddr3_idelay_clk_wiz                                                                                                                               clk_pll_i                                                                                                                                                       17.251        0.000                      0                   12        0.093        0.000                      0                   12  
clk_out1_lclk_adcclk_wiz                                                                                                                                   clk_out1_idelay_discr_clk_wiz                                                                                                                                    2.155        0.000                      0                  156        0.073        0.000                      0                  156  
fmc_clk                                                                                                                                                    clk_out1_lclk_adcclk_wiz                                                                                                                                         3.607        0.000                      0                   48                                                                        
clk_pll_i                                                                                                                                                  clk_out1_lclk_adcclk_wiz                                                                                                                                         8.814        0.000                      0                   18                                                                        
clk_out1_idelay_discr_clk_wiz                                                                                                                              clk_out1_lclk_adcclk_wiz                                                                                                                                         2.678        0.000                      0                  192        0.069        0.000                      0                  192  
icm_clk                                                                                                                                                    clk_out1_lclk_adcclk_wiz                                                                                                                                         3.743        0.000                      0                    1        1.729        0.000                      0                    1  
clk_pll_i                                                                                                                                                  clk_out2_ddr3_idelay_clk_wiz                                                                                                                                    15.360        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i                9.480        0.000                      0                    2        1.125        0.000                      0                    2  
**default**        clk_pll_i                                   2.186        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fmc_clk
  To Clock:  fmc_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.015ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D14
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.960ns  (logic 4.214ns (26.405%)  route 11.746ns (73.595%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=3 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.625     4.515    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.105     4.620 f  XDOM_0/CRSM_0/PG_DPRAM_i_2/O
                         net (fo=61, routed)          0.893     5.513    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][10]
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.618 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68/O
                         net (fo=1, routed)           0.530     6.147    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I3_O)        0.105     6.252 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.461     6.714    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I1_O)        0.105     6.819 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_20/O
                         net (fo=80, routed)          1.460     8.279    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_1
    SLICE_X64Y113        LUT3 (Prop_lut3_I2_O)        0.105     8.384 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_12/O
                         net (fo=2, routed)           0.817     9.201    XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_12_n_0
    SLICE_X64Y117        LUT5 (Prop_lut5_I0_O)        0.105     9.306 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_8/O
                         net (fo=1, routed)           1.014    10.320    XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_8_n_0
    SLICE_X64Y113        LUT6 (Prop_lut6_I1_O)        0.105    10.425 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_4/O
                         net (fo=1, routed)           1.262    11.687    XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_4_n_0
    SLICE_X64Y124        LUT5 (Prop_lut5_I2_O)        0.105    11.792 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.392    12.184    XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_2_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I2_O)        0.105    12.289 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.292    14.581    FMC_D14_IOBUF_inst/I
    G6                   OBUFT (Prop_obuft_I_O)       2.379    16.960 r  FMC_D14_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.960    FMC_D14
    G6                                                                r  FMC_D14 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.960    
  -------------------------------------------------------------------
                         slack                                 32.015    

Slack (MET) :             32.025ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D4
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 4.138ns (25.942%)  route 11.813ns (74.058%))
  Logic Levels:           10  (IBUF=1 LUT5=3 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.625     4.515    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.105     4.620 r  XDOM_0/CRSM_0/PG_DPRAM_i_2/O
                         net (fo=61, routed)          1.142     5.762    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][10]
    SLICE_X71Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.867 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_43/O
                         net (fo=4, routed)           0.679     6.546    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_43_n_0
    SLICE_X70Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.651 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_15/O
                         net (fo=146, routed)         1.949     8.600    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_46_3
    SLICE_X51Y123        LUT6 (Prop_lut6_I4_O)        0.105     8.705 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_24/O
                         net (fo=2, routed)           0.952     9.657    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_24_n_0
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.105     9.762 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_7/O
                         net (fo=1, routed)           0.654    10.416    XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_7_n_0
    SLICE_X63Y117        LUT6 (Prop_lut6_I1_O)        0.105    10.521 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.777    11.298    XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_3_n_0
    SLICE_X64Y114        LUT5 (Prop_lut5_I0_O)        0.105    11.403 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.507    11.910    XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_2_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I2_O)        0.105    12.015 r  XDOM_0/CRSM_0/FMC_D4_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.528    14.543    FMC_D4_IOBUF_inst/I
    G2                   OBUFT (Prop_obuft_I_O)       2.408    16.950 r  FMC_D4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.950    FMC_D4
    G2                                                                r  FMC_D4 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.950    
  -------------------------------------------------------------------
                         slack                                 32.025    

Slack (MET) :             32.159ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D5
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.816ns  (logic 4.134ns (26.137%)  route 11.682ns (73.863%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=3 LUT6=4 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.625     4.515    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.105     4.620 r  XDOM_0/CRSM_0/PG_DPRAM_i_2/O
                         net (fo=61, routed)          1.142     5.762    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][10]
    SLICE_X71Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.867 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_43/O
                         net (fo=4, routed)           0.679     6.546    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_43_n_0
    SLICE_X70Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.651 f  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_15/O
                         net (fo=146, routed)         1.721     8.372    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_46_3
    SLICE_X55Y108        LUT3 (Prop_lut3_I2_O)        0.105     8.477 r  XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_15/O
                         net (fo=1, routed)           1.093     9.570    XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_15_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I0_O)        0.105     9.675 r  XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_7/O
                         net (fo=1, routed)           0.919    10.593    XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_7_n_0
    SLICE_X59Y120        LUT6 (Prop_lut6_I1_O)        0.105    10.698 r  XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_3/O
                         net (fo=1, routed)           1.141    11.839    XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_3_n_0
    SLICE_X67Y112        LUT5 (Prop_lut5_I0_O)        0.105    11.944 r  XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.204    12.148    XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_2_n_0
    SLICE_X67Y112        LUT5 (Prop_lut5_I2_O)        0.105    12.253 r  XDOM_0/CRSM_0/FMC_D5_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.159    14.412    FMC_D5_IOBUF_inst/I
    K3                   OBUFT (Prop_obuft_I_O)       2.404    16.816 r  FMC_D5_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.816    FMC_D5
    K3                                                                r  FMC_D5 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.816    
  -------------------------------------------------------------------
                         slack                                 32.159    

Slack (MET) :             32.249ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D15
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.726ns  (logic 4.193ns (26.662%)  route 11.533ns (73.338%))
  Logic Levels:           11  (IBUF=1 LUT5=4 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.625     4.515    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.105     4.620 r  XDOM_0/CRSM_0/PG_DPRAM_i_2/O
                         net (fo=61, routed)          0.893     5.513    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][10]
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.618 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68/O
                         net (fo=1, routed)           0.530     6.147    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I3_O)        0.105     6.252 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.461     6.714    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I1_O)        0.105     6.819 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_20/O
                         net (fo=80, routed)          1.704     8.523    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_1
    SLICE_X55Y127        LUT5 (Prop_lut5_I1_O)        0.105     8.628 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_56/O
                         net (fo=2, routed)           0.694     9.322    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_56_n_0
    SLICE_X54Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.427 r  XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_6/O
                         net (fo=1, routed)           0.736    10.163    XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_6_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I3_O)        0.105    10.268 r  XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_3/O
                         net (fo=1, routed)           1.066    11.334    XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_3_n_0
    SLICE_X65Y123        LUT5 (Prop_lut5_I0_O)        0.105    11.439 r  XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.204    11.643    XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_2_n_0
    SLICE_X65Y123        LUT5 (Prop_lut5_I2_O)        0.105    11.748 r  XDOM_0/CRSM_0/FMC_D15_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.620    14.368    FMC_D15_IOBUF_inst/I
    N7                   OBUFT (Prop_obuft_I_O)       2.358    16.726 r  FMC_D15_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.726    FMC_D15
    N7                                                                r  FMC_D15 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.726    
  -------------------------------------------------------------------
                         slack                                 32.249    

Slack (MET) :             32.445ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D12
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.530ns  (logic 4.209ns (27.103%)  route 11.321ns (72.897%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=3 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.625     4.515    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.105     4.620 f  XDOM_0/CRSM_0/PG_DPRAM_i_2/O
                         net (fo=61, routed)          0.893     5.513    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][10]
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.618 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68/O
                         net (fo=1, routed)           0.530     6.147    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I3_O)        0.105     6.252 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.461     6.714    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I1_O)        0.105     6.819 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_20/O
                         net (fo=80, routed)          1.460     8.279    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_1
    SLICE_X64Y113        LUT3 (Prop_lut3_I2_O)        0.105     8.384 r  XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_12/O
                         net (fo=2, routed)           0.964     9.348    XDOM_0/CRSM_0/FMC_D14_IOBUF_inst_i_12_n_0
    SLICE_X61Y112        LUT5 (Prop_lut5_I0_O)        0.105     9.453 r  XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_8/O
                         net (fo=1, routed)           0.603    10.056    XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_8_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.105    10.161 r  XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_4/O
                         net (fo=1, routed)           0.941    11.102    XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_4_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I2_O)        0.105    11.207 r  XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.351    11.558    XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_2_n_0
    SLICE_X66Y121        LUT5 (Prop_lut5_I2_O)        0.105    11.663 r  XDOM_0/CRSM_0/FMC_D12_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.494    14.156    FMC_D12_IOBUF_inst/I
    J5                   OBUFT (Prop_obuft_I_O)       2.374    16.530 r  FMC_D12_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.530    FMC_D12
    J5                                                                r  FMC_D12 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.530    
  -------------------------------------------------------------------
                         slack                                 32.445    

Slack (MET) :             32.519ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D13
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 4.524ns (29.270%)  route 10.932ns (70.730%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.625     4.515    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.105     4.620 r  XDOM_0/CRSM_0/PG_DPRAM_i_2/O
                         net (fo=61, routed)          0.893     5.513    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][10]
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.618 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68/O
                         net (fo=1, routed)           0.530     6.147    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I3_O)        0.105     6.252 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.465     6.717    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y116        LUT6 (Prop_lut6_I1_O)        0.105     6.822 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_9/O
                         net (fo=129, routed)         1.276     8.098    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_2
    SLICE_X58Y130        LUT5 (Prop_lut5_I1_O)        0.105     8.203 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_24/O
                         net (fo=1, routed)           0.568     8.771    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_24_n_0
    SLICE_X61Y121        LUT3 (Prop_lut3_I0_O)        0.105     8.876 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_13/O
                         net (fo=1, routed)           0.624     9.500    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_13_n_0
    SLICE_X64Y118        LUT6 (Prop_lut6_I5_O)        0.105     9.605 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_5/O
                         net (fo=1, routed)           0.473    10.078    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_5_n_0
    SLICE_X66Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.183 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2/O
                         net (fo=2, routed)           0.000    10.183    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2_n_0
    SLICE_X66Y118        MUXF7 (Prop_muxf7_I1_O)      0.178    10.361 r  XDOM_0/CRSM_0/FMC_D13_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.969    11.330    XDOM_0/CRSM_0/FMC_D13_IOBUF_inst_i_2_n_0
    SLICE_X67Y122        LUT5 (Prop_lut5_I2_O)        0.241    11.571 r  XDOM_0/CRSM_0/FMC_D13_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.510    14.081    FMC_D13_IOBUF_inst/I
    H6                   OBUFT (Prop_obuft_I_O)       2.375    16.456 r  FMC_D13_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.456    FMC_D13
    H6                                                                r  FMC_D13 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.456    
  -------------------------------------------------------------------
                         slack                                 32.519    

Slack (MET) :             32.684ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D2
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 4.380ns (28.644%)  route 10.911ns (71.356%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT5=2 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.886     4.776    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X69Y118        LUT6 (Prop_lut6_I4_O)        0.105     4.881 r  XDOM_0/CRSM_0/PG_DPRAM_i_5/O
                         net (fo=51, routed)          0.555     5.436    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][7]
    SLICE_X72Y114        LUT3 (Prop_lut3_I2_O)        0.105     5.541 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_71/O
                         net (fo=1, routed)           0.551     6.092    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_71_n_0
    SLICE_X72Y114        LUT6 (Prop_lut6_I5_O)        0.105     6.197 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_50/O
                         net (fo=4, routed)           0.457     6.654    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_50_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I4_O)        0.105     6.759 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_9/O
                         net (fo=141, routed)         1.472     8.231    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_3
    SLICE_X55Y118        LUT3 (Prop_lut3_I0_O)        0.119     8.350 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_12/O
                         net (fo=1, routed)           0.389     8.739    XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_12_n_0
    SLICE_X62Y120        LUT6 (Prop_lut6_I5_O)        0.267     9.006 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_8/O
                         net (fo=1, routed)           0.902     9.908    XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_8_n_0
    SLICE_X66Y116        LUT6 (Prop_lut6_I3_O)        0.105    10.013 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_3/O
                         net (fo=1, routed)           1.104    11.117    XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_3_n_0
    SLICE_X68Y112        LUT5 (Prop_lut5_I0_O)        0.105    11.222 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.120    11.342    XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_2_n_0
    SLICE_X68Y112        LUT5 (Prop_lut5_I2_O)        0.105    11.447 r  XDOM_0/CRSM_0/FMC_D2_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.475    13.922    FMC_D2_IOBUF_inst/I
    J6                   OBUFT (Prop_obuft_I_O)       2.369    16.291 r  FMC_D2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.291    FMC_D2
    J6                                                                r  FMC_D2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.291    
  -------------------------------------------------------------------
                         slack                                 32.684    

Slack (MET) :             32.870ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D3
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.105ns  (logic 4.198ns (27.793%)  route 10.907ns (72.207%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT5=2 LUT6=5 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.886     4.776    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X69Y118        LUT6 (Prop_lut6_I4_O)        0.105     4.881 r  XDOM_0/CRSM_0/PG_DPRAM_i_5/O
                         net (fo=51, routed)          0.555     5.436    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][7]
    SLICE_X72Y114        LUT3 (Prop_lut3_I2_O)        0.105     5.541 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_71/O
                         net (fo=1, routed)           0.551     6.092    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_71_n_0
    SLICE_X72Y114        LUT6 (Prop_lut6_I5_O)        0.105     6.197 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_50/O
                         net (fo=4, routed)           0.457     6.654    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_50_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I4_O)        0.105     6.759 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_9/O
                         net (fo=141, routed)         1.553     8.312    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_3
    SLICE_X57Y104        LUT3 (Prop_lut3_I0_O)        0.105     8.417 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_14/O
                         net (fo=1, routed)           1.105     9.522    XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_14_n_0
    SLICE_X55Y115        LUT6 (Prop_lut6_I1_O)        0.105     9.627 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_7/O
                         net (fo=1, routed)           0.911    10.538    XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_7_n_0
    SLICE_X64Y115        LUT6 (Prop_lut6_I1_O)        0.105    10.643 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.573    11.216    XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_3_n_0
    SLICE_X65Y115        LUT5 (Prop_lut5_I0_O)        0.105    11.321 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.240    11.562    XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_2_n_0
    SLICE_X66Y115        LUT5 (Prop_lut5_I2_O)        0.105    11.667 r  XDOM_0/CRSM_0/FMC_D3_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.075    13.742    FMC_D3_IOBUF_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       2.363    16.105 r  FMC_D3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.105    FMC_D3
    M6                                                                r  FMC_D3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.105    
  -------------------------------------------------------------------
                         slack                                 32.870    

Slack (MET) :             32.872ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D1
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.103ns  (logic 4.750ns (31.446%)  route 10.354ns (68.554%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.886     4.776    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X69Y118        LUT6 (Prop_lut6_I4_O)        0.105     4.881 r  XDOM_0/CRSM_0/PG_DPRAM_i_5/O
                         net (fo=51, routed)          0.555     5.436    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][7]
    SLICE_X72Y114        LUT3 (Prop_lut3_I2_O)        0.105     5.541 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_71/O
                         net (fo=1, routed)           0.551     6.092    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_71_n_0
    SLICE_X72Y114        LUT6 (Prop_lut6_I5_O)        0.105     6.197 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_50/O
                         net (fo=4, routed)           0.457     6.654    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_50_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I4_O)        0.105     6.759 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_9/O
                         net (fo=141, routed)         1.085     7.844    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_3
    SLICE_X74Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.949 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_29/O
                         net (fo=1, routed)           1.193     9.142    XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_29_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I0_O)        0.105     9.247 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_14/O
                         net (fo=1, routed)           0.000     9.247    XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_14_n_0
    SLICE_X55Y107        MUXF7 (Prop_muxf7_I1_O)      0.182     9.429 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]_i_7/O
                         net (fo=1, routed)           0.851    10.280    XDOM_0/CRSM_0/i_y_rd_data_1_reg[1]_i_7_n_0
    SLICE_X59Y110        LUT6 (Prop_lut6_I3_O)        0.252    10.532 r  XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_2/O
                         net (fo=2, routed)           0.000    10.532    XDOM_0/CRSM_0/i_y_rd_data_1[1]_i_2_n_0
    SLICE_X59Y110        MUXF7 (Prop_muxf7_I1_O)      0.182    10.714 r  XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.498    11.211    XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_2_n_0
    SLICE_X60Y110        LUT5 (Prop_lut5_I2_O)        0.252    11.463 r  XDOM_0/CRSM_0/FMC_D1_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.279    13.742    FMC_D1_IOBUF_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       2.361    16.103 r  FMC_D1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.103    FMC_D1
    L7                                                                r  FMC_D1 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.103    
  -------------------------------------------------------------------
                         slack                                 32.872    

Slack (MET) :             32.922ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D8
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (fmc_clk rise@50.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 4.547ns (30.207%)  route 10.506ns (69.793%))
  Logic Levels:           12  (IBUF=1 LUT5=3 LUT6=6 MUXF7=1 OBUFT=1)
  Input Delay:            1.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.625     4.515    XDOM_0/CRSM_0/FMC_CEn_IBUF
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.105     4.620 r  XDOM_0/CRSM_0/PG_DPRAM_i_2/O
                         net (fo=61, routed)          0.893     5.513    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][10]
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.618 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68/O
                         net (fo=1, routed)           0.530     6.147    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_68_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I3_O)        0.105     6.252 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.465     6.717    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y116        LUT6 (Prop_lut6_I1_O)        0.105     6.822 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_9/O
                         net (fo=129, routed)         1.264     8.086    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_2
    SLICE_X54Y127        LUT5 (Prop_lut5_I1_O)        0.105     8.191 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_29/O
                         net (fo=1, routed)           0.677     8.868    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_29_n_0
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.105     8.973 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_12/O
                         net (fo=1, routed)           0.707     9.680    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_12_n_0
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_6/O
                         net (fo=1, routed)           0.762    10.547    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_6_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I1_O)        0.105    10.652 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_2/O
                         net (fo=2, routed)           0.000    10.652    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_2_n_0
    SLICE_X64Y121        MUXF7 (Prop_muxf7_I1_O)      0.182    10.834 r  XDOM_0/CRSM_0/FMC_D8_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.319    11.153    XDOM_0/CRSM_0/FMC_D8_IOBUF_inst_i_2_n_0
    SLICE_X67Y121        LUT5 (Prop_lut5_I2_O)        0.252    11.405 r  XDOM_0/CRSM_0/FMC_D8_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.265    13.670    FMC_D8_IOBUF_inst/I
    N4                   OBUFT (Prop_obuft_I_O)       2.383    16.053 r  FMC_D8_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.053    FMC_D8
    N4                                                                r  FMC_D8 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)   50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.025    49.975    
                         output delay                -1.000    48.975    
  -------------------------------------------------------------------
                         required time                         48.975    
                         arrival time                         -16.053    
  -------------------------------------------------------------------
                         slack                                 32.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D5
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 1.013ns (41.959%)  route 1.402ns (58.041%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.402     0.591    FMC_D5_IOBUF_inst/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.415 r  FMC_D5_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.415    FMC_D5
    K3                                                                r  FMC_D5 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D3
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.993ns (39.252%)  route 1.537ns (60.748%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.537     0.726    FMC_D3_IOBUF_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.804     1.530 r  FMC_D3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.530    FMC_D3
    M6                                                                r  FMC_D3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D7
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.013ns (39.736%)  route 1.537ns (60.264%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.537     0.726    FMC_D7_IOBUF_inst/T
    J3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.550 r  FMC_D7_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.550    FMC_D7
    J3                                                                r  FMC_D7 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D15
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.988ns (38.578%)  route 1.573ns (61.422%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.573     0.762    FMC_D15_IOBUF_inst/T
    N7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.799     1.561 r  FMC_D15_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.561    FMC_D15
    N7                                                                r  FMC_D15 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D14
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.009ns (38.342%)  route 1.623ns (61.658%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.623     0.812    FMC_D14_IOBUF_inst/T
    G6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.820     1.632 r  FMC_D14_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.632    FMC_D14
    G6                                                                r  FMC_D14 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D4
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.013ns (38.050%)  route 1.650ns (61.950%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.650     0.839    FMC_D4_IOBUF_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.663 r  FMC_D4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.663    FMC_D4
    G2                                                                r  FMC_D4 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D2
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.999ns (37.240%)  route 1.684ns (62.760%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.684     0.873    FMC_D2_IOBUF_inst/T
    J6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.810     1.683 r  FMC_D2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.683    FMC_D2
    J6                                                                r  FMC_D2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D13
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.005ns (37.350%)  route 1.686ns (62.650%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.686     0.875    FMC_D13_IOBUF_inst/T
    H6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.816     1.691 r  FMC_D13_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.691    FMC_D13
    H6                                                                r  FMC_D13 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D12
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.004ns (36.650%)  route 1.736ns (63.350%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 f  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 f  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.736     0.925    FMC_D12_IOBUF_inst/T
    J5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.815     1.740 r  FMC_D12_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.740    FMC_D12
    J5                                                                r  FMC_D12 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FMC_D10
                            (output port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             fmc_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (fmc_clk rise@0.000ns - fmc_clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 1.013ns (36.750%)  route 1.744ns (63.250%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            -1.000ns
  Output Delay:           -1.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.000    -1.000    
    N6                                                0.000    -1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000    -1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.189    -0.811 r  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         1.744     0.933    FMC_D10_IOBUF_inst/T
    G4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.757 r  FMC_D10_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.757    FMC_D10
    G4                                                                r  FMC_D10 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock fmc_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 1.000     1.025    
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.732    






---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_CLOCK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         50.000      48.408     BUFGCTRL_X0Y19   DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ddr3_idelay_clk_wiz
  To Clock:  clk_out1_ddr3_idelay_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ddr3_idelay_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.769 }
Period(ns):         1.538
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.538       0.289      PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.538       0.466      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.538       0.468      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.538       0.962      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.538       0.963      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.538       158.462    PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.769       0.287      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.769       0.287      PHASER_REF_X1Y3       DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.769       0.287      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.769       0.287      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.405ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.372ns (36.914%)  route 0.636ns (63.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.636     8.000    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 10.405    

Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.372ns (40.736%)  route 0.541ns (59.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.998ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     6.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.370 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.541     7.911    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.458    18.413    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.413    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.520ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.372ns (39.798%)  route 0.563ns (60.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.563     7.927    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D4[0])
                                                     -0.424    18.447    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 10.520    

Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.785    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     7.784    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y177        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     7.783    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    18.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.785    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    18.407    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.998ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     6.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.370 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.791    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    18.413    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.413    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     7.784    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.464    18.407    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv rise@12.308ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 18.602 - 12.308 ) 
    Source Clock Delay      (SCD):    6.992ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.516     4.838    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.461 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.377     6.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.364 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     7.783    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    16.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.602 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.923    
                         clock uncertainty           -0.052    18.871    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    18.407    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 10.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.457 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.457    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.386    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.686 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.686 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.686 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.686 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.884    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.884    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.883    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.351    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.351    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.309 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.684 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.313    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.718 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.814 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.399    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.308      7.308      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y184  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y185  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y186  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.077       1.606      ILOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.077       1.606      ILOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       10.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.336ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.372ns (34.949%)  route 0.692ns (65.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.692     8.062    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.464    18.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                 10.336    

Slack (MET) :             10.485ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.372ns (40.736%)  route 0.541ns (59.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.541     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 10.485    

Slack (MET) :             10.605ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.605    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     7.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y189        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     7.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    18.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    18.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     7.003    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     7.375 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     7.796    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    18.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.608ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     7.003    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     7.375 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     7.795    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.458    18.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 10.608    

Slack (MET) :             10.609ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     7.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    18.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 10.609    

Slack (MET) :             10.609ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (iserdes_clkdiv_1 rise@12.308ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 18.593 - 12.308 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.507     4.829    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.623     6.452 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     6.606 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     6.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y190        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     7.369 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     7.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    16.859    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    18.448 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    18.593 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    18.593    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.321    18.914    
                         clock uncertainty           -0.052    18.862    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.464    18.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                 10.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.451 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.451    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.380    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     3.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.685 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.883    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.347    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.883    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.347    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.552    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.682 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.882    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.552    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.682 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.882    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191     1.922    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     3.303 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.393 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.683 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.884    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     2.307    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     3.712 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     3.808 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     3.808    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.415     3.393    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.347    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.308      7.308      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y196  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y197  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         12.308      10.837     ILOGIC_X1Y198  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.154       4.004      IN_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (mem_refclk rise@3.077ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 7.648 - 3.077 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     4.850    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     5.472 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     5.869    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     7.648    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.279     7.927    
                         clock uncertainty           -0.056     7.870    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     7.861    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  1.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     1.926    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     2.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     2.385    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     2.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.385     1.926    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     2.049    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.077       1.602      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.077       1.828      PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.077       156.923    PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.538       1.003      PHY_CONTROL_X1Y3      DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.538       1.056      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.538       1.056      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.538       1.056      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y158  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y151  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y150  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y152  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y153  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y154  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y155  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y156  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y159  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y160  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.716ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.596ns (41.693%)  route 0.833ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           0.833     8.841    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 10.716    

Slack (MET) :             10.717ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.596ns (41.723%)  route 0.832ns (58.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           0.832     8.840    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 10.717    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.596ns (41.750%)  route 0.832ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           0.832     8.839    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.890ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.596ns (47.468%)  route 0.660ns (52.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.660     8.667    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                 10.890    

Slack (MET) :             11.169ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.596ns (61.033%)  route 0.381ns (38.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.381     8.388    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.062    
                         clock uncertainty           -0.056    20.006    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 11.169    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.180ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     8.374    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.060    
                         clock uncertainty           -0.056    20.004    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    19.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.555    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 11.180    

Slack (MET) :             11.180ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv rise@12.308ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 19.714 - 12.308 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    19.714    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    20.061    
                         clock uncertainty           -0.056    20.005    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.556    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 11.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.433    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.326    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.326    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.326    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.345    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.325    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.344    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.308      7.308      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y151   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y150   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y152   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y153   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y154   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y155   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y156   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y159   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y160   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y163  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y169  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y170  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y164  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y165  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y166  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y167  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y168  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y171  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y172  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       11.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.038    
                         clock uncertainty           -0.056    19.982    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    19.533    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             11.169ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 19.693 - 12.308 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.331    19.693    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    20.039    
                         clock uncertainty           -0.056    19.983    
    OLOGIC_X1Y167        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    19.534    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.534    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 11.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.426    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.315    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.334    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.315    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.334    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.315    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.334    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.314    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.308      7.308      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y163   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y169   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y170   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y164   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y165   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y166   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y167   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y168   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         12.308      10.837     OLOGIC_X1Y171   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.542 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.917    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.723    10.686    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     8.532 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     8.900    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.707    10.702    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     8.532 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     8.900    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.707    10.702    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_2 rise@3.077ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 11.082 - 3.077 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.542 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.917    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     7.643    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    10.008 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.336    11.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.384    11.466    
                         clock uncertainty           -0.056    11.409    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.564    10.845    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  1.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     5.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     5.202    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.093     4.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.053 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     5.203    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.093     4.790    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           5.203    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.058 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.215    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.113     4.770    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.770    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.707 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.058 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.215    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.183 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     5.359    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.475     4.883    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.113     4.770    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.770    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y182  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y182  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y175  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y177  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y178  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y179  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y180  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y183  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y184  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y185  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.596ns (60.412%)  route 0.391ns (39.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.391     8.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.903    
                         clock uncertainty           -0.056    13.847    
    OLOGIC_X1Y175        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.398    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     8.374    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.901    
                         clock uncertainty           -0.056    13.845    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     8.007 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     8.375    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.347    13.902    
                         clock uncertainty           -0.056    13.846    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.284 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.433    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.324    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.343    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.324    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.343    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.324    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.343    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[2]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[26]
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.146 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.146    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.141     4.287 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[3]
                         net (fo=1, routed)           0.148     4.435    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[27]
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.440     4.323    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.154       1.154      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y175   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y177   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y178   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y179   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y180   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y183   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y184   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y185   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y186   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.531 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.906    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.723    10.689    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     8.521 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     8.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.707    10.705    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     8.521 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     8.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.707    10.705    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clk_3 rise@3.077ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 11.086 - 3.077 ) 
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.783     8.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     8.531 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     8.906    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     7.633    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365     9.998 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.738    10.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350    11.086    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.383    11.469    
                         clock uncertainty           -0.056    11.412    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.564    10.848    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  1.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     5.046 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     5.195    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.093     4.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.046 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     5.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.093     4.788    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           5.196    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.051 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.113     4.768    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     4.700 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.051 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     5.174 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     5.355    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.473     4.881    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.113     4.768    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y194  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         3.077       1.603      OLOGIC_X1Y194  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y188  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y189  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y190  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y191  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y192  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y195  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y196  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         3.077       1.606      OLOGIC_X1Y197  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        5.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     8.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.904    
                         clock uncertainty           -0.056    13.848    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     7.400 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     7.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     8.364    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.346    13.905    
                         clock uncertainty           -0.056    13.849    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  5.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.277 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.426    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.323    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.323    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.323    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.342    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.139 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.139    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.280 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.428    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.438     4.322    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.341    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.154       1.154      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y188   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y189   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y190   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y191   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y192   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y195   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y196   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y197   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         6.154       4.683      OLOGIC_X1Y198   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.077       0.927      OUT_FIFO_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         12.308      10.715     BUFHCE_X1Y36     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.308      11.059     MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         12.308      11.059     PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.308      87.692     MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       12.308      147.692    PLLE2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.154       3.154      MMCME2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        4.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.076ns (14.163%)  route 6.521ns (85.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 18.022 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.379     6.578 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/Q
                         net (fo=79, routed)          3.363     9.941    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]
    SLICE_X50Y178        LUT2 (Prop_lut2_I0_O)        0.118    10.059 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2/O
                         net (fo=7, routed)           0.751    10.810    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I0_O)        0.264    11.074 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6/O
                         net (fo=1, routed)           0.343    11.417    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I3_O)        0.105    11.522 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3/O
                         net (fo=6, routed)           0.844    12.366    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3_n_0
    SLICE_X54Y178        LUT4 (Prop_lut4_I3_O)        0.105    12.471 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_2/O
                         net (fo=3, routed)           1.220    13.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_2_n_0
    SLICE_X53Y189        LUT6 (Prop_lut6_I0_O)        0.105    13.796 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_1/O
                         net (fo=1, routed)           0.000    13.796    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_1_n_0
    SLICE_X53Y189        FDSE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.388    18.022    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X53Y189        FDSE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]/C
                         clock pessimism              0.364    18.385    
                         clock uncertainty           -0.068    18.317    
    SLICE_X53Y189        FDSE (Setup_fdse_C_D)        0.030    18.347    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 1.088ns (14.829%)  route 6.249ns (85.171%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.702ns = ( 18.010 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y196        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y196        FDRE (Prop_fdre_C_Q)         0.379     6.578 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/Q
                         net (fo=118, routed)         2.493     9.071    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg_n_0_[2]
    SLICE_X52Y184        LUT2 (Prop_lut2_I1_O)        0.119     9.190 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2/O
                         net (fo=15, routed)          0.789     9.979    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2_n_0
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.275    10.254 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3/O
                         net (fo=3, routed)           0.591    10.845    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3_n_0
    SLICE_X46Y184        LUT6 (Prop_lut6_I3_O)        0.105    10.950 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10/O
                         net (fo=6, routed)           1.342    12.293    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0
    SLICE_X48Y180        LUT5 (Prop_lut5_I3_O)        0.105    12.398 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3/O
                         net (fo=10, routed)          1.033    13.431    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I1_O)        0.105    13.536 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1/O
                         net (fo=1, routed)           0.000    13.536    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/address_w[2]
    SLICE_X49Y176        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.376    18.010    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X49Y176        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[2]/C
                         clock pessimism              0.364    18.373    
                         clock uncertainty           -0.068    18.305    
    SLICE_X49Y176        FDRE (Setup_fdre_C_D)        0.032    18.337    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[2]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 1.088ns (14.839%)  route 6.244ns (85.161%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 18.012 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y196        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y196        FDRE (Prop_fdre_C_Q)         0.379     6.578 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/Q
                         net (fo=118, routed)         2.493     9.071    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg_n_0_[2]
    SLICE_X52Y184        LUT2 (Prop_lut2_I1_O)        0.119     9.190 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2/O
                         net (fo=15, routed)          0.789     9.979    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2_n_0
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.275    10.254 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3/O
                         net (fo=3, routed)           0.591    10.845    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3_n_0
    SLICE_X46Y184        LUT6 (Prop_lut6_I3_O)        0.105    10.950 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10/O
                         net (fo=6, routed)           1.342    12.293    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0
    SLICE_X48Y180        LUT5 (Prop_lut5_I3_O)        0.105    12.398 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3/O
                         net (fo=10, routed)          1.028    13.426    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0
    SLICE_X51Y177        LUT6 (Prop_lut6_I3_O)        0.105    13.531 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1/O
                         net (fo=1, routed)           0.000    13.531    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/address_w[4]
    SLICE_X51Y177        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.378    18.012    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X51Y177        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[4]/C
                         clock pessimism              0.364    18.375    
                         clock uncertainty           -0.068    18.307    
    SLICE_X51Y177        FDRE (Setup_fdre_C_D)        0.030    18.337    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[4]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 1.088ns (14.899%)  route 6.215ns (85.101%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 18.013 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y196        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y196        FDRE (Prop_fdre_C_Q)         0.379     6.578 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]/Q
                         net (fo=118, routed)         2.493     9.071    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg_n_0_[2]
    SLICE_X52Y184        LUT2 (Prop_lut2_I1_O)        0.119     9.190 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2/O
                         net (fo=15, routed)          0.789     9.979    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2_n_0
    SLICE_X38Y184        LUT6 (Prop_lut6_I5_O)        0.275    10.254 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3/O
                         net (fo=3, routed)           0.591    10.845    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3_n_0
    SLICE_X46Y184        LUT6 (Prop_lut6_I3_O)        0.105    10.950 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10/O
                         net (fo=6, routed)           1.342    12.293    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0
    SLICE_X48Y180        LUT5 (Prop_lut5_I3_O)        0.105    12.398 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3/O
                         net (fo=10, routed)          0.999    13.397    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0
    SLICE_X57Y177        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1/O
                         net (fo=1, routed)           0.000    13.502    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/address_w[7]
    SLICE_X57Y177        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.379    18.013    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X57Y177        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[7]/C
                         clock pessimism              0.364    18.376    
                         clock uncertainty           -0.068    18.308    
    SLICE_X57Y177        FDRE (Setup_fdre_C_D)        0.032    18.340    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[7]
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.971ns (14.240%)  route 5.848ns (85.760%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 18.016 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.379     6.578 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/Q
                         net (fo=79, routed)          3.363     9.941    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]
    SLICE_X50Y178        LUT2 (Prop_lut2_I0_O)        0.118    10.059 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2/O
                         net (fo=7, routed)           0.751    10.810    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I0_O)        0.264    11.074 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6/O
                         net (fo=1, routed)           0.343    11.417    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I3_O)        0.105    11.522 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3/O
                         net (fo=6, routed)           0.694    12.216    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3_n_0
    SLICE_X53Y179        LUT6 (Prop_lut6_I3_O)        0.105    12.321 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1/O
                         net (fo=5, routed)           0.697    13.018    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.382    18.016    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[0]/C
                         clock pessimism              0.364    18.379    
                         clock uncertainty           -0.068    18.311    
    SLICE_X66Y179        FDRE (Setup_fdre_C_R)       -0.423    17.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[0]
  -------------------------------------------------------------------
                         required time                         17.888    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.971ns (14.240%)  route 5.848ns (85.760%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 18.016 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.379     6.578 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/Q
                         net (fo=79, routed)          3.363     9.941    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]
    SLICE_X50Y178        LUT2 (Prop_lut2_I0_O)        0.118    10.059 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2/O
                         net (fo=7, routed)           0.751    10.810    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I0_O)        0.264    11.074 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6/O
                         net (fo=1, routed)           0.343    11.417    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I3_O)        0.105    11.522 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3/O
                         net (fo=6, routed)           0.694    12.216    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3_n_0
    SLICE_X53Y179        LUT6 (Prop_lut6_I3_O)        0.105    12.321 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1/O
                         net (fo=5, routed)           0.697    13.018    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.382    18.016    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]/C
                         clock pessimism              0.364    18.379    
                         clock uncertainty           -0.068    18.311    
    SLICE_X66Y179        FDRE (Setup_fdre_C_R)       -0.423    17.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.888    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.971ns (14.240%)  route 5.848ns (85.760%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 18.016 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.379     6.578 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/Q
                         net (fo=79, routed)          3.363     9.941    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]
    SLICE_X50Y178        LUT2 (Prop_lut2_I0_O)        0.118    10.059 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2/O
                         net (fo=7, routed)           0.751    10.810    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I0_O)        0.264    11.074 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6/O
                         net (fo=1, routed)           0.343    11.417    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I3_O)        0.105    11.522 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3/O
                         net (fo=6, routed)           0.694    12.216    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3_n_0
    SLICE_X53Y179        LUT6 (Prop_lut6_I3_O)        0.105    12.321 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1/O
                         net (fo=5, routed)           0.697    13.018    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.382    18.016    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[2]/C
                         clock pessimism              0.364    18.379    
                         clock uncertainty           -0.068    18.311    
    SLICE_X66Y179        FDRE (Setup_fdre_C_R)       -0.423    17.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[2]
  -------------------------------------------------------------------
                         required time                         17.888    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.971ns (14.240%)  route 5.848ns (85.760%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 18.016 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.379     6.578 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/Q
                         net (fo=79, routed)          3.363     9.941    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]
    SLICE_X50Y178        LUT2 (Prop_lut2_I0_O)        0.118    10.059 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2/O
                         net (fo=7, routed)           0.751    10.810    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I0_O)        0.264    11.074 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6/O
                         net (fo=1, routed)           0.343    11.417    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I3_O)        0.105    11.522 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3/O
                         net (fo=6, routed)           0.694    12.216    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3_n_0
    SLICE_X53Y179        LUT6 (Prop_lut6_I3_O)        0.105    12.321 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1/O
                         net (fo=5, routed)           0.697    13.018    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.382    18.016    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[4]/C
                         clock pessimism              0.364    18.379    
                         clock uncertainty           -0.068    18.311    
    SLICE_X66Y179        FDRE (Setup_fdre_C_R)       -0.423    17.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[4]
  -------------------------------------------------------------------
                         required time                         17.888    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.971ns (14.240%)  route 5.848ns (85.760%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 18.016 - 12.308 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.523     6.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X41Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y197        FDRE (Prop_fdre_C_Q)         0.379     6.578 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]/Q
                         net (fo=79, routed)          3.363     9.941    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]
    SLICE_X50Y178        LUT2 (Prop_lut2_I0_O)        0.118    10.059 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2/O
                         net (fo=7, routed)           0.751    10.810    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I0_O)        0.264    11.074 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6/O
                         net (fo=1, routed)           0.343    11.417    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_6_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I3_O)        0.105    11.522 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3/O
                         net (fo=6, routed)           0.694    12.216    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3_n_0
    SLICE_X53Y179        LUT6 (Prop_lut6_I3_O)        0.105    12.321 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1/O
                         net (fo=5, routed)           0.697    13.018    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.382    18.016    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X66Y179        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[5]/C
                         clock pessimism              0.364    18.379    
                         clock uncertainty           -0.068    18.311    
    SLICE_X66Y179        FDRE (Setup_fdre_C_R)       -0.423    17.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[5]
  -------------------------------------------------------------------
                         required time                         17.888    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.948ns (13.214%)  route 6.226ns (86.786%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 18.112 - 12.308 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.583     6.259    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X72Y194        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y194        FDRE (Prop_fdre_C_Q)         0.398     6.657 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1_reg/Q
                         net (fo=19, routed)          0.997     7.654    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X73Y192        LUT3 (Prop_lut3_I1_O)        0.235     7.889 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=1, routed)           0.547     8.436    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X73Y192        LUT6 (Prop_lut6_I5_O)        0.105     8.541 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                         net (fo=197, routed)         0.295     8.836    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns
    SLICE_X72Y192        LUT5 (Prop_lut5_I0_O)        0.105     8.941 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]_i_1/O
                         net (fo=12, routed)          0.793     9.734    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2
    SLICE_X67Y182        LUT4 (Prop_lut4_I1_O)        0.105     9.839 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8/O
                         net (fo=192, routed)         3.594    13.433    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/ADDRD3
    SLICE_X84Y193        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.478    18.112    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/WCLK
    SLICE_X84Y193        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMA/CLK
                         clock pessimism              0.423    18.535    
                         clock uncertainty           -0.068    18.467    
    SLICE_X84Y193        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.067    18.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         18.400    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                  4.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_din_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.214%)  route 0.277ns (62.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.660     2.433    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X74Y178        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_din_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.164     2.597 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_din_reg[11]/Q
                         net (fo=1, routed)           0.277     2.874    XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y34         RAMB36E1                                     r  XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.974     3.129    XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y34         RAMB36E1                                     r  XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.621     2.509    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     2.805    XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_din_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.663     2.436    DDR3_TRANSFER_0/PG_TRANS_CTRL/CLK
    SLICE_X77Y180        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_din_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141     2.577 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/dpram_din_reg[116]/Q
                         net (fo=1, routed)           0.272     2.849    XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[28]
    RAMB36_X2Y35         RAMB36E1                                     r  XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.971     3.126    XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.643     2.484    
    RAMB36_X2Y35         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     2.780    XDOM_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.648%)  route 0.240ns (56.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.627     2.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X49Y178        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y178        FDRE (Prop_fdre_C_Q)         0.141     2.541 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]/Q
                         net (fo=2, routed)           0.240     2.781    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg_n_0_[0][1]
    SLICE_X47Y176        LUT6 (Prop_lut6_I4_O)        0.045     2.826 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.826    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_1_n_0
    SLICE_X47Y176        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.899     3.055    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X47Y176        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt_reg[0]/C
                         clock pessimism             -0.392     2.663    
    SLICE_X47Y176        FDRE (Hold_fdre_C_D)         0.091     2.754    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.274%)  route 0.119ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.675     2.448    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X82Y188        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y188        FDRE (Prop_fdre_C_Q)         0.141     2.589 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]/Q
                         net (fo=1, routed)           0.119     2.708    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/DIA0
    SLICE_X80Y188        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.950     3.106    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/WCLK
    SLICE_X80Y188        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.621     2.485    
    SLICE_X80Y188        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.632    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.350%)  route 0.269ns (65.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.677     2.450    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X79Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDRE (Prop_fdre_C_Q)         0.141     2.591 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/Q
                         net (fo=102, routed)         0.269     2.860    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/ADDRD0
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.952     3.108    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/WCLK
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA/CLK
                         clock pessimism             -0.643     2.465    
    SLICE_X80Y196        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.775    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.350%)  route 0.269ns (65.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.677     2.450    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X79Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDRE (Prop_fdre_C_Q)         0.141     2.591 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/Q
                         net (fo=102, routed)         0.269     2.860    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/ADDRD0
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.952     3.108    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/WCLK
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA_D1/CLK
                         clock pessimism             -0.643     2.465    
    SLICE_X80Y196        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.775    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.350%)  route 0.269ns (65.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.677     2.450    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X79Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDRE (Prop_fdre_C_Q)         0.141     2.591 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/Q
                         net (fo=102, routed)         0.269     2.860    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/ADDRD0
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.952     3.108    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/WCLK
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB/CLK
                         clock pessimism             -0.643     2.465    
    SLICE_X80Y196        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.775    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.350%)  route 0.269ns (65.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.677     2.450    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X79Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDRE (Prop_fdre_C_Q)         0.141     2.591 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/Q
                         net (fo=102, routed)         0.269     2.860    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/ADDRD0
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.952     3.108    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/WCLK
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB_D1/CLK
                         clock pessimism             -0.643     2.465    
    SLICE_X80Y196        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.775    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.350%)  route 0.269ns (65.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.677     2.450    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X79Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDRE (Prop_fdre_C_Q)         0.141     2.591 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/Q
                         net (fo=102, routed)         0.269     2.860    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/ADDRD0
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.952     3.108    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/WCLK
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC/CLK
                         clock pessimism             -0.643     2.465    
    SLICE_X80Y196        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.775    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.350%)  route 0.269ns (65.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.677     2.450    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/CLK
    SLICE_X79Y197        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDRE (Prop_fdre_C_Q)         0.141     2.591 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]/Q
                         net (fo=102, routed)         0.269     2.860    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/ADDRD0
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.952     3.108    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/WCLK
    SLICE_X80Y196        RAMD32                                       r  DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC_D1/CLK
                         clock pessimism             -0.643     2.465    
    SLICE_X80Y196        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.775    DDR3_TRANSFER_0/MIG_7_SERIES/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 6.154 }
Period(ns):         12.308
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.308      7.308      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.308      7.308      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.308      7.308      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         12.308      9.358      PHY_CONTROL_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y177     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y178     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         12.308      9.948      IDELAY_X1Y179     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.308      87.692     MMCME2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.308      201.052    MMCME2_ADV_X1Y3   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y14     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.154       4.004      IN_FIFO_X1Y15     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y15    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y12    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y13    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.154       4.004      OUT_FIFO_X1Y14    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.346 4.423 }
Period(ns):         49.231
Sources:            { DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         49.231      47.982     PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       49.231      110.769    PLLE2_ADV_X1Y3        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         3.077       2.005      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         3.077       2.005      PHASER_IN_PHY_X1Y15   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y15  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y12  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y13  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         3.077       2.005      PHASER_IN_PHY_X1Y14   DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         3.077       2.005      PHASER_OUT_PHY_X1Y14  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 PULSER_1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_1/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.975ns (20.239%)  route 3.842ns (79.761%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.182ns = ( 7.151 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.450    -0.897    PULSER_1/ff_reg[1]
    SLICE_X1Y60          FDRE                                         r  PULSER_1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379    -0.518 f  PULSER_1/cnt_reg[13]/Q
                         net (fo=3, routed)           0.679     0.161    PULSER_1/cnt_reg_n_0_[13]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.105     0.266 f  PULSER_1/out_bits[7]_i_3__2/O
                         net (fo=1, routed)           0.453     0.719    PULSER_1/out_bits[7]_i_3__2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105     0.824 f  PULSER_1/out_bits[7]_i_2__2/O
                         net (fo=2, routed)           1.059     1.883    PULSER_1/out_bits[7]_i_2__2_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.118     2.001 f  PULSER_1/out_bits[7]_i_1__2/O
                         net (fo=10, routed)          0.622     2.623    PULSER_1/out_bits[7]_i_1__2_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.268     2.891 r  PULSER_1/out_bits[3]_inv_i_1__2/O
                         net (fo=1, routed)           1.030     3.921    PULSER_1/out_bits[3]_inv_i_1__2_n_0
    SLICE_X0Y41          FDSE                                         r  PULSER_1/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.480     7.151    PULSER_1/ff_reg[1]
    SLICE_X0Y41          FDSE                                         r  PULSER_1/out_bits_reg[3]_inv/C
                         clock pessimism              0.322     7.473    
                         clock uncertainty           -0.126     7.347    
    SLICE_X0Y41          FDSE (Setup_fdse_C_D)       -0.059     7.288    PULSER_1/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[4]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.984ns (22.198%)  route 3.449ns (77.802%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 7.140 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.448    -0.899    PULSER_0/ff_reg[0]
    SLICE_X4Y58          FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.379    -0.520 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.814     0.294    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.105     0.399 f  PULSER_0/out_bits[7]_i_3__3/O
                         net (fo=1, routed)           0.339     0.738    PULSER_0/out_bits[7]_i_3__3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.105     0.843 f  PULSER_0/out_bits[7]_i_2__3/O
                         net (fo=2, routed)           0.637     1.480    PULSER_0/out_bits[7]_i_2__3_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.127     1.607 f  PULSER_0/out_bits[7]_i_1__3/O
                         net (fo=10, routed)          1.659     3.266    PULSER_0/out_bits[7]_i_1__3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.268     3.534 r  PULSER_0/out_bits[4]_inv_i_1__3/O
                         net (fo=1, routed)           0.000     3.534    PULSER_0/out_bits[4]_inv_i_1__3_n_0
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.469     7.140    PULSER_0/ff_reg[0]
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/C
                         clock pessimism              0.322     7.462    
                         clock uncertainty           -0.126     7.336    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)        0.032     7.368    PULSER_0/out_bits_reg[4]_inv
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[6]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.006ns (22.582%)  route 3.449ns (77.418%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 7.140 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.448    -0.899    PULSER_0/ff_reg[0]
    SLICE_X4Y58          FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.379    -0.520 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.814     0.294    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.105     0.399 f  PULSER_0/out_bits[7]_i_3__3/O
                         net (fo=1, routed)           0.339     0.738    PULSER_0/out_bits[7]_i_3__3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.105     0.843 f  PULSER_0/out_bits[7]_i_2__3/O
                         net (fo=2, routed)           0.637     1.480    PULSER_0/out_bits[7]_i_2__3_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.127     1.607 f  PULSER_0/out_bits[7]_i_1__3/O
                         net (fo=10, routed)          1.659     3.266    PULSER_0/out_bits[7]_i_1__3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.290     3.556 r  PULSER_0/out_bits[6]_inv_i_1__3/O
                         net (fo=1, routed)           0.000     3.556    PULSER_0/out_bits[6]_inv_i_1__3_n_0
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.469     7.140    PULSER_0/ff_reg[0]
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/C
                         clock pessimism              0.322     7.462    
                         clock uncertainty           -0.126     7.336    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)        0.069     7.405    PULSER_0/out_bits_reg[6]_inv
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -3.556    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[1]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.984ns (22.749%)  route 3.341ns (77.251%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 7.140 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.448    -0.899    PULSER_0/ff_reg[0]
    SLICE_X4Y58          FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.379    -0.520 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.814     0.294    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.105     0.399 f  PULSER_0/out_bits[7]_i_3__3/O
                         net (fo=1, routed)           0.339     0.738    PULSER_0/out_bits[7]_i_3__3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.105     0.843 f  PULSER_0/out_bits[7]_i_2__3/O
                         net (fo=2, routed)           0.637     1.480    PULSER_0/out_bits[7]_i_2__3_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.127     1.607 f  PULSER_0/out_bits[7]_i_1__3/O
                         net (fo=10, routed)          1.551     3.159    PULSER_0/out_bits[7]_i_1__3_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.268     3.427 r  PULSER_0/out_bits[1]_inv_i_1__3/O
                         net (fo=1, routed)           0.000     3.427    PULSER_0/out_bits[1]_inv_i_1__3_n_0
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.469     7.140    PULSER_0/ff_reg[0]
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/C
                         clock pessimism              0.322     7.462    
                         clock uncertainty           -0.126     7.336    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)        0.032     7.368    PULSER_0/out_bits_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[5]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.004ns (23.105%)  route 3.341ns (76.895%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 7.140 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.448    -0.899    PULSER_0/ff_reg[0]
    SLICE_X4Y58          FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.379    -0.520 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.814     0.294    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.105     0.399 f  PULSER_0/out_bits[7]_i_3__3/O
                         net (fo=1, routed)           0.339     0.738    PULSER_0/out_bits[7]_i_3__3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.105     0.843 f  PULSER_0/out_bits[7]_i_2__3/O
                         net (fo=2, routed)           0.637     1.480    PULSER_0/out_bits[7]_i_2__3_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.127     1.607 f  PULSER_0/out_bits[7]_i_1__3/O
                         net (fo=10, routed)          1.551     3.159    PULSER_0/out_bits[7]_i_1__3_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I3_O)        0.288     3.447 r  PULSER_0/out_bits[5]_inv_i_1__3/O
                         net (fo=1, routed)           0.000     3.447    PULSER_0/out_bits[5]_inv_i_1__3_n_0
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.469     7.140    PULSER_0/ff_reg[0]
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/C
                         clock pessimism              0.322     7.462    
                         clock uncertainty           -0.126     7.336    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)        0.069     7.405    PULSER_0/out_bits_reg[5]_inv
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 PULSER_5/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_5/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.934ns (22.430%)  route 3.230ns (77.570%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 6.998 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.418    -0.928    PULSER_5/ff_reg[0]
    SLICE_X6Y123         FDRE                                         r  PULSER_5/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.433    -0.495 f  PULSER_5/cnt_reg[11]/Q
                         net (fo=3, routed)           1.062     0.567    PULSER_5/cnt_reg_n_0_[11]
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.105     0.672 f  PULSER_5/out_bits[7]_i_2__4/O
                         net (fo=2, routed)           0.551     1.223    PULSER_5/out_bits[7]_i_2__4_n_0
    SLICE_X2Y123         LUT3 (Prop_lut3_I1_O)        0.128     1.351 f  PULSER_5/out_bits[7]_i_1__4/O
                         net (fo=10, routed)          0.677     2.027    PULSER_5/out_bits[7]_i_1__4_n_0
    SLICE_X2Y123         LUT3 (Prop_lut3_I2_O)        0.268     2.295 r  PULSER_5/out_bits[3]_inv_i_1__4/O
                         net (fo=1, routed)           0.941     3.236    PULSER_5/out_bits[3]_inv_i_1__4_n_0
    SLICE_X1Y143         FDSE                                         r  PULSER_5/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.327     6.998    PULSER_5/ff_reg[0]
    SLICE_X1Y143         FDSE                                         r  PULSER_5/out_bits_reg[3]_inv/C
                         clock pessimism              0.382     7.380    
                         clock uncertainty           -0.126     7.254    
    SLICE_X1Y143         FDSE (Setup_fdse_C_D)       -0.047     7.207    PULSER_5/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -3.236    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 PULSER_4/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_4/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.984ns (24.225%)  route 3.078ns (75.775%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.989 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.420    -0.926    PULSER_4/ff_reg[0]
    SLICE_X0Y124         FDRE                                         r  PULSER_4/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.379    -0.547 f  PULSER_4/cnt_reg[5]/Q
                         net (fo=3, routed)           0.751     0.203    PULSER_4/cnt_reg_n_0_[5]
    SLICE_X0Y125         LUT4 (Prop_lut4_I0_O)        0.105     0.308 f  PULSER_4/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.447     0.755    PULSER_4/out_bits[7]_i_4_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I5_O)        0.105     0.860 f  PULSER_4/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.475     1.336    PULSER_4/out_bits[7]_i_2_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I1_O)        0.127     1.463 f  PULSER_4/out_bits[7]_i_1/O
                         net (fo=10, routed)          0.621     2.084    PULSER_4/out_bits[7]_i_1_n_0
    SLICE_X2Y127         LUT3 (Prop_lut3_I2_O)        0.268     2.352 r  PULSER_4/out_bits[3]_inv_i_1/O
                         net (fo=1, routed)           0.784     3.136    PULSER_4/out_bits[3]_inv_i_1_n_0
    SLICE_X1Y130         FDSE                                         r  PULSER_4/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.318     6.989    PULSER_4/ff_reg[0]
    SLICE_X1Y130         FDSE                                         r  PULSER_4/out_bits_reg[3]_inv/C
                         clock pessimism              0.382     7.371    
                         clock uncertainty           -0.126     7.245    
    SLICE_X1Y130         FDSE (Setup_fdse_C_D)       -0.070     7.175    PULSER_4/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.716ns (18.312%)  route 3.194ns (81.688%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 7.140 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.448    -0.899    PULSER_0/ff_reg[0]
    SLICE_X4Y58          FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.379    -0.520 r  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.814     0.294    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.105     0.399 r  PULSER_0/out_bits[7]_i_3__3/O
                         net (fo=1, routed)           0.339     0.738    PULSER_0/out_bits[7]_i_3__3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.105     0.843 r  PULSER_0/out_bits[7]_i_2__3/O
                         net (fo=2, routed)           0.637     1.480    PULSER_0/out_bits[7]_i_2__3_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.127     1.607 r  PULSER_0/out_bits[7]_i_1__3/O
                         net (fo=10, routed)          1.404     3.011    PULSER_0/out_bits[7]_i_1__3_n_0
    SLICE_X1Y21          FDRE                                         r  PULSER_0/out_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.469     7.140    PULSER_0/ff_reg[0]
    SLICE_X1Y21          FDRE                                         r  PULSER_0/out_bits_reg[7]/C
                         clock pessimism              0.322     7.462    
                         clock uncertainty           -0.126     7.336    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.202     7.134    PULSER_0/out_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[0]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.984ns (23.835%)  route 3.144ns (76.165%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 7.140 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.448    -0.899    PULSER_0/ff_reg[0]
    SLICE_X4Y58          FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.379    -0.520 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.814     0.294    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.105     0.399 f  PULSER_0/out_bits[7]_i_3__3/O
                         net (fo=1, routed)           0.339     0.738    PULSER_0/out_bits[7]_i_3__3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.105     0.843 f  PULSER_0/out_bits[7]_i_2__3/O
                         net (fo=2, routed)           0.637     1.480    PULSER_0/out_bits[7]_i_2__3_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.127     1.607 f  PULSER_0/out_bits[7]_i_1__3/O
                         net (fo=10, routed)          1.354     2.962    PULSER_0/out_bits[7]_i_1__3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.268     3.230 r  PULSER_0/out_bits[0]_inv_i_1__3/O
                         net (fo=1, routed)           0.000     3.230    PULSER_0/out_bits[0]_inv_i_1__3_n_0
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.469     7.140    PULSER_0/ff_reg[0]
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/C
                         clock pessimism              0.322     7.462    
                         clock uncertainty           -0.126     7.336    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)        0.030     7.366    PULSER_0/out_bits_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/out_bits_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.987ns (23.890%)  route 3.144ns (76.110%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.193ns = ( 7.140 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.448    -0.899    PULSER_0/ff_reg[0]
    SLICE_X4Y58          FDRE                                         r  PULSER_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.379    -0.520 f  PULSER_0/cnt_reg[12]/Q
                         net (fo=3, routed)           0.814     0.294    PULSER_0/cnt_reg_n_0_[12]
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.105     0.399 f  PULSER_0/out_bits[7]_i_3__3/O
                         net (fo=1, routed)           0.339     0.738    PULSER_0/out_bits[7]_i_3__3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.105     0.843 f  PULSER_0/out_bits[7]_i_2__3/O
                         net (fo=2, routed)           0.637     1.480    PULSER_0/out_bits[7]_i_2__3_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.127     1.607 f  PULSER_0/out_bits[7]_i_1__3/O
                         net (fo=10, routed)          1.354     2.962    PULSER_0/out_bits[7]_i_1__3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I2_O)        0.271     3.233 r  PULSER_0/out_bits[2]_inv_i_1__3/O
                         net (fo=1, routed)           0.000     3.233    PULSER_0/out_bits[2]_inv_i_1__3_n_0
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.469     7.140    PULSER_0/ff_reg[0]
    SLICE_X1Y21          FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/C
                         clock pessimism              0.322     7.462    
                         clock uncertainty           -0.126     7.336    
    SLICE_X1Y21          FDSE (Setup_fdse_C_D)        0.069     7.405    PULSER_0/out_bits_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  4.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PULSER_0/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.593    -0.396    PULSER_0/trig_sync/ff_reg[0]_0
    SLICE_X5Y67          FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.255 r  PULSER_0/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.200    PULSER_0/trig_sync/ff[0]
    SLICE_X5Y67          FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.863    -0.785    PULSER_0/trig_sync/ff_reg[0]_0
    SLICE_X5Y67          FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/C
                         clock pessimism              0.389    -0.396    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.075    -0.321    PULSER_0/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PULSER_1/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_1/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.394    PULSER_1/trig_sync/ff_reg[1]_0
    SLICE_X3Y83          FDRE                                         r  PULSER_1/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.253 r  PULSER_1/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.198    PULSER_1/trig_sync/ff[0]
    SLICE_X3Y83          FDRE                                         r  PULSER_1/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.865    -0.783    PULSER_1/trig_sync/ff_reg[1]_0
    SLICE_X3Y83          FDRE                                         r  PULSER_1/trig_sync/ff_reg[1]/C
                         clock pessimism              0.389    -0.394    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.075    -0.319    PULSER_1/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PULSER_5/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_5/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.394    PULSER_5/trig_sync/ff_reg[0]_0
    SLICE_X5Y138         FDRE                                         r  PULSER_5/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.253 r  PULSER_5/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.198    PULSER_5/trig_sync/ff[0]
    SLICE_X5Y138         FDRE                                         r  PULSER_5/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.866    -0.781    PULSER_5/trig_sync/ff_reg[0]_0
    SLICE_X5Y138         FDRE                                         r  PULSER_5/trig_sync/ff_reg[1]/C
                         clock pessimism              0.387    -0.394    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.075    -0.319    PULSER_5/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PULSER_3/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_3/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.596    -0.393    PULSER_3/trig_sync/ff_reg[1]_0
    SLICE_X2Y139         FDRE                                         r  PULSER_3/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.229 r  PULSER_3/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.174    PULSER_3/trig_sync/ff[0]
    SLICE_X2Y139         FDRE                                         r  PULSER_3/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.780    PULSER_3/trig_sync/ff_reg[1]_0
    SLICE_X2Y139         FDRE                                         r  PULSER_3/trig_sync/ff_reg[1]/C
                         clock pessimism              0.387    -0.393    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.060    -0.333    PULSER_3/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PULSER_4/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_4/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.596    -0.393    PULSER_4/trig_sync/ff_reg[0]_0
    SLICE_X2Y139         FDRE                                         r  PULSER_4/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.229 r  PULSER_4/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.174    PULSER_4/trig_sync/ff[0]
    SLICE_X2Y139         FDRE                                         r  PULSER_4/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.867    -0.780    PULSER_4/trig_sync/ff_reg[0]_0
    SLICE_X2Y139         FDRE                                         r  PULSER_4/trig_sync/ff_reg[1]/C
                         clock pessimism              0.387    -0.393    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.053    -0.340    PULSER_4/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 PULSER_2/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_2/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.595    -0.394    PULSER_2/trig_sync/ff_reg[0]_0
    SLICE_X1Y66          FDRE                                         r  PULSER_2/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.253 r  PULSER_2/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.114    -0.139    PULSER_2/trig_sync/ff[0]
    SLICE_X1Y66          FDRE                                         r  PULSER_2/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.865    -0.783    PULSER_2/trig_sync/ff_reg[0]_0
    SLICE_X1Y66          FDRE                                         r  PULSER_2/trig_sync/ff_reg[1]/C
                         clock pessimism              0.389    -0.394    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.075    -0.319    PULSER_2/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 PULSER_5/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_5/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.874%)  route 0.141ns (43.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.585    -0.404    PULSER_5/PEDGE_TRIG/ff_reg_1
    SLICE_X3Y124         FDRE                                         r  PULSER_5/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.263 f  PULSER_5/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.141    -0.122    PULSER_5/PEDGE_TRIG/ff
    SLICE_X2Y124         LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  PULSER_5/PEDGE_TRIG/cnt[0]_i_1__55/O
                         net (fo=1, routed)           0.000    -0.077    PULSER_5/cnt[0]
    SLICE_X2Y124         FDRE                                         r  PULSER_5/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.853    -0.794    PULSER_5/ff_reg[0]
    SLICE_X2Y124         FDRE                                         r  PULSER_5/cnt_reg[0]/C
                         clock pessimism              0.403    -0.391    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.120    -0.271    PULSER_5/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PULSER_5/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_5/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.187%)  route 0.145ns (43.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.585    -0.404    PULSER_5/PEDGE_TRIG/ff_reg_1
    SLICE_X3Y124         FDRE                                         r  PULSER_5/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.263 f  PULSER_5/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.145    -0.118    PULSER_5/PEDGE_TRIG/ff
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.045    -0.073 r  PULSER_5/PEDGE_TRIG/cnt[14]_i_1__36/O
                         net (fo=1, routed)           0.000    -0.073    PULSER_5/cnt[14]
    SLICE_X2Y124         FDRE                                         r  PULSER_5/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.853    -0.794    PULSER_5/ff_reg[0]
    SLICE_X2Y124         FDRE                                         r  PULSER_5/cnt_reg[14]/C
                         clock pessimism              0.403    -0.391    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.121    -0.270    PULSER_5/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 PULSER_2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_2/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.023%)  route 0.133ns (38.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.594    -0.395    PULSER_2/ff_reg[0]
    SLICE_X2Y67          FDRE                                         r  PULSER_2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  PULSER_2/cnt_reg[1]/Q
                         net (fo=8, routed)           0.133    -0.098    PULSER_2/PEDGE_TRIG/cnt_reg[1][1]
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.053 r  PULSER_2/PEDGE_TRIG/cnt[1]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.053    PULSER_2/cnt[1]
    SLICE_X2Y67          FDRE                                         r  PULSER_2/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.864    -0.784    PULSER_2/ff_reg[0]
    SLICE_X2Y67          FDRE                                         r  PULSER_2/cnt_reg[1]/C
                         clock pessimism              0.389    -0.395    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121    -0.274    PULSER_2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 PULSER_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.558%)  route 0.132ns (41.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.489     0.863    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.510 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.015    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.600    -0.389    PULSER_0/ff_reg[0]
    SLICE_X1Y55          FDRE                                         r  PULSER_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.248 r  PULSER_0/cnt_reg[0]/Q
                         net (fo=6, routed)           0.132    -0.117    PULSER_0/PEDGE_TRIG/cnt_reg[1][0]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  PULSER_0/PEDGE_TRIG/cnt[0]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.072    PULSER_0/cnt[0]
    SLICE_X1Y55          FDRE                                         r  PULSER_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.872    -0.776    PULSER_0/ff_reg[0]
    SLICE_X1Y55          FDRE                                         r  PULSER_0/cnt_reg[0]/C
                         clock pessimism              0.387    -0.389    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.092    -0.297    PULSER_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y0    IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y18     adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y16     adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.333       6.862      ILOGIC_X1Y24     adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X5Y138     PULSER_5/trig_sync/ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X5Y138     PULSER_5/trig_sync/ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X82Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X82Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y40     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y29     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X85Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y15     adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X84Y15     adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.378ns (17.358%)  route 6.560ns (82.642%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 6.792 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.611 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=8, routed)           0.440    -0.171    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y115        LUT6 (Prop_lut6_I2_O)        0.105    -0.066 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=91, routed)          1.065     0.999    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105     1.104 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65/O
                         net (fo=1, routed)           0.465     1.569    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I0_O)        0.105     1.674 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.465     2.139    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y116        LUT6 (Prop_lut6_I1_O)        0.105     2.244 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_9/O
                         net (fo=129, routed)         1.295     3.539    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_2
    SLICE_X55Y131        LUT5 (Prop_lut5_I1_O)        0.105     3.644 r  XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_23/O
                         net (fo=1, routed)           0.707     4.351    XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_23_n_0
    SLICE_X59Y120        LUT3 (Prop_lut3_I2_O)        0.105     4.456 r  XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_12/O
                         net (fo=1, routed)           0.518     4.974    XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_12_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.105     5.079 r  XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_5/O
                         net (fo=1, routed)           0.786     5.865    XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_5_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.105     5.970 r  XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_2/O
                         net (fo=2, routed)           0.524     6.494    XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_2_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.105     6.599 r  XDOM_0/CRSM_0/i_y_rd_data_1[11]_i_1/O
                         net (fo=2, routed)           0.296     6.895    XDOM_0/CRSM_0/y_rd_data[11]
    SLICE_X66Y119        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.228     6.792    XDOM_0/CRSM_0/clk_out1
    SLICE_X66Y119        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[11]/C
                         clock pessimism              0.376     7.167    
                         clock uncertainty           -0.113     7.055    
    SLICE_X66Y119        FDRE (Setup_fdre_C_D)       -0.027     7.028    XDOM_0/CRSM_0/i_y_rd_data_1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 1.548ns (19.681%)  route 6.318ns (80.319%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 6.797 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X75Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.379    -0.665 r  XDOM_0/CRSM_0/i_y_adr_reg[2]/Q
                         net (fo=6, routed)           0.325    -0.340    XDOM_0/CRSM_0/i_y_adr[2]
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    -0.235 r  XDOM_0/CRSM_0/PG_DPRAM_i_10/O
                         net (fo=91, routed)          0.478     0.243    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][2]
    SLICE_X74Y114        LUT6 (Prop_lut6_I0_O)        0.105     0.348 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_40/O
                         net (fo=2, routed)           0.803     1.151    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_40_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.105     1.256 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_44/O
                         net (fo=4, routed)           0.687     1.943    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_44_n_0
    SLICE_X70Y113        LUT6 (Prop_lut6_I3_O)        0.105     2.048 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_15/O
                         net (fo=146, routed)         2.146     4.194    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_46_3
    SLICE_X51Y123        LUT6 (Prop_lut6_I4_O)        0.105     4.299 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_25/O
                         net (fo=2, routed)           0.000     4.299    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_25_n_0
    SLICE_X51Y123        MUXF7 (Prop_muxf7_I1_O)      0.182     4.481 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]_i_12/O
                         net (fo=1, routed)           0.775     5.256    XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]_i_12_n_0
    SLICE_X63Y117        LUT6 (Prop_lut6_I5_O)        0.252     5.508 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_5/O
                         net (fo=1, routed)           0.472     5.981    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_5_n_0
    SLICE_X61Y112        LUT6 (Prop_lut6_I0_O)        0.105     6.086 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_2/O
                         net (fo=1, routed)           0.227     6.312    XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_2_n_0
    SLICE_X63Y112        LUT6 (Prop_lut6_I0_O)        0.105     6.417 r  XDOM_0/CRSM_0/i_y_rd_data_1[4]_i_1/O
                         net (fo=2, routed)           0.405     6.822    XDOM_0/CRSM_0/y_rd_data[4]
    SLICE_X63Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.233     6.797    XDOM_0/CRSM_0/clk_out1
    SLICE_X63Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]/C
                         clock pessimism              0.376     7.172    
                         clock uncertainty           -0.113     7.060    
    SLICE_X63Y112        FDRE (Setup_fdre_C_D)       -0.059     7.001    XDOM_0/CRSM_0/i_y_rd_data_1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 1.474ns (18.828%)  route 6.355ns (81.172%))
  Logic Levels:           8  (LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 6.786 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.422    -1.037    XDOM_0/CRSM_0/clk_out1
    SLICE_X79Y116        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.379    -0.658 r  XDOM_0/CRSM_0/i_y_adr_reg[0]/Q
                         net (fo=10, routed)          0.624    -0.034    XDOM_0/CRSM_0/i_y_adr[0]
    SLICE_X74Y114        LUT6 (Prop_lut6_I2_O)        0.105     0.071 r  XDOM_0/CRSM_0/PG_DPRAM_i_12/O
                         net (fo=81, routed)          1.108     1.179    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][0]
    SLICE_X79Y118        LUT6 (Prop_lut6_I1_O)        0.105     1.284 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_54/O
                         net (fo=1, routed)           0.348     1.633    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_54_n_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I5_O)        0.105     1.738 f  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_28/O
                         net (fo=1, routed)           0.833     2.570    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_28_n_0
    SLICE_X69Y118        LUT6 (Prop_lut6_I5_O)        0.105     2.675 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_10/O
                         net (fo=127, routed)         2.055     4.731    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_10_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_S_O)       0.227     4.958 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_22/O
                         net (fo=2, routed)           0.000     4.958    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_22_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I1_O)      0.079     5.037 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_8/O
                         net (fo=1, routed)           0.978     6.014    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]_i_8_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I0_O)        0.264     6.278 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_2/O
                         net (fo=1, routed)           0.112     6.390    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I0_O)        0.105     6.495 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_1/O
                         net (fo=2, routed)           0.297     6.792    XDOM_0/CRSM_0/y_rd_data[15]
    SLICE_X65Y124        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.222     6.786    XDOM_0/CRSM_0/clk_out1
    SLICE_X65Y124        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]/C
                         clock pessimism              0.376     7.161    
                         clock uncertainty           -0.113     7.049    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)       -0.059     6.990    XDOM_0/CRSM_0/i_y_rd_data_1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 1.497ns (19.753%)  route 6.081ns (80.246%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 6.796 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.611 f  XDOM_0/CRSM_0/i_y_adr_reg[4]/Q
                         net (fo=5, routed)           0.535    -0.076    XDOM_0/CRSM_0/i_y_adr[4]
    SLICE_X75Y116        LUT6 (Prop_lut6_I2_O)        0.105     0.029 f  XDOM_0/CRSM_0/PG_DPRAM_i_8/O
                         net (fo=123, routed)         1.048     1.077    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][4]
    SLICE_X71Y114        LUT6 (Prop_lut6_I0_O)        0.105     1.182 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_42/O
                         net (fo=4, routed)           0.738     1.921    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_42_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.105     2.026 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_10/O
                         net (fo=145, routed)         1.748     3.774    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_46_2
    SLICE_X53Y121        LUT6 (Prop_lut6_I4_O)        0.105     3.879 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_29/O
                         net (fo=2, routed)           0.000     3.879    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_29_n_0
    SLICE_X53Y121        MUXF7 (Prop_muxf7_I1_O)      0.182     4.061 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]_i_14/O
                         net (fo=1, routed)           0.634     4.695    XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]_i_14_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I5_O)        0.252     4.947 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_5/O
                         net (fo=1, routed)           0.653     5.599    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_5_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.105     5.704 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_2/O
                         net (fo=1, routed)           0.343     6.047    XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_2_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.105     6.152 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_1/O
                         net (fo=2, routed)           0.382     6.535    XDOM_0/CRSM_0/y_rd_data[3]
    SLICE_X64Y114        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.232     6.796    XDOM_0/CRSM_0/clk_out1
    SLICE_X64Y114        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]/C
                         clock pessimism              0.376     7.171    
                         clock uncertainty           -0.113     7.059    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)       -0.059     7.000    XDOM_0/CRSM_0/i_y_rd_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 1.378ns (18.133%)  route 6.221ns (81.867%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 6.789 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.611 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=8, routed)           0.440    -0.171    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y115        LUT6 (Prop_lut6_I2_O)        0.105    -0.066 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=91, routed)          1.065     0.999    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105     1.104 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65/O
                         net (fo=1, routed)           0.465     1.569    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I0_O)        0.105     1.674 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.465     2.139    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y116        LUT6 (Prop_lut6_I1_O)        0.105     2.244 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_9/O
                         net (fo=129, routed)         1.264     3.508    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_2
    SLICE_X54Y127        LUT5 (Prop_lut5_I1_O)        0.105     3.613 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_29/O
                         net (fo=1, routed)           0.677     4.290    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_29_n_0
    SLICE_X54Y126        LUT6 (Prop_lut6_I1_O)        0.105     4.395 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_12/O
                         net (fo=1, routed)           0.707     5.102    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_12_n_0
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.105     5.207 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_6/O
                         net (fo=1, routed)           0.762     5.969    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_6_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I1_O)        0.105     6.074 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_2/O
                         net (fo=2, routed)           0.376     6.451    XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_2_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.105     6.556 r  XDOM_0/CRSM_0/i_y_rd_data_1[8]_i_1/O
                         net (fo=2, routed)           0.000     6.556    XDOM_0/CRSM_0/y_rd_data[8]
    SLICE_X64Y121        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.225     6.789    XDOM_0/CRSM_0/clk_out1
    SLICE_X64Y121        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]/C
                         clock pessimism              0.376     7.164    
                         clock uncertainty           -0.113     7.052    
    SLICE_X64Y121        FDRE (Setup_fdre_C_D)        0.033     7.085    XDOM_0/CRSM_0/i_y_rd_data_1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.716ns (22.631%)  route 5.867ns (77.369%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.798 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.611 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=8, routed)           0.440    -0.171    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y115        LUT6 (Prop_lut6_I2_O)        0.105    -0.066 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=91, routed)          1.065     0.999    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105     1.104 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65/O
                         net (fo=1, routed)           0.465     1.569    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I0_O)        0.105     1.674 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.553     2.227    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.105     2.332 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_14/O
                         net (fo=136, routed)         1.170     3.502    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_4
    SLICE_X55Y129        LUT5 (Prop_lut5_I1_O)        0.105     3.607 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_62/O
                         net (fo=1, routed)           0.811     4.418    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_62_n_0
    SLICE_X55Y117        LUT3 (Prop_lut3_I0_O)        0.105     4.523 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_35/O
                         net (fo=1, routed)           0.000     4.523    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_35_n_0
    SLICE_X55Y117        MUXF7 (Prop_muxf7_I0_O)      0.199     4.722 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     4.722    XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_16_n_0
    SLICE_X55Y117        MUXF8 (Prop_muxf8_I0_O)      0.085     4.807 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_6/O
                         net (fo=1, routed)           0.987     5.795    XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]_i_6_n_0
    SLICE_X62Y110        LUT6 (Prop_lut6_I0_O)        0.264     6.059 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_2/O
                         net (fo=2, routed)           0.375     6.434    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_2_n_0
    SLICE_X62Y110        LUT6 (Prop_lut6_I0_O)        0.105     6.539 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_1/O
                         net (fo=2, routed)           0.000     6.539    XDOM_0/CRSM_0/y_rd_data[7]
    SLICE_X62Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.234     6.798    XDOM_0/CRSM_0/clk_out1
    SLICE_X62Y110        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]/C
                         clock pessimism              0.376     7.173    
                         clock uncertainty           -0.113     7.061    
    SLICE_X62Y110        FDRE (Setup_fdre_C_D)        0.074     7.135    XDOM_0/CRSM_0/i_y_rd_data_1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.593ns (21.323%)  route 5.878ns (78.677%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.798 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X75Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.379    -0.665 r  XDOM_0/CRSM_0/i_y_adr_reg[3]/Q
                         net (fo=1, routed)           0.499    -0.166    XDOM_0/CRSM_0/i_y_adr[3]
    SLICE_X72Y115        LUT6 (Prop_lut6_I2_O)        0.105    -0.061 r  XDOM_0/CRSM_0/PG_DPRAM_i_9/O
                         net (fo=102, routed)         0.495     0.435    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][3]
    SLICE_X75Y115        LUT6 (Prop_lut6_I0_O)        0.105     0.540 f  XDOM_0/CRSM_0/bsum_dev_high[11]_i_2/O
                         net (fo=2, routed)           0.607     1.146    XDOM_0/CRSM_0/bsum_dev_high[11]_i_2_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I0_O)        0.105     1.251 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_59/O
                         net (fo=2, routed)           0.486     1.738    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_59_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I0_O)        0.105     1.843 f  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_33/O
                         net (fo=2, routed)           0.533     2.375    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_33_n_0
    SLICE_X70Y113        LUT6 (Prop_lut6_I2_O)        0.105     2.480 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_13/O
                         net (fo=151, routed)         1.118     3.598    XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_13_n_0
    SLICE_X59Y122        MUXF7 (Prop_muxf7_S_O)       0.227     3.825 r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]_i_13/O
                         net (fo=1, routed)           0.647     4.472    XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]_i_13_n_0
    SLICE_X61Y120        LUT6 (Prop_lut6_I0_O)        0.252     4.724 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_6/O
                         net (fo=1, routed)           0.811     5.535    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_6_n_0
    SLICE_X63Y112        LUT6 (Prop_lut6_I1_O)        0.105     5.640 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_2/O
                         net (fo=1, routed)           0.243     5.883    XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_2_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I0_O)        0.105     5.988 r  XDOM_0/CRSM_0/i_y_rd_data_1[5]_i_1/O
                         net (fo=2, routed)           0.439     6.427    XDOM_0/CRSM_0/y_rd_data[5]
    SLICE_X66Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.234     6.798    XDOM_0/CRSM_0/clk_out1
    SLICE_X66Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]/C
                         clock pessimism              0.376     7.173    
                         clock uncertainty           -0.113     7.061    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)       -0.015     7.046    XDOM_0/CRSM_0/i_y_rd_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.378ns (18.559%)  route 6.047ns (81.441%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 6.793 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.611 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=8, routed)           0.440    -0.171    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y115        LUT6 (Prop_lut6_I2_O)        0.105    -0.066 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=91, routed)          1.065     0.999    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105     1.104 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65/O
                         net (fo=1, routed)           0.465     1.569    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I0_O)        0.105     1.674 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.465     2.139    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y116        LUT6 (Prop_lut6_I1_O)        0.105     2.244 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_9/O
                         net (fo=129, routed)         1.276     3.520    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_2
    SLICE_X58Y130        LUT5 (Prop_lut5_I1_O)        0.105     3.625 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_24/O
                         net (fo=1, routed)           0.568     4.193    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_24_n_0
    SLICE_X61Y121        LUT3 (Prop_lut3_I0_O)        0.105     4.298 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_13/O
                         net (fo=1, routed)           0.624     4.922    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_13_n_0
    SLICE_X64Y118        LUT6 (Prop_lut6_I5_O)        0.105     5.027 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_5/O
                         net (fo=1, routed)           0.473     5.500    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_5_n_0
    SLICE_X66Y118        LUT6 (Prop_lut6_I0_O)        0.105     5.605 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2/O
                         net (fo=2, routed)           0.375     5.980    XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_2_n_0
    SLICE_X66Y118        LUT6 (Prop_lut6_I0_O)        0.105     6.085 r  XDOM_0/CRSM_0/i_y_rd_data_1[13]_i_1/O
                         net (fo=2, routed)           0.297     6.381    XDOM_0/CRSM_0/y_rd_data[13]
    SLICE_X66Y118        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.229     6.793    XDOM_0/CRSM_0/clk_out1
    SLICE_X66Y118        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]/C
                         clock pessimism              0.376     7.168    
                         clock uncertainty           -0.113     7.056    
    SLICE_X66Y118        FDRE (Setup_fdre_C_D)       -0.027     7.029    XDOM_0/CRSM_0/i_y_rd_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.707ns (22.978%)  route 5.722ns (77.021%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.798 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.611 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=8, routed)           0.440    -0.171    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y115        LUT6 (Prop_lut6_I2_O)        0.105    -0.066 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=91, routed)          1.065     0.999    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105     1.104 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65/O
                         net (fo=1, routed)           0.465     1.569    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I0_O)        0.105     1.674 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.267     1.941    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I1_O)        0.105     2.046 r  XDOM_0/CRSM_0/i_y_rd_data_1[3]_i_9/O
                         net (fo=141, routed)         1.151     3.198    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_3
    SLICE_X53Y119        LUT6 (Prop_lut6_I2_O)        0.105     3.303 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_54/O
                         net (fo=1, routed)           0.511     3.813    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_54_n_0
    SLICE_X53Y119        LUT3 (Prop_lut3_I2_O)        0.105     3.918 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_29/O
                         net (fo=1, routed)           0.397     4.316    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_29_n_0
    SLICE_X55Y113        LUT5 (Prop_lut5_I4_O)        0.105     4.421 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_13/O
                         net (fo=1, routed)           0.794     5.215    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_13_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I1_O)        0.105     5.320 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7/O
                         net (fo=1, routed)           0.000     5.320    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7_n_0
    SLICE_X64Y112        MUXF7 (Prop_muxf7_I1_O)      0.182     5.502 f  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4/O
                         net (fo=2, routed)           0.365     5.867    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I3_O)        0.252     6.119 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_1/O
                         net (fo=2, routed)           0.266     6.385    XDOM_0/CRSM_0/y_rd_data[0]
    SLICE_X66Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.234     6.798    XDOM_0/CRSM_0/clk_out1
    SLICE_X66Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/C
                         clock pessimism              0.376     7.173    
                         clock uncertainty           -0.113     7.061    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)       -0.002     7.059    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/i_y_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 1.378ns (18.687%)  route 5.996ns (81.313%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 6.796 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.044    XDOM_0/CRSM_0/clk_out1
    SLICE_X74Y115        FDRE                                         r  XDOM_0/CRSM_0/i_y_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.433    -0.611 r  XDOM_0/CRSM_0/i_y_adr_reg[1]/Q
                         net (fo=8, routed)           0.440    -0.171    XDOM_0/CRSM_0/i_y_adr[1]
    SLICE_X74Y115        LUT6 (Prop_lut6_I2_O)        0.105    -0.066 r  XDOM_0/CRSM_0/PG_DPRAM_i_11/O
                         net (fo=91, routed)          1.065     0.999    XDOM_0/CRSM_0/i_fmc_a_1_reg[10][1]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.105     1.104 f  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65/O
                         net (fo=1, routed)           0.465     1.569    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_65_n_0
    SLICE_X72Y115        LUT6 (Prop_lut6_I0_O)        0.105     1.674 r  XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48/O
                         net (fo=4, routed)           0.553     2.227    XDOM_0/CRSM_0/i_y_rd_data_1[15]_i_48_n_0
    SLICE_X67Y115        LUT6 (Prop_lut6_I1_O)        0.105     2.332 r  XDOM_0/CRSM_0/i_y_rd_data_1[7]_i_14/O
                         net (fo=136, routed)         1.223     3.555    XDOM_0/CRSM_0/i_fmc_a_1_reg[9]_4
    SLICE_X46Y120        LUT5 (Prop_lut5_I2_O)        0.105     3.660 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_27/O
                         net (fo=1, routed)           0.646     4.306    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_27_n_0
    SLICE_X60Y120        LUT6 (Prop_lut6_I0_O)        0.105     4.411 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_14/O
                         net (fo=1, routed)           0.380     4.792    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_14_n_0
    SLICE_X64Y120        LUT6 (Prop_lut6_I5_O)        0.105     4.897 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_6/O
                         net (fo=1, routed)           0.852     5.749    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_6_n_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.105     5.854 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_2/O
                         net (fo=2, routed)           0.372     6.225    XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_2_n_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I0_O)        0.105     6.330 r  XDOM_0/CRSM_0/i_y_rd_data_1[6]_i_1/O
                         net (fo=2, routed)           0.000     6.330    XDOM_0/CRSM_0/y_rd_data[6]
    SLICE_X64Y114        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.232     6.796    XDOM_0/CRSM_0/clk_out1
    SLICE_X64Y114        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]/C
                         clock pessimism              0.376     7.171    
                         clock uncertainty           -0.113     7.059    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)        0.032     7.091    XDOM_0/CRSM_0/i_y_rd_data_1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.091    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.635    -0.399    waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y14          FDRE                                         r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[11]/Q
                         net (fo=1, routed)           0.103    -0.132    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X0Y5          RAMB18E1                                     r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.951    -0.748    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y5          RAMB18E1                                     r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.342    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.187    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.635    -0.399    waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y14          FDRE                                         r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/Q
                         net (fo=1, routed)           0.103    -0.132    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X0Y5          RAMB18E1                                     r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.951    -0.748    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y5          RAMB18E1                                     r  waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.406    -0.342    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155    -0.187    waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.320%)  route 0.119ns (45.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.555    -0.479    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X33Y74         FDRE                                         r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/Q
                         net (fo=40, routed)          0.119    -0.220    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD5
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.823    -0.877    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/CLK
                         clock pessimism              0.432    -0.445    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.275    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.320%)  route 0.119ns (45.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.555    -0.479    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X33Y74         FDRE                                         r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/Q
                         net (fo=40, routed)          0.119    -0.220    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD5
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.823    -0.877    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK
                         clock pessimism              0.432    -0.445    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.275    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.320%)  route 0.119ns (45.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.555    -0.479    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X33Y74         FDRE                                         r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/Q
                         net (fo=40, routed)          0.119    -0.220    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD5
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.823    -0.877    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/CLK
                         clock pessimism              0.432    -0.445    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.275    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.320%)  route 0.119ns (45.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.555    -0.479    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X33Y74         FDRE                                         r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]/Q
                         net (fo=40, routed)          0.119    -0.220    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/ADDRD5
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.823    -0.877    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X34Y74         RAMD64E                                      r  waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD/CLK
                         clock pessimism              0.432    -0.445    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.275    waveform_acq_gen[21].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.570    -0.464    waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y89          FDRE                                         r  waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[38]/Q
                         net (fo=1, routed)           0.103    -0.198    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y18         RAMB36E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.880    -0.819    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y18         RAMB36E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.411    -0.409    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.254    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_bsum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.567    -0.467    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y101         FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_bsum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_bsum_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.201    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[51]
    RAMB36_X0Y20         RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.876    -0.823    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.411    -0.412    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155    -0.257    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.567    -0.467    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y100         FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[38]/Q
                         net (fo=1, routed)           0.103    -0.200    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y20         RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.876    -0.823    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.411    -0.412    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.257    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.567    -0.467    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y100         FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[40]/Q
                         net (fo=1, routed)           0.103    -0.200    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y20         RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.876    -0.823    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.411    -0.412    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155    -0.257    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y6      waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y6      waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y29     HBUF_CTRL_0/READER_DPRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y29     HBUF_CTRL_0/READER_DPRAM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X0Y9      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X0Y9      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y6      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y6      waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y9      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y9      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X10Y60     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X10Y60     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X10Y60     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X10Y60     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X6Y60      waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X6Y60      waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X6Y60      waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X6Y60      waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X10Y61     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X10Y61     waveform_acq_gen[23].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X2Y21      waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X2Y21      waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X2Y21      waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.167       3.037      SLICE_X2Y21      waveform_acq_gen[7].WFM_ACQ/ROLLING_BSUM/sample_buffer/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X6Y51      waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X6Y51      waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X6Y51      waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X6Y51      waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X6Y51      waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X6Y51      waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ddr3_idelay_clk_wiz
  To Clock:  clk_out2_ddr3_idelay_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.590ns (20.658%)  route 2.266ns (79.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     6.895    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X0Y138         FDRE (Setup_fdre_C_R)       -0.352     8.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.590ns (20.658%)  route 2.266ns (79.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     6.895    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X0Y138         FDRE (Setup_fdre_C_R)       -0.352     8.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.590ns (20.658%)  route 2.266ns (79.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.498     6.895    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X0Y138         FDRE (Setup_fdre_C_R)       -0.352     8.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.590ns (20.685%)  route 2.262ns (79.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.494     6.891    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X1Y138         FDRE (Setup_fdre_C_R)       -0.352     8.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.590ns (20.685%)  route 2.262ns (79.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.494     6.891    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X1Y138         FDRE (Setup_fdre_C_R)       -0.352     8.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.590ns (20.685%)  route 2.262ns (79.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.494     6.891    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X1Y138         FDRE (Setup_fdre_C_R)       -0.352     8.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.590ns (21.548%)  route 2.148ns (78.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.380     6.777    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.423     8.534    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.590ns (21.548%)  route 2.148ns (78.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.380     6.777    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.423     8.534    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.590ns (21.548%)  route 2.148ns (78.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.380     6.777    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.423     8.534    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@5.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.590ns (21.548%)  route 2.148ns (78.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 8.868 - 5.000 ) 
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.348     4.387 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.768     6.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X2Y136         LUT2 (Prop_lut2_I0_O)        0.242     6.398 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.380     6.777    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      5.000     5.000 r  
    J4                                                0.000     5.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     7.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     7.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.741     6.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.369     7.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.324     8.868    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.202     9.070    
                         clock uncertainty           -0.113     8.957    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.423     8.534    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y135        FDRE (Prop_fdre_C_Q)         0.141     1.745 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055     1.801    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.831     1.963    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.358     1.604    
    SLICE_X29Y135        FDRE (Hold_fdre_C_D)         0.075     1.679    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.438%)  route 0.061ns (22.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.596     1.638    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X2Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164     1.802 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/Q
                         net (fo=2, routed)           0.061     1.863    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
    SLICE_X3Y138         LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     1.908    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X3Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.867     1.999    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X3Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism             -0.347     1.651    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.091     1.742    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y132        FDRE (Prop_fdre_C_Q)         0.141     1.745 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/Q
                         net (fo=1, routed)           0.115     1.860    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[5]
    SLICE_X15Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.832     1.964    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                         clock pessimism             -0.343     1.620    
    SLICE_X15Y134        FDRE (Hold_fdre_C_D)         0.070     1.690    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.734%)  route 0.131ns (41.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.595     1.637    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X3Y137         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.778 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.131     1.909    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X2Y136         LUT4 (Prop_lut4_I2_O)        0.045     1.954 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     1.954    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.864     1.996    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X2Y136         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.344     1.651    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.120     1.771    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.871%)  route 0.127ns (40.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.596     1.638    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.127     1.906    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X1Y138         LUT5 (Prop_lut5_I2_O)        0.048     1.954 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.954    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[4]
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.867     1.999    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism             -0.347     1.651    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.107     1.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.559     1.601    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y129        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.164     1.765 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.110     1.876    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X14Y130        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.828     1.960    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y130        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.343     1.616    
    SLICE_X14Y130        FDRE (Hold_fdre_C_D)         0.059     1.675    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.486%)  route 0.127ns (40.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.596     1.638    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.127     1.906    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X1Y138         LUT4 (Prop_lut4_I0_O)        0.045     1.951 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[3]
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.867     1.999    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism             -0.347     1.651    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.091     1.742    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.297%)  route 0.128ns (40.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.596     1.638    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X0Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.128     1.907    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X1Y138         LUT6 (Prop_lut6_I1_O)        0.045     1.952 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.952    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.867     1.999    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X1Y138         FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.347     1.651    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.092     1.743    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.651     1.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X8Y196         FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y196         FDPE (Prop_fdpe_C_Q)         0.164     1.858 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.110     1.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X8Y196         FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.927     2.059    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X8Y196         FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism             -0.365     1.694    
    SLICE_X8Y196         FDPE (Hold_fdpe_C_D)         0.059     1.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ddr3_idelay_clk_wiz rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.559     1.601    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y129        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.170     1.912    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.830     1.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism             -0.343     1.618    
    SLICE_X14Y132        FDRE (Hold_fdre_C_D)         0.060     1.678    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ddr3_idelay_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y141     delayctrl_rst_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y138     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y136     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y136     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y138     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y138     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y138     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y141     delayctrl_rst_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y137     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y135    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y135    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y136     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y136     DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y132    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.083       0.491      BUFGCTRL_X0Y2    IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.083       0.612      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.083       0.612      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.083       211.277    MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.778       1.185      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.778       1.307      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.778       1.307      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.778       210.582    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ddr3_idelay_clk_wiz
  To Clock:  clkfbout_ddr3_idelay_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ddr3_idelay_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y4    DDR3_IDELAY_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y5    IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y20   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.341ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 3.357ns (71.016%)  route 1.370ns (28.984%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 8.031 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.370     7.992    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.291 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.291    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.970 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.970    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    23.415    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.667    
                         clock uncertainty           -0.225    23.443    
    ILOGIC_X1Y186        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.311    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                 12.341    

Slack (MET) :             12.358ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 3.357ns (71.285%)  route 1.352ns (28.715%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 8.031 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.352     7.974    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    E8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.273 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.273    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.952 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.952    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    23.415    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.667    
                         clock uncertainty           -0.225    23.443    
    ILOGIC_X1Y185        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.311    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                 12.358    

Slack (MET) :             12.478ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 3.357ns (73.143%)  route 1.233ns (26.857%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 8.031 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.233     7.855    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    C9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.154 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.154    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.833 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    23.415    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.667    
                         clock uncertainty           -0.225    23.443    
    ILOGIC_X1Y184        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.311    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.311    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                 12.478    

Slack (MET) :             12.486ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 3.357ns (73.282%)  route 1.224ns (26.718%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.491ns = ( 8.030 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.224     7.846    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.145 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.145    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.824 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.824    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.342    23.414    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.666    
                         clock uncertainty           -0.225    23.442    
    ILOGIC_X1Y183        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.310    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.310    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 12.486    

Slack (MET) :             12.575ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 3.357ns (74.765%)  route 1.133ns (25.235%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.133     7.755    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    F9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.054 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.054    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.733 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.733    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y179        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                 12.575    

Slack (MET) :             12.633ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 3.357ns (75.744%)  route 1.075ns (24.256%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.075     7.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    A7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.996 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.996    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y177        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.675 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.675    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y177        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                 12.633    

Slack (MET) :             12.741ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 3.357ns (77.636%)  route 0.967ns (22.364%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.967     7.589    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    A8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.888 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.567 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.567    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y178        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 12.741    

Slack (MET) :             12.870ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 3.357ns (80.029%)  route 0.838ns (19.972%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 8.028 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.838     7.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    F10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     9.759 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    10.438 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.438    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.490    21.483    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.072 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340    23.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.664    
                         clock uncertainty           -0.225    23.440    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.308    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.308    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                 12.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.352ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.580ns  (logic 1.068ns (67.605%)  route 0.512ns (32.395%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.512    64.621    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    F10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.305 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.548 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.548    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y180        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          65.548    
  -------------------------------------------------------------------
                         slack                                 46.352    

Slack (MET) :             46.419ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.647ns  (logic 1.068ns (64.843%)  route 0.579ns (35.157%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.579    64.688    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    A8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.372    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.615 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.615    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.281    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y178        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.916    
                         clock uncertainty            0.225    19.141    
    ILOGIC_X1Y178        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.197    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.197    
                         arrival time                          65.615    
  -------------------------------------------------------------------
                         slack                                 46.419    

Slack (MET) :             46.471ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.699ns  (logic 1.068ns (62.859%)  route 0.631ns (37.141%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.631    64.740    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    A7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.424    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y177        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.667 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.667    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.281    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y177        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.916    
                         clock uncertainty            0.225    19.141    
    ILOGIC_X1Y177        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.197    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.197    
                         arrival time                          65.667    
  -------------------------------------------------------------------
                         slack                                 46.471    

Slack (MET) :             46.480ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.707ns  (logic 1.068ns (62.564%)  route 0.639ns (37.436%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.639    64.748    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    F9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.432 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.432    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.675 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.675    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y179        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y179        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          65.675    
  -------------------------------------------------------------------
                         slack                                 46.480    

Slack (MET) :             46.566ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.795ns  (logic 1.068ns (59.500%)  route 0.727ns (40.500%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.727    64.836    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.520 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.520    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.763 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y183        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y183        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          65.763    
  -------------------------------------------------------------------
                         slack                                 46.566    

Slack (MET) :             46.569ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.800ns  (logic 1.068ns (59.345%)  route 0.732ns (40.655%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.732    64.841    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    C9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.525 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.525    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.768 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.768    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.283    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y184        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.918    
                         clock uncertainty            0.225    19.143    
    ILOGIC_X1Y184        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.199    
                         arrival time                          65.768    
  -------------------------------------------------------------------
                         slack                                 46.569    

Slack (MET) :             46.632ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.862ns  (logic 1.068ns (57.350%)  route 0.794ns (42.650%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.794    64.904    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    E8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.588 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.588    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.831 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.831    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.283    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y185        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.918    
                         clock uncertainty            0.225    19.143    
    ILOGIC_X1Y185        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.199    
                         arrival time                          65.831    
  -------------------------------------------------------------------
                         slack                                 46.632    

Slack (MET) :             46.646ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        1.876ns  (logic 1.068ns (56.927%)  route 0.808ns (43.073%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.898ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.808    64.917    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.601 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.601    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.844 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.697    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.103 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.283    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y186        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.918    
                         clock uncertainty            0.225    19.143    
    ILOGIC_X1Y186        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.199    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.199    
                         arrival time                          65.844    
  -------------------------------------------------------------------
                         slack                                 46.646    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.419ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 3.357ns (59.370%)  route 2.297ns (40.630%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 8.037 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.297     8.919    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.218    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.897 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.897    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    23.421    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.673    
                         clock uncertainty           -0.225    23.449    
    ILOGIC_X1Y198        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.317    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.317    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 11.419    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 3.357ns (60.656%)  route 2.178ns (39.344%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 8.037 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.178     8.799    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    E10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.098 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.098    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.777 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.777    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    23.421    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.673    
                         clock uncertainty           -0.225    23.449    
    ILOGIC_X1Y197        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.317    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.317    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 11.539    

Slack (MET) :             11.548ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 3.357ns (60.748%)  route 2.169ns (39.252%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 8.037 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.169     8.791    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    F12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.090 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.090    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.769 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.769    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    23.421    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.673    
                         clock uncertainty           -0.225    23.449    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.317    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.317    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                 11.548    

Slack (MET) :             11.666ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 3.357ns (62.095%)  route 2.049ns (37.905%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.497ns = ( 8.036 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.049     8.671    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    E12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.970 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.970    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.649 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.649    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357    23.420    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.672    
                         clock uncertainty           -0.225    23.448    
    ILOGIC_X1Y195        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.316    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.316    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                 11.666    

Slack (MET) :             11.940ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 3.357ns (65.424%)  route 1.774ns (34.576%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.774     8.396    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    B10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.695 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.695    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.374 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.374    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y192        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                 11.940    

Slack (MET) :             11.957ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 3.357ns (65.651%)  route 1.756ns (34.349%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.756     8.378    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    A10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.677 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.677    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.356 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.356    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                 11.957    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 3.357ns (67.223%)  route 1.637ns (32.777%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.637     8.259    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    C12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.558 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y190        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.237 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.237    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 12.077    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.923ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.923ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 3.357ns (67.341%)  route 1.628ns (32.659%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 8.034 - 1.538 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.567     6.243    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.379     6.622 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.628     8.250    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    C11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    10.549 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.549    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y189        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    11.228 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.228    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.923    16.923 f  
    J4                                                0.000    16.923 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    16.923    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    17.770 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    19.387    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    19.465 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    20.763    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    18.022 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    19.390    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    19.467 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    20.920    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.993 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.481    21.474    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.589    23.063 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    23.418    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.252    23.670    
                         clock uncertainty           -0.225    23.446    
    ILOGIC_X1Y189        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    23.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 12.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.789ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.016ns  (logic 1.068ns (52.974%)  route 0.948ns (47.026%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.948    65.057    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    C11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.741 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.741    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y189        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.984 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.984    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y189        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y189        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          65.984    
  -------------------------------------------------------------------
                         slack                                 46.789    

Slack (MET) :             46.793ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.021ns  (logic 1.068ns (52.851%)  route 0.953ns (47.149%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.953    65.062    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    C12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.746    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y190        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    65.989 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.989    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.280    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y190        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.915    
                         clock uncertainty            0.225    19.140    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.196    
                         arrival time                          65.989    
  -------------------------------------------------------------------
                         slack                                 46.793    

Slack (MET) :             46.857ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.083ns  (logic 1.068ns (51.263%)  route 1.015ns (48.737%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.015    65.125    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    A10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.809 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.809    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.052 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.052    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.279    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y191        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.914    
                         clock uncertainty            0.225    19.139    
    ILOGIC_X1Y191        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.195    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.195    
                         arrival time                          66.052    
  -------------------------------------------------------------------
                         slack                                 46.857    

Slack (MET) :             46.871ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.097ns  (logic 1.068ns (50.926%)  route 1.029ns (49.074%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.029    65.138    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    B10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.822 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.822    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.065 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.065    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.279    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y192        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.914    
                         clock uncertainty            0.225    19.139    
    ILOGIC_X1Y192        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.195    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.195    
                         arrival time                          66.065    
  -------------------------------------------------------------------
                         slack                                 46.871    

Slack (MET) :             47.026ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.254ns  (logic 1.068ns (47.378%)  route 1.186ns (52.622%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.186    65.296    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    E12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    65.980 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.980    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.223 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.223    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    19.281    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y195        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.916    
                         clock uncertainty            0.225    19.141    
    ILOGIC_X1Y195        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.197    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.197    
                         arrival time                          66.223    
  -------------------------------------------------------------------
                         slack                                 47.026    

Slack (MET) :             47.088ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.317ns  (logic 1.068ns (46.092%)  route 1.249ns (53.908%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.249    65.358    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    F12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    66.042 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    66.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.285 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y196        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          66.285    
  -------------------------------------------------------------------
                         slack                                 47.088    

Slack (MET) :             47.092ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.322ns  (logic 1.068ns (46.004%)  route 1.254ns (53.996%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.254    65.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    E10                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    66.047 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    66.047    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.290 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.290    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y197        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y197        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          66.290    
  -------------------------------------------------------------------
                         slack                                 47.092    

Slack (MET) :             47.155ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -46.154ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.385ns - clk_pll_i rise@61.538ns)
  Data Path Delay:        2.384ns  (logic 1.068ns (44.791%)  route 1.316ns (55.209%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.897ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.158ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     61.538    61.538 r  
    J4                                                0.000    61.538 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    61.538    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374    61.912 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640    62.552    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027    62.579 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556    63.135    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    62.061 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494    62.555    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.581 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638    63.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    63.269 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390    63.659    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    63.679 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263    63.942    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320    62.623 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662    63.285    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    63.311 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.657    63.968    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X68Y180        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDRE (Prop_fdre_C_Q)         0.141    64.109 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.316    65.426    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E11                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    66.110 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    66.110    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    66.353 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    66.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.385    15.385 r  
    J4                                                0.000    15.385 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    15.385    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405    15.789 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695    16.484    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    16.514 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825    17.339    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    15.948 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539    16.487    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    16.516 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911    17.427    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.480 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    17.691    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    19.097 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.282    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y198        ISERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.365    18.917    
                         clock uncertainty            0.225    19.142    
    ILOGIC_X1Y198        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.198    
                         arrival time                          66.353    
  -------------------------------------------------------------------
                         slack                                 47.155    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.346ns fall@4.423ns period=49.231ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.731ns  (mem_refclk rise@3.077ns - sync_pulse rise@1.346ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 7.648 - 3.077 ) 
    Source Clock Delay      (SCD):    4.322ns = ( 5.668 - 1.346 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.346     1.346 r  
    J4                                                0.000     1.346 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     1.346    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     2.233 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     3.941    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     4.023 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     5.426    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     2.507 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     3.945    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.026 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     5.591    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.668 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528     6.196    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     3.924 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     5.541    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     5.619 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     6.917    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     4.175 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     5.544    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.621 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     7.074    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.147 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     7.648    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.252     7.900    
                         clock uncertainty           -0.201     7.699    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     7.517    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.346ns fall@4.423ns period=49.231ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.346ns  (mem_refclk rise@3.077ns - sync_pulse fall@4.423ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 7.927 - 3.077 ) 
    Source Clock Delay      (SCD):    4.070ns = ( 8.493 - 4.423 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      4.423     4.423 f  
    J4                                                0.000     4.423 f  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     4.423    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     5.270 f  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     6.887    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     6.965 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     8.263    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     5.522 f  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     6.890    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.967 f  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453     8.420    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.493 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     8.994    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     7.927    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.252     7.675    
                         clock uncertainty            0.201     7.876    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     8.050    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -8.050    
                         arrival time                           8.994    
  -------------------------------------------------------------------
                         slack                                  0.944    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@9.231ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.064ns = ( 19.372 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      9.231     9.231 r  
    J4                                                0.000     9.231 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     9.231    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887    10.118 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708    11.826    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082    11.908 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    13.310    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918    10.392 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438    11.830    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.911 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    13.476    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.553 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    14.075    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    16.501 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    16.802 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    16.802    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    19.372    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.339    19.711    
                         clock uncertainty           -0.056    19.655    
    OUT_FIFO_X1Y12       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    19.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        3.246ns  (logic 0.466ns (14.355%)  route 2.780ns (85.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.780    16.670    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        3.137ns  (logic 0.466ns (14.853%)  route 2.671ns (85.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.671    16.562    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y151        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y151        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y151        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        3.020ns  (logic 0.466ns (15.432%)  route 2.554ns (84.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.554    16.444    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.902ns  (logic 0.466ns (16.058%)  route 2.436ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.436    16.326    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y153        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.784ns  (logic 0.466ns (16.737%)  route 2.318ns (83.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.318    16.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y154        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.666ns  (logic 0.466ns (17.476%)  route 2.200ns (82.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 19.714 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.200    16.091    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    19.714    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.053    
                         clock uncertainty           -0.056    19.997    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.481    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.549ns  (logic 0.466ns (18.283%)  route 2.083ns (81.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 19.714 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.083    15.973    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.342    19.714    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.053    
                         clock uncertainty           -0.056    19.997    
    OLOGIC_X1Y156        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.481    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.310ns  (logic 0.466ns (20.173%)  route 1.844ns (79.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 19.713 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.844    15.734    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.341    19.713    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.052    
                         clock uncertainty           -0.056    19.996    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.480    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv rise@12.308ns - oserdes_clk rise@6.154ns)
  Data Path Delay:        2.192ns  (logic 0.466ns (21.257%)  route 1.726ns (78.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.407ns = ( 19.715 - 12.308 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 16.501 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    10.998    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.424 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.890 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.726    15.616    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.874    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.239 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.372 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.343    19.715    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    20.054    
                         clock uncertainty           -0.056    19.998    
    OLOGIC_X1Y160        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.482    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.482    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                  3.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.272ns (29.946%)  route 0.636ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.636     4.971    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.331    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.890    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.890    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.235 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.235    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.586    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.435     4.151    
    OUT_FIFO_X1Y12       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.140    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.272ns (28.055%)  route 0.698ns (71.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.698     5.032    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y161        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     4.766    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y161        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.331    
    OLOGIC_X1Y161        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.890    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.890    
                         arrival time                           5.032    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.272ns (26.376%)  route 0.759ns (73.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.759     5.094    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y160        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.094    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.272ns (24.886%)  route 0.821ns (75.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.821     5.156    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.329    
    OLOGIC_X1Y159        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.888    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.272ns (22.409%)  route 0.942ns (77.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.942     5.277    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.329    
    OLOGIC_X1Y156        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.888    
                         arrival time                           5.277    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.272ns (21.325%)  route 1.003ns (78.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.003     5.338    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     4.764    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.329    
    OLOGIC_X1Y155        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.888    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.888    
                         arrival time                           5.338    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.272ns (20.341%)  route 1.065ns (79.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.065     5.400    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y154        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.400    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.272ns (19.444%)  route 1.127ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.127     5.462    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.462    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.272ns (18.622%)  route 1.189ns (81.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.189     5.524    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     4.765    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.330    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.889    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.889    
                         arrival time                           5.524    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@9.231ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.054ns = ( 19.362 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      9.231     9.231 r  
    J4                                                0.000     9.231 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     9.231    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887    10.118 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708    11.826    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082    11.908 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    13.310    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918    10.392 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438    11.830    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.911 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    13.476    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.553 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    14.064    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    16.490 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    16.791 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    16.791    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    19.362    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.338    19.700    
                         clock uncertainty           -0.056    19.644    
    OUT_FIFO_X1Y13       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    19.071    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                         -16.791    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.106ns  (logic 0.466ns (22.127%)  route 1.640ns (77.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.640    15.519    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y163        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y163        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y163        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        2.012ns  (logic 0.466ns (23.165%)  route 1.546ns (76.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.546    15.425    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y174        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.997ns  (logic 0.466ns (23.333%)  route 1.531ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.531    15.410    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y164        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.912ns  (logic 0.466ns (24.378%)  route 1.446ns (75.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 19.693 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.446    15.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.331    19.693    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.031    
                         clock uncertainty           -0.056    19.975    
    OLOGIC_X1Y168        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.459    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.459    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.901ns  (logic 0.466ns (24.517%)  route 1.435ns (75.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.435    15.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y173        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.314    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.879ns  (logic 0.466ns (24.799%)  route 1.413ns (75.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.413    15.292    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.030    
                         clock uncertainty           -0.056    19.974    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.458    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.879ns  (logic 0.466ns (24.794%)  route 1.413ns (75.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.413    15.293    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y165        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.293    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.784ns  (logic 0.466ns (26.115%)  route 1.318ns (73.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 19.692 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.318    15.198    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.330    19.692    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.030    
                         clock uncertainty           -0.056    19.974    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.458    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.458    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_1 rise@12.308ns - oserdes_clk_1 rise@6.154ns)
  Data Path Delay:        1.781ns  (logic 0.466ns (26.165%)  route 1.315ns (73.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 19.694 - 12.308 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 16.490 - 9.231 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     7.041 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     8.749    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     8.831 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403    10.233    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     7.315 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     8.753    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     8.834 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565    10.399    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.476 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    10.987    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    13.413 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    13.879 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.315    15.194    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.864    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    19.229 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    19.362 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.332    19.694    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    20.032    
                         clock uncertainty           -0.056    19.976    
    OLOGIC_X1Y172        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    19.460    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.460    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                  4.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.272ns (30.187%)  route 0.629ns (69.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.629     4.957    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y167        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           4.957    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.272ns (29.881%)  route 0.638ns (70.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.638     4.966    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y171        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.228 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.228    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.577    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.433     4.144    
    OUT_FIFO_X1Y13       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.133    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.272ns (28.529%)  route 0.681ns (71.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.681     5.009    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y170        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.272ns (28.252%)  route 0.691ns (71.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.691     5.019    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.319    
    OLOGIC_X1Y166        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.272ns (27.955%)  route 0.701ns (72.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.701     5.029    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.319    
    OLOGIC_X1Y172        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           5.029    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.272ns (26.795%)  route 0.743ns (73.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.743     5.071    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y169        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.272ns (26.677%)  route 0.748ns (73.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.748     5.075    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     4.751    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.318    
    OLOGIC_X1Y168        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.877    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.075    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.272ns (26.551%)  route 0.752ns (73.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.752     5.080    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     4.752    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.319    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.878    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           5.080    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.272ns (26.261%)  route 0.764ns (73.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.764     5.092    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     4.753    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.320    
    OLOGIC_X1Y173        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.879    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.064ns = ( 13.218 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    10.648 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.648    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    13.218    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.339    13.557    
                         clock uncertainty           -0.056    13.501    
    OUT_FIFO_X1Y14       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    12.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     7.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.347 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.587 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.962    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.500    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.466ns (16.811%)  route 2.306ns (83.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.306    10.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.895    
                         clock uncertainty           -0.056    13.839    
    OLOGIC_X1Y186        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.323    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.466ns (17.496%)  route 2.198ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.198     9.934    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y185        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y185        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.895    
                         clock uncertainty           -0.056    13.839    
    OLOGIC_X1Y185        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.323    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.466ns (18.301%)  route 2.080ns (81.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.402ns = ( 13.556 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.080     9.817    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    13.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.895    
                         clock uncertainty           -0.056    13.839    
    OLOGIC_X1Y184        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.323    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.466ns (19.185%)  route 1.963ns (80.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.400ns = ( 13.554 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.963     9.699    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    13.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.893    
                         clock uncertainty           -0.056    13.837    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.321    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_2 rise@6.154ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.466ns (20.139%)  route 1.848ns (79.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.401ns = ( 13.555 - 6.154 ) 
    Source Clock Delay      (SCD):    7.270ns = ( 10.347 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     4.844    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.270 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.736 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.848     9.584    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    10.720    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.085 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.218 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    13.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.339    13.894    
                         clock uncertainty           -0.056    13.838    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  3.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.235 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.235    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.586    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.435     4.151    
    OUT_FIFO_X1Y14       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.140    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.200 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.357    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.239    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.272ns (27.439%)  route 0.719ns (72.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.719     5.054    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.328    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.887    
                         arrival time                           5.054    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.272ns (26.135%)  route 0.769ns (73.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.769     5.104    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y175        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.328    
    OLOGIC_X1Y175        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.887    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.272ns (24.441%)  route 0.841ns (75.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.841     5.176    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y178        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     4.763    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y178        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.328    
    OLOGIC_X1Y178        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.887    
                         arrival time                           5.176    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.272ns (24.079%)  route 0.858ns (75.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.858     5.193    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y180        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           5.193    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.272ns (22.841%)  route 0.919ns (77.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.435ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.928    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.063 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.335 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.919     5.254    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.314    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.498 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.586 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     4.762    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.435     4.327    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.054ns = ( 13.208 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    10.637 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.637    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    13.208    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.338    13.546    
                         clock uncertainty           -0.056    13.490    
    OUT_FIFO_X1Y15       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    12.917    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@3.077ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.077     3.077 r  
    J4                                                0.000     3.077 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     3.077    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     3.964 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     5.672    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     5.754 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     7.157    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     4.238 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     5.676    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.757 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     7.322    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.399 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     7.910    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426    10.336 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    10.576 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    10.951    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.503    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.466ns (21.255%)  route 1.726ns (78.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.726     9.452    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.324    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.466ns (24.191%)  route 1.460ns (75.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 13.560 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.460     9.186    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y196        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    13.560    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y196        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.898    
                         clock uncertainty           -0.056    13.842    
    OLOGIC_X1Y196        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.326    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.466ns (24.367%)  route 1.446ns (75.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.406ns = ( 13.560 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.446     9.172    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    13.560    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.898    
                         clock uncertainty           -0.056    13.842    
    OLOGIC_X1Y198        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.326    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.466ns (25.100%)  route 1.391ns (74.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.405ns = ( 13.559 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.391     9.116    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    13.559    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.338    13.897    
                         clock uncertainty           -0.056    13.841    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (oserdes_clkdiv_3 rise@6.154ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.466ns (25.305%)  route 1.376ns (74.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.404ns = ( 13.558 - 6.154 ) 
    Source Clock Delay      (SCD):    7.259ns = ( 10.336 - 3.077 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     4.833    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.426     7.259 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     7.725 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.376     9.101    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.154     6.154 r  
    J4                                                0.000     6.154 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.154    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     7.001 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617     8.618    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078     8.696 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298     9.994    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741     7.252 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369     8.621    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.698 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    10.151    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.224 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    10.710    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.365    13.075 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.208 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    13.558    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.338    13.896    
                         clock uncertainty           -0.056    13.840    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.324    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  4.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.272ns (29.425%)  route 0.652ns (70.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.652     4.980    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.327    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           4.980    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.228 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.228    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.577    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.433     4.144    
    OUT_FIFO_X1Y15       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.133    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.272ns (29.315%)  route 0.656ns (70.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.656     4.984    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.327    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           4.984    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.193 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.350    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.238    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.272ns (28.475%)  route 0.683ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.683     5.011    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y190        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     4.760    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y190        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.327    
    OLOGIC_X1Y190        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.886    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.272ns (28.242%)  route 0.691ns (71.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.691     5.019    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     4.759    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.326    
    OLOGIC_X1Y192        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.885    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.885    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.065%)  route 0.733ns (72.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.433ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.921    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     4.056 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.328 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.733     5.061    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y197        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     4.489 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.577 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     4.761    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y197        OSERDESE2                                    r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.433     4.328    
    OLOGIC_X1Y197        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.887    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.887    
                         arrival time                           5.061    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.525ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.525ns  (required time - arrival time)
  Source:                 HBUF_CTRL_0/pg_optype_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        2.815ns  (logic 0.589ns (20.926%)  route 2.226ns (79.074%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132                                     0.000     0.000 r  HBUF_CTRL_0/pg_optype_reg/C
    SLICE_X64Y132        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  HBUF_CTRL_0/pg_optype_reg/Q
                         net (fo=2, routed)           0.663     1.042    DDR3_MUX/hbuf_pg_optype
    SLICE_X63Y134        LUT4 (Prop_lut4_I1_O)        0.105     1.147 r  DDR3_MUX/FSM_sequential_app_fsm[1]_i_2/O
                         net (fo=1, routed)           1.563     2.710    DDR3_TRANSFER_0/PG_TRANS_CTRL/ddr3_pg_optype
    SLICE_X64Y159        LUT6 (Prop_lut6_I2_O)        0.105     2.815 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     2.815    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm[1]_i_1_n_0
    SLICE_X64Y159        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X64Y159        FDRE (Setup_fdre_C_D)        0.032    12.340    DDR3_TRANSFER_0/PG_TRANS_CTRL/FSM_sequential_app_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                  9.525    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.602ns  (logic 0.630ns (39.335%)  route 0.972ns (60.665%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[5]/C
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  XDOM_0/pg_req_addr_16b_reg[5]/Q
                         net (fo=2, routed)           0.972     1.370    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]_0[2]
    SLICE_X66Y131        LUT5 (Prop_lut5_I1_O)        0.232     1.602 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.602    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[5]
    SLICE_X66Y131        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X66Y131        FDRE (Setup_fdre_C_D)        0.074    12.382    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.383ns  (logic 0.484ns (34.995%)  route 0.899ns (65.005%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[14]/C
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[14]/Q
                         net (fo=2, routed)           0.899     1.278    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]_0[11]
    SLICE_X62Y132        LUT6 (Prop_lut6_I1_O)        0.105     1.383 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     1.383    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[14]
    SLICE_X62Y132        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X62Y132        FDRE (Setup_fdre_C_D)        0.072    12.380    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 10.997    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.322ns  (logic 0.538ns (40.683%)  route 0.784ns (59.317%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[19]/C
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  XDOM_0/pg_req_addr_16b_reg[19]/Q
                         net (fo=2, routed)           0.784     1.217    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]_0[16]
    SLICE_X63Y132        LUT6 (Prop_lut6_I1_O)        0.105     1.322 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     1.322    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[19]
    SLICE_X63Y132        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X63Y132        FDRE (Setup_fdre_C_D)        0.032    12.340    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_MUX/XREQSYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.217ns  (logic 0.379ns (31.132%)  route 0.838ns (68.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132                                     0.000     0.000 r  XDOM_0/pg_req_reg/C
    SLICE_X67Y132        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_reg/Q
                         net (fo=3, routed)           0.838     1.217    DDR3_MUX/XREQSYNC/ff_reg[0]_0[0]
    SLICE_X65Y144        FDRE                                         r  DDR3_MUX/XREQSYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X65Y144        FDRE (Setup_fdre_C_D)       -0.073    12.235    DDR3_MUX/XREQSYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.028ns  (required time - arrival time)
  Source:                 HBUF_CTRL_0/pg_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.312ns  (logic 0.484ns (36.884%)  route 0.828ns (63.116%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130                                     0.000     0.000 r  HBUF_CTRL_0/pg_addr_reg[20]/C
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  HBUF_CTRL_0/pg_addr_reg[20]/Q
                         net (fo=1, routed)           0.828     1.207    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[27]_1[8]
    SLICE_X63Y132        LUT6 (Prop_lut6_I3_O)        0.105     1.312 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     1.312    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[20]
    SLICE_X63Y132        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X63Y132        FDRE (Setup_fdre_C_D)        0.032    12.340    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                 11.028    

Slack (MET) :             11.042ns  (required time - arrival time)
  Source:                 TEMP_SYNC/transfer_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            TEMP_SYNC/ACK_SYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.196ns  (logic 0.379ns (31.681%)  route 0.817ns (68.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147                                     0.000     0.000 r  TEMP_SYNC/transfer_ack_reg/C
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  TEMP_SYNC/transfer_ack_reg/Q
                         net (fo=4, routed)           0.817     1.196    TEMP_SYNC/ACK_SYNC/ff_reg[0]_0
    SLICE_X49Y146        FDRE                                         r  TEMP_SYNC/ACK_SYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X49Y146        FDRE (Setup_fdre_C_D)       -0.070    12.238    TEMP_SYNC/ACK_SYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                 11.042    

Slack (MET) :             11.063ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.277ns  (logic 0.484ns (37.888%)  route 0.793ns (62.112%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[9]/C
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[9]/Q
                         net (fo=2, routed)           0.793     1.172    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]_0[6]
    SLICE_X65Y131        LUT5 (Prop_lut5_I1_O)        0.105     1.277 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.277    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[9]
    SLICE_X65Y131        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X65Y131        FDRE (Setup_fdre_C_D)        0.032    12.340    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                 11.063    

Slack (MET) :             11.072ns  (required time - arrival time)
  Source:                 HBUF_CTRL_0/pg_optype_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.012%)  route 0.824ns (62.988%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132                                     0.000     0.000 r  HBUF_CTRL_0/pg_optype_reg/C
    SLICE_X64Y132        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  HBUF_CTRL_0/pg_optype_reg/Q
                         net (fo=2, routed)           0.824     1.203    DDR3_MUX/hbuf_pg_optype
    SLICE_X62Y134        LUT6 (Prop_lut6_I1_O)        0.105     1.308 r  DDR3_MUX/i_optype_i_1/O
                         net (fo=1, routed)           0.000     1.308    DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg_1
    SLICE_X62Y134        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X62Y134        FDRE (Setup_fdre_C_D)        0.072    12.380    DDR3_TRANSFER_0/PG_TRANS_CTRL/i_optype_reg
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 11.072    

Slack (MET) :             11.083ns  (required time - arrival time)
  Source:                 XDOM_0/pg_req_addr_16b_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.308ns  (MaxDelay Path 12.308ns)
  Data Path Delay:        1.301ns  (logic 0.484ns (37.213%)  route 0.817ns (62.787%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 12.308ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y129                                     0.000     0.000 r  XDOM_0/pg_req_addr_16b_reg[15]/C
    SLICE_X61Y129        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  XDOM_0/pg_req_addr_16b_reg[15]/Q
                         net (fo=2, routed)           0.817     1.196    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[26]_0[12]
    SLICE_X62Y132        LUT6 (Prop_lut6_I1_O)        0.105     1.301 r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     1.301    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr[15]
    SLICE_X62Y132        FDRE                                         r  DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.308    12.308    
    SLICE_X62Y132        FDRE (Setup_fdre_C_D)        0.076    12.384    DDR3_TRANSFER_0/PG_TRANS_CTRL/next_app_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                 11.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ddr3_idelay_clk_wiz
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.251ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.042ns  (logic 0.433ns (10.711%)  route 3.609ns (89.289%))
  Logic Levels:           0  
  Clock Path Skew:        1.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    4.039ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.359     4.039    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y130        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y130        FDRE (Prop_fdre_C_Q)         0.433     4.472 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.609     8.082    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X53Y131        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.227    25.553    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X53Y131        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.063    25.616    
                         clock uncertainty           -0.251    25.365    
    SLICE_X53Y131        FDRE (Setup_fdre_C_D)       -0.032    25.333    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         25.333    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                 17.251    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.030ns  (logic 0.433ns (10.744%)  route 3.597ns (89.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.433     4.475 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.597     8.072    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X49Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.228    25.554    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X49Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.063    25.617    
                         clock uncertainty           -0.251    25.366    
    SLICE_X49Y132        FDRE (Setup_fdre_C_D)       -0.032    25.334    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         25.334    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.370ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.933ns  (logic 0.433ns (11.009%)  route 3.500ns (88.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.500     7.974    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X47Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.239    25.565    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X47Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.063    25.628    
                         clock uncertainty           -0.251    25.377    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)       -0.032    25.345    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.345    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                 17.370    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.855ns  (logic 0.379ns (9.830%)  route 3.476ns (90.170%))
  Logic Levels:           0  
  Clock Path Skew:        1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.356     4.036    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.379     4.415 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.476     7.891    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X53Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.229    25.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X53Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.063    25.618    
                         clock uncertainty           -0.251    25.367    
    SLICE_X53Y134        FDRE (Setup_fdre_C_D)       -0.032    25.335    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         25.335    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.513ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.782ns  (logic 0.433ns (11.450%)  route 3.349ns (88.550%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.349     7.823    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X51Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.230    25.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X51Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.063    25.619    
                         clock uncertainty           -0.251    25.368    
    SLICE_X51Y135        FDRE (Setup_fdre_C_D)       -0.032    25.336    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         25.336    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 17.513    

Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.644ns  (logic 0.379ns (10.401%)  route 3.265ns (89.599%))
  Logic Levels:           0  
  Clock Path Skew:        1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_fdre_C_Q)         0.379     4.421 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.265     7.686    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X54Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.229    25.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X54Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.063    25.618    
                         clock uncertainty           -0.251    25.367    
    SLICE_X54Y133        FDRE (Setup_fdre_C_D)       -0.004    25.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.607ns  (logic 0.379ns (10.509%)  route 3.228ns (89.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.363     4.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.379     4.422 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.228     7.650    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X52Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.230    25.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X52Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.063    25.619    
                         clock uncertainty           -0.251    25.368    
    SLICE_X52Y135        FDRE (Setup_fdre_C_D)       -0.032    25.336    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         25.336    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.688ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.633ns  (logic 0.379ns (10.432%)  route 3.254ns (89.568%))
  Logic Levels:           0  
  Clock Path Skew:        1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.362     4.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_fdre_C_Q)         0.379     4.421 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           3.254     7.675    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X50Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.229    25.555    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X50Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.063    25.618    
                         clock uncertainty           -0.251    25.367    
    SLICE_X50Y134        FDRE (Setup_fdre_C_D)       -0.004    25.363    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                 17.688    

Slack (MET) :             17.723ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.569ns  (logic 0.433ns (12.134%)  route 3.136ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.364     4.044    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDRE (Prop_fdre_C_Q)         0.433     4.477 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.136     7.613    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X48Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.230    25.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X48Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.063    25.619    
                         clock uncertainty           -0.251    25.368    
    SLICE_X48Y135        FDRE (Setup_fdre_C_D)       -0.032    25.336    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         25.336    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 17.723    

Slack (MET) :             17.730ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.565ns  (logic 0.433ns (12.147%)  route 3.132ns (87.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          1.361     4.041    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.433     4.474 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.132     7.606    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X49Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    J4                                                0.000    20.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    20.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    20.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    22.464    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    22.542 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    23.840    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    21.099 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    22.467    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.544 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    23.997    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    24.070 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    25.017    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    25.086 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    25.758    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    22.619 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    24.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.326 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.230    25.556    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X49Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.063    25.619    
                         clock uncertainty           -0.251    25.368    
    SLICE_X49Y135        FDRE (Setup_fdre_C_D)       -0.032    25.336    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         25.336    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 17.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.164ns (9.378%)  route 1.585ns (90.622%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.164     1.768 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.585     3.353    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X51Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.820     2.975    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X51Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.041     2.934    
                         clock uncertainty            0.251     3.185    
    SLICE_X51Y135        FDRE (Hold_fdre_C_D)         0.075     3.260    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.141ns (7.974%)  route 1.627ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.560     1.602    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.627     3.371    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X53Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.821     2.976    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X53Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.041     2.935    
                         clock uncertainty            0.251     3.186    
    SLICE_X53Y134        FDRE (Hold_fdre_C_D)         0.075     3.261    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.141ns (8.035%)  route 1.614ns (91.965%))
  Logic Levels:           0  
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_fdre_C_Q)         0.141     1.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.614     3.360    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X54Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.820     2.975    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X54Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.041     2.934    
                         clock uncertainty            0.251     3.185    
    SLICE_X54Y133        FDRE (Hold_fdre_C_D)         0.060     3.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.141ns (7.921%)  route 1.639ns (92.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.563     1.605    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_fdre_C_Q)         0.141     1.746 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.639     3.385    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X50Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.819     2.974    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X50Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.041     2.933    
                         clock uncertainty            0.251     3.184    
    SLICE_X50Y134        FDRE (Hold_fdre_C_D)         0.060     3.244    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.141ns (7.840%)  route 1.658ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.564     1.606    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X15Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.141     1.747 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.658     3.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X52Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.822     2.977    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X52Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.041     2.936    
                         clock uncertainty            0.251     3.187    
    SLICE_X52Y135        FDRE (Hold_fdre_C_D)         0.075     3.262    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.164ns (9.073%)  route 1.644ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.164     1.768 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.644     3.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X49Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.820     2.975    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X49Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.041     2.934    
                         clock uncertainty            0.251     3.185    
    SLICE_X49Y135        FDRE (Hold_fdre_C_D)         0.075     3.260    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.164ns (9.068%)  route 1.645ns (90.932%))
  Logic Levels:           0  
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.564     1.606    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X12Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDRE (Prop_fdre_C_Q)         0.164     1.770 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.645     3.415    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X48Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.820     2.975    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X48Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.041     2.934    
                         clock uncertainty            0.251     3.185    
    SLICE_X48Y135        FDRE (Hold_fdre_C_D)         0.075     3.260    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.148ns (8.406%)  route 1.613ns (91.594%))
  Logic Levels:           0  
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.148     1.752 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.613     3.365    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X51Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.817     2.972    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X51Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.041     2.931    
                         clock uncertainty            0.251     3.182    
    SLICE_X51Y132        FDRE (Hold_fdre_C_D)         0.022     3.204    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.164ns (9.034%)  route 1.651ns (90.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.164     1.768 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.651     3.420    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X38Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.824     2.979    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X38Y133        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.041     2.938    
                         clock uncertainty            0.251     3.189    
    SLICE_X38Y133        FDRE (Hold_fdre_C_D)         0.060     3.249    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_ddr3_idelay_clk_wiz rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.164ns (8.912%)  route 1.676ns (91.088%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ddr3_idelay_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out2_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout2_buf/O
                         net (fo=67, routed)          0.562     1.604    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X14Y132        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.164     1.768 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.676     3.445    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X47Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.822     2.977    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X47Y134        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.041     2.936    
                         clock uncertainty            0.251     3.187    
    SLICE_X47Y134        FDRE (Hold_fdre_C_D)         0.075     3.262    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 XDOM_0/pulser_width_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 0.484ns (8.903%)  route 4.952ns (91.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 7.009 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.332    -1.127    XDOM_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  XDOM_0/pulser_width_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.379    -0.748 r  XDOM_0/pulser_width_reg[14]/Q
                         net (fo=7, routed)           4.952     4.204    PULSER_0/PEDGE_TRIG/Q[14]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.105     4.309 r  PULSER_0/PEDGE_TRIG/cnt[14]_i_1__30/O
                         net (fo=1, routed)           0.000     4.309    PULSER_0/cnt[14]
    SLICE_X2Y61          FDRE                                         r  PULSER_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.338     7.009    PULSER_0/ff_reg[0]
    SLICE_X2Y61          FDRE                                         r  PULSER_0/cnt_reg[14]/C
                         clock pessimism              0.040     7.049    
                         clock uncertainty           -0.656     6.393    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.072     6.465    PULSER_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.379ns (8.055%)  route 4.326ns (91.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 7.148 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.429    -1.030    XDOM_0/clk_out1
    SLICE_X81Y108        FDRE                                         r  XDOM_0/discr_io_reset_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDRE (Prop_fdre_C_Q)         0.379    -0.651 r  XDOM_0/discr_io_reset_reg[18]/Q
                         net (fo=2, routed)           4.326     3.675    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.477     7.148    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.040     7.188    
                         clock uncertainty           -0.656     6.532    
    ILOGIC_X1Y4          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.026    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.026    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 XDOM_0/pulser_width_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_2/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.484ns (9.375%)  route 4.679ns (90.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 7.006 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.332    -1.127    XDOM_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  XDOM_0/pulser_width_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.379    -0.748 r  XDOM_0/pulser_width_reg[14]/Q
                         net (fo=7, routed)           4.679     3.931    PULSER_2/PEDGE_TRIG/Q[14]
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.105     4.036 r  PULSER_2/PEDGE_TRIG/cnt[14]_i_1__28/O
                         net (fo=1, routed)           0.000     4.036    PULSER_2/cnt[14]
    SLICE_X1Y66          FDRE                                         r  PULSER_2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.335     7.006    PULSER_2/ff_reg[0]
    SLICE_X1Y66          FDRE                                         r  PULSER_2/cnt_reg[14]/C
                         clock pessimism              0.040     7.046    
                         clock uncertainty           -0.656     6.390    
    SLICE_X1Y66          FDRE (Setup_fdre_C_D)        0.030     6.420    PULSER_2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 XDOM_0/pulser_width_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.484ns (9.494%)  route 4.614ns (90.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 7.009 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.332    -1.127    XDOM_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  XDOM_0/pulser_width_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.379    -0.748 r  XDOM_0/pulser_width_reg[14]/Q
                         net (fo=7, routed)           4.614     3.866    PULSER_1/PEDGE_TRIG/Q[14]
    SLICE_X1Y61          LUT6 (Prop_lut6_I3_O)        0.105     3.971 r  PULSER_1/PEDGE_TRIG/cnt[14]_i_1__29/O
                         net (fo=1, routed)           0.000     3.971    PULSER_1/cnt[14]
    SLICE_X1Y61          FDRE                                         r  PULSER_1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.338     7.009    PULSER_1/ff_reg[1]
    SLICE_X1Y61          FDRE                                         r  PULSER_1/cnt_reg[14]/C
                         clock pessimism              0.040     7.049    
                         clock uncertainty           -0.656     6.393    
    SLICE_X1Y61          FDRE (Setup_fdre_C_D)        0.032     6.425    PULSER_1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.379ns (8.238%)  route 4.222ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.190ns = ( 7.143 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.343    -1.116    XDOM_0/clk_out1
    SLICE_X65Y113        FDRE                                         r  XDOM_0/discr_io_reset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.379    -0.737 r  XDOM_0/discr_io_reset_reg[14]/Q
                         net (fo=3, routed)           4.222     3.485    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.472     7.143    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.040     7.183    
                         clock uncertainty           -0.656     6.527    
    ILOGIC_X1Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.021    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.379ns (8.395%)  route 4.136ns (91.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 7.147 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.423    -1.036    XDOM_0/clk_out1
    SLICE_X77Y108        FDRE                                         r  XDOM_0/discr_io_reset_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y108        FDRE (Prop_fdre_C_Q)         0.379    -0.657 r  XDOM_0/discr_io_reset_reg[19]/Q
                         net (fo=2, routed)           4.136     3.479    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.476     7.147    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.040     7.187    
                         clock uncertainty           -0.656     6.531    
    ILOGIC_X1Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.025    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 XDOM_0/pulser_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.484ns (9.812%)  route 4.449ns (90.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 7.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.328    -1.131    XDOM_0/clk_out1
    SLICE_X61Y124        FDRE                                         r  XDOM_0/pulser_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.379    -0.752 r  XDOM_0/pulser_width_reg[0]/Q
                         net (fo=7, routed)           4.449     3.697    PULSER_0/PEDGE_TRIG/Q[0]
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.105     3.802 r  PULSER_0/PEDGE_TRIG/cnt[0]_i_1__52/O
                         net (fo=1, routed)           0.000     3.802    PULSER_0/cnt[0]
    SLICE_X1Y55          FDRE                                         r  PULSER_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.341     7.012    PULSER_0/ff_reg[0]
    SLICE_X1Y55          FDRE                                         r  PULSER_0/cnt_reg[0]/C
                         clock pessimism              0.040     7.052    
                         clock uncertainty           -0.656     6.396    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)        0.032     6.428    PULSER_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 XDOM_0/pulser_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.484ns (9.992%)  route 4.360ns (90.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 7.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.328    -1.131    XDOM_0/clk_out1
    SLICE_X53Y123        FDRE                                         r  XDOM_0/pulser_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.379    -0.752 r  XDOM_0/pulser_width_reg[2]/Q
                         net (fo=7, routed)           4.360     3.608    PULSER_0/PEDGE_TRIG/Q[2]
    SLICE_X0Y56          LUT6 (Prop_lut6_I3_O)        0.105     3.713 r  PULSER_0/PEDGE_TRIG/cnt[2]_i_1__52/O
                         net (fo=1, routed)           0.000     3.713    PULSER_0/cnt[2]
    SLICE_X0Y56          FDRE                                         r  PULSER_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.341     7.012    PULSER_0/ff_reg[0]
    SLICE_X0Y56          FDRE                                         r  PULSER_0/cnt_reg[2]/C
                         clock pessimism              0.040     7.052    
                         clock uncertainty           -0.656     6.396    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.030     6.426    PULSER_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 XDOM_0/pulser_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.484ns (10.033%)  route 4.340ns (89.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 7.011 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.332    -1.127    XDOM_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  XDOM_0/pulser_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.379    -0.748 r  XDOM_0/pulser_width_reg[10]/Q
                         net (fo=7, routed)           4.340     3.592    PULSER_0/PEDGE_TRIG/Q[10]
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.105     3.697 r  PULSER_0/PEDGE_TRIG/cnt[10]_i_1__30/O
                         net (fo=1, routed)           0.000     3.697    PULSER_0/cnt[10]
    SLICE_X3Y58          FDRE                                         r  PULSER_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.340     7.011    PULSER_0/ff_reg[0]
    SLICE_X3Y58          FDRE                                         r  PULSER_0/cnt_reg[10]/C
                         clock pessimism              0.040     7.051    
                         clock uncertainty           -0.656     6.395    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.030     6.425    PULSER_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 XDOM_0/pulser_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_idelay_discr_clk_wiz rise@8.333ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.590ns (12.267%)  route 4.220ns (87.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 7.012 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.332    -1.127    XDOM_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  XDOM_0/pulser_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.348    -0.779 r  XDOM_0/pulser_width_reg[1]/Q
                         net (fo=7, routed)           4.220     3.441    PULSER_1/PEDGE_TRIG/Q[1]
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.242     3.683 r  PULSER_1/PEDGE_TRIG/cnt[1]_i_1__50/O
                         net (fo=1, routed)           0.000     3.683    PULSER_1/cnt[1]
    SLICE_X0Y56          FDRE                                         r  PULSER_1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127    10.307    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083     4.224 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.594    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.671 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.341     7.012    PULSER_1/ff_reg[1]
    SLICE_X0Y56          FDRE                                         r  PULSER_1/cnt_reg[1]/C
                         clock pessimism              0.040     7.052    
                         clock uncertainty           -0.656     6.396    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.033     6.429    PULSER_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.429    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  2.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PULSER_3/trig_os/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_3/trig_sync/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.304ns (21.534%)  route 1.108ns (78.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -1.445ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.324    -1.445    PULSER_3/trig_os/clk_out1
    SLICE_X5Y149         FDRE                                         r  PULSER_3/trig_os/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.304    -1.141 r  PULSER_3/trig_os/FSM_onehot_fsm_reg[2]/Q
                         net (fo=36, routed)          1.108    -0.034    PULSER_3/trig_sync/D[0]
    SLICE_X2Y139         FDRE                                         r  PULSER_3/trig_sync/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.436    -0.910    PULSER_3/trig_sync/ff_reg[1]_0
    SLICE_X2Y139         FDRE                                         r  PULSER_3/trig_sync/ff_reg[0]/C
                         clock pessimism             -0.040    -0.950    
                         clock uncertainty            0.656    -0.294    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.187    -0.107    PULSER_3/trig_sync/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_3/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.388ns (24.911%)  route 1.170ns (75.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.237    -1.532    XDOM_0/clk_out1
    SLICE_X45Y120        FDRE                                         r  XDOM_0/pulser_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.304    -1.228 r  XDOM_0/pulser_width_reg[5]/Q
                         net (fo=7, routed)           1.170    -0.059    PULSER_3/PEDGE_TRIG/Q[5]
    SLICE_X3Y120         LUT6 (Prop_lut6_I3_O)        0.084     0.025 r  PULSER_3/PEDGE_TRIG/cnt[5]_i_1__49/O
                         net (fo=1, routed)           0.000     0.025    PULSER_3/cnt[5]
    SLICE_X3Y120         FDRE                                         r  PULSER_3/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.426    -0.920    PULSER_3/ff_reg[1]
    SLICE_X3Y120         FDRE                                         r  PULSER_3/cnt_reg[5]/C
                         clock pessimism             -0.040    -0.960    
                         clock uncertainty            0.656    -0.304    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.222    -0.082    PULSER_3/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 PULSER_4/trig_os/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_4/trig_sync/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.347ns (25.472%)  route 1.015ns (74.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -1.355ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.415    -1.355    PULSER_4/trig_os/clk_out1
    SLICE_X10Y150        FDRE                                         r  PULSER_4/trig_os/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.008 r  PULSER_4/trig_os/FSM_onehot_fsm_reg[2]/Q
                         net (fo=36, routed)          1.015     0.008    PULSER_4/trig_sync/D[0]
    SLICE_X2Y139         FDRE                                         r  PULSER_4/trig_sync/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.436    -0.910    PULSER_4/trig_sync/ff_reg[0]_0
    SLICE_X2Y139         FDRE                                         r  PULSER_4/trig_sync/ff_reg[0]/C
                         clock pessimism             -0.040    -0.950    
                         clock uncertainty            0.656    -0.294    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.191    -0.103    PULSER_4/trig_sync/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_4/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.388ns (23.917%)  route 1.234ns (76.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.237    -1.532    XDOM_0/clk_out1
    SLICE_X45Y120        FDRE                                         r  XDOM_0/pulser_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.304    -1.228 r  XDOM_0/pulser_width_reg[7]/Q
                         net (fo=7, routed)           1.234     0.006    PULSER_4/PEDGE_TRIG/Q[7]
    SLICE_X2Y125         LUT6 (Prop_lut6_I3_O)        0.084     0.090 r  PULSER_4/PEDGE_TRIG/cnt[7]_i_1__26/O
                         net (fo=1, routed)           0.000     0.090    PULSER_4/cnt[7]
    SLICE_X2Y125         FDRE                                         r  PULSER_4/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.420    -0.926    PULSER_4/ff_reg[0]
    SLICE_X2Y125         FDRE                                         r  PULSER_4/cnt_reg[7]/C
                         clock pessimism             -0.040    -0.966    
                         clock uncertainty            0.656    -0.310    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.275    -0.035    PULSER_4/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_io_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_3/PULSER_OUT/inst/pins[0].oserdese2_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (13.996%)  route 0.866ns (86.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.440     0.814    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    -1.555 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.060    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.545    -0.489    XDOM_0/clk_out1
    SLICE_X48Y121        FDRE                                         r  XDOM_0/pulser_io_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  XDOM_0/pulser_io_rst_reg[3]/Q
                         net (fo=2, routed)           0.866     0.518    PULSER_3/PULSER_OUT/inst/io_reset
    OLOGIC_X0Y120        OSERDESE2                                    r  PULSER_3/PULSER_OUT/inst/pins[0].oserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.536     0.941    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.677    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.648 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         0.856    -0.791    PULSER_3/PULSER_OUT/inst/clk_div_in
    OLOGIC_X0Y120        OSERDESE2                                    r  PULSER_3/PULSER_OUT/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism             -0.031    -0.822    
                         clock uncertainty            0.656    -0.166    
    OLOGIC_X0Y120        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.393    PULSER_3/PULSER_OUT/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_5/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.388ns (23.928%)  route 1.234ns (76.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.224    -1.545    XDOM_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  XDOM_0/pulser_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.304    -1.241 r  XDOM_0/pulser_width_reg[10]/Q
                         net (fo=7, routed)           1.234    -0.008    PULSER_5/PEDGE_TRIG/Q[10]
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.084     0.076 r  PULSER_5/PEDGE_TRIG/cnt[10]_i_1__36/O
                         net (fo=1, routed)           0.000     0.076    PULSER_5/cnt[10]
    SLICE_X4Y123         FDRE                                         r  PULSER_5/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.418    -0.928    PULSER_5/ff_reg[0]
    SLICE_X4Y123         FDRE                                         r  PULSER_5/cnt_reg[10]/C
                         clock pessimism             -0.040    -0.968    
                         clock uncertainty            0.656    -0.312    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.220    -0.092    PULSER_5/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_3/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.388ns (22.582%)  route 1.330ns (77.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.221    -1.548    XDOM_0/clk_out1
    SLICE_X53Y123        FDRE                                         r  XDOM_0/pulser_width_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y123        FDRE (Prop_fdre_C_Q)         0.304    -1.244 r  XDOM_0/pulser_width_reg[9]/Q
                         net (fo=7, routed)           1.330     0.086    PULSER_3/PEDGE_TRIG/Q[9]
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.084     0.170 r  PULSER_3/PEDGE_TRIG/cnt[9]_i_1__27/O
                         net (fo=1, routed)           0.000     0.170    PULSER_3/cnt[9]
    SLICE_X2Y122         FDRE                                         r  PULSER_3/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.423    -0.923    PULSER_3/ff_reg[1]
    SLICE_X2Y122         FDRE                                         r  PULSER_3/cnt_reg[9]/C
                         clock pessimism             -0.040    -0.963    
                         clock uncertainty            0.656    -0.307    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.273    -0.034    PULSER_3/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_3/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.388ns (22.634%)  route 1.326ns (77.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.224    -1.545    XDOM_0/clk_out1
    SLICE_X57Y121        FDRE                                         r  XDOM_0/pulser_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.304    -1.241 r  XDOM_0/pulser_width_reg[10]/Q
                         net (fo=7, routed)           1.326     0.085    PULSER_3/PEDGE_TRIG/Q[10]
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.084     0.169 r  PULSER_3/PEDGE_TRIG/cnt[10]_i_1__27/O
                         net (fo=1, routed)           0.000     0.169    PULSER_3/cnt[10]
    SLICE_X2Y122         FDRE                                         r  PULSER_3/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.423    -0.923    PULSER_3/ff_reg[1]
    SLICE_X2Y122         FDRE                                         r  PULSER_3/cnt_reg[10]/C
                         clock pessimism             -0.040    -0.963    
                         clock uncertainty            0.656    -0.307    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.271    -0.036    PULSER_3/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_5/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.388ns (23.432%)  route 1.268ns (76.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.237    -1.532    XDOM_0/clk_out1
    SLICE_X45Y120        FDRE                                         r  XDOM_0/pulser_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.304    -1.228 r  XDOM_0/pulser_width_reg[7]/Q
                         net (fo=7, routed)           1.268     0.039    PULSER_5/PEDGE_TRIG/Q[7]
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.084     0.123 r  PULSER_5/PEDGE_TRIG/cnt[7]_i_1__36/O
                         net (fo=1, routed)           0.000     0.123    PULSER_5/cnt[7]
    SLICE_X4Y122         FDRE                                         r  PULSER_5/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.420    -0.926    PULSER_5/ff_reg[0]
    SLICE_X4Y122         FDRE                                         r  PULSER_5/cnt_reg[7]/C
                         clock pessimism             -0.040    -0.966    
                         clock uncertainty            0.656    -0.310    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.222    -0.088    PULSER_5/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            PULSER_3/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.473ns (28.453%)  route 1.189ns (71.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004     1.851    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068    -4.217 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.847    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.770 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.237    -1.532    XDOM_0/clk_out1
    SLICE_X45Y120        FDRE                                         r  XDOM_0/pulser_width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.279    -1.253 r  XDOM_0/pulser_width_reg[8]/Q
                         net (fo=7, routed)           1.189    -0.064    PULSER_3/PEDGE_TRIG/Q[8]
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.194     0.130 r  PULSER_3/PEDGE_TRIG/cnt[8]_i_1__27/O
                         net (fo=1, routed)           0.000     0.130    PULSER_3/cnt[8]
    SLICE_X1Y122         FDRE                                         r  PULSER_3/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.423    -0.923    PULSER_3/ff_reg[1]
    SLICE_X1Y122         FDRE                                         r  PULSER_3/cnt_reg[8]/C
                         clock pessimism             -0.040    -0.963    
                         clock uncertainty            0.656    -0.307    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.222    -0.085    PULSER_3/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  fmc_clk
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.607ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 FMC_OEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SYNC_FMC_OEN_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.647ns  (logic 0.892ns (24.469%)  route 2.755ns (75.532%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    N6                                                0.000     1.000 r  FMC_OEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_OEn
    N6                   IBUF (Prop_ibuf_I_O)         0.892     1.892 r  FMC_OEn_IBUF_inst/O
                         net (fo=122, routed)         2.755     4.647    SYNC_FMC_OEN_0/FMC_D0_TRI
    SLICE_X73Y127        FDRE                                         r  SYNC_FMC_OEN_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X73Y127        FDRE (Setup_fdre_C_D)       -0.079     8.254    SYNC_FMC_OEN_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 FMC_A10
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.521ns  (logic 0.932ns (26.460%)  route 2.589ns (73.540%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    G1                                                0.000     1.000 r  FMC_A10 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A10
    G1                   IBUF (Prop_ibuf_I_O)         0.932     1.932 r  FMC_A10_IBUF_inst/O
                         net (fo=5, routed)           2.589     4.521    FMC_A10_IBUF
    SLICE_X71Y117        FDRE                                         r  i_fmc_a_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X71Y117        FDRE (Setup_fdre_C_D)       -0.070     8.263    i_fmc_a_1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 FMC_CEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_cen_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        3.161ns  (logic 0.890ns (28.161%)  route 2.271ns (71.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    H8                                                0.000     1.000 r  FMC_CEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_CEn
    H8                   IBUF (Prop_ibuf_I_O)         0.890     1.890 r  FMC_CEn_IBUF_inst/O
                         net (fo=57, routed)          2.271     4.161    FMC_CEn_IBUF
    SLICE_X74Y117        FDRE                                         r  i_fmc_cen_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X74Y117        FDRE (Setup_fdre_C_D)       -0.017     8.316    i_fmc_cen_1_reg
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 FMC_WEn
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SYNC_FMC_WEN_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.951ns  (logic 0.919ns (31.135%)  route 2.032ns (68.865%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    G5                                                0.000     1.000 r  FMC_WEn (IN)
                         net (fo=0)                   0.000     1.000    FMC_WEn
    G5                   IBUF (Prop_ibuf_I_O)         0.919     1.919 r  FMC_WEn_IBUF_inst/O
                         net (fo=1, routed)           2.032     3.951    SYNC_FMC_WEN_0/D[0]
    SLICE_X60Y132        FDRE                                         r  SYNC_FMC_WEN_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X60Y132        FDRE (Setup_fdre_C_D)       -0.081     8.252    SYNC_FMC_WEN_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 FMC_A9
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.741ns  (logic 0.922ns (33.656%)  route 1.818ns (66.344%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    K2                                                0.000     1.000 r  FMC_A9 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A9
    K2                   IBUF (Prop_ibuf_I_O)         0.922     1.922 r  FMC_A9_IBUF_inst/O
                         net (fo=7, routed)           1.818     3.741    FMC_A9_IBUF
    SLICE_X71Y115        FDRE                                         r  i_fmc_a_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X71Y115        FDRE (Setup_fdre_C_D)       -0.070     8.263    i_fmc_a_1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 FMC_A11
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.765ns  (logic 0.945ns (34.163%)  route 1.821ns (65.837%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    E1                                                0.000     1.000 r  FMC_A11 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A11
    E1                   IBUF (Prop_ibuf_I_O)         0.945     1.945 r  FMC_A11_IBUF_inst/O
                         net (fo=18, routed)          1.821     3.765    FMC_A11_IBUF
    SLICE_X58Y123        FDRE                                         r  i_fmc_a_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)       -0.015     8.318    i_fmc_a_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 FMC_A3
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.682ns  (logic 0.928ns (34.606%)  route 1.754ns (65.394%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    N2                                                0.000     1.000 r  FMC_A3 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A3
    N2                   IBUF (Prop_ibuf_I_O)         0.928     1.928 r  FMC_A3_IBUF_inst/O
                         net (fo=2, routed)           1.754     3.682    FMC_A3_IBUF
    SLICE_X80Y116        FDRE                                         r  i_fmc_a_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X80Y116        FDRE (Setup_fdre_C_D)       -0.030     8.303    i_fmc_a_1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 FMC_A0
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.605ns  (logic 0.945ns (36.272%)  route 1.660ns (63.728%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    J1                                                0.000     1.000 r  FMC_A0 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A0
    J1                   IBUF (Prop_ibuf_I_O)         0.945     1.945 r  FMC_A0_IBUF_inst/O
                         net (fo=11, routed)          1.660     3.605    FMC_A0_IBUF
    SLICE_X74Y116        FDRE                                         r  i_fmc_a_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X74Y116        FDRE (Setup_fdre_C_D)       -0.039     8.294    i_fmc_a_1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 FMC_D12
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_din_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.537ns  (logic 0.897ns (35.344%)  route 1.640ns (64.656%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    J5                                                0.000     1.000 r  FMC_D12 (INOUT)
                         net (fo=1, unset)            0.000     1.000    FMC_D12_IOBUF_inst/IO
    J5                   IBUF (Prop_ibuf_I_O)         0.897     1.897 r  FMC_D12_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.640     3.537    FMC_D12_IBUF
    SLICE_X68Y139        FDRE                                         r  i_fmc_din_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X68Y139        FDRE (Setup_fdre_C_D)       -0.074     8.259    i_fmc_din_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 FMC_A4
                            (input port clocked by fmc_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_fmc_a_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        2.525ns  (logic 0.921ns (36.490%)  route 1.604ns (63.510%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     1.000    
    M1                                                0.000     1.000 r  FMC_A4 (IN)
                         net (fo=0)                   0.000     1.000    FMC_A4
    M1                   IBUF (Prop_ibuf_I_O)         0.921     1.921 r  FMC_A4_IBUF_inst/O
                         net (fo=6, routed)           1.604     3.525    FMC_A4_IBUF
    SLICE_X76Y116        FDRE                                         r  i_fmc_a_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X76Y116        FDRE (Setup_fdre_C_D)       -0.037     8.296    i_fmc_a_1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.771    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        8.814ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            po_dout_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        7.794ns  (logic 1.453ns (18.643%)  route 6.341ns (81.357%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X40Y197        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          4.418     4.797    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_30_0[0]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.105     4.902 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_55/O
                         net (fo=1, routed)           0.000     4.902    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_55_n_0
    SLICE_X69Y119        MUXF7 (Prop_muxf7_I0_O)      0.178     5.080 f  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_30/O
                         net (fo=1, routed)           0.439     5.519    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_30_n_0
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.252     5.771 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_14/O
                         net (fo=1, routed)           0.626     6.397    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_14_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I3_O)        0.105     6.502 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7/O
                         net (fo=1, routed)           0.000     6.502    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7_n_0
    SLICE_X64Y112        MUXF7 (Prop_muxf7_I1_O)      0.182     6.684 f  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4/O
                         net (fo=2, routed)           0.365     7.049    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I3_O)        0.252     7.301 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_1/O
                         net (fo=2, routed)           0.493     7.794    po_dout[0]
    SLICE_X64Y112        FDRE                                         r  po_dout_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y112        FDRE (Setup_fdre_C_D)       -0.059    16.608    po_dout_1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        7.567ns  (logic 1.453ns (19.202%)  route 6.114ns (80.798%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X40Y197        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          4.418     4.797    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_30_0[0]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.105     4.902 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_55/O
                         net (fo=1, routed)           0.000     4.902    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_55_n_0
    SLICE_X69Y119        MUXF7 (Prop_muxf7_I0_O)      0.178     5.080 f  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_30/O
                         net (fo=1, routed)           0.439     5.519    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_30_n_0
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.252     5.771 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_14/O
                         net (fo=1, routed)           0.626     6.397    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_14_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I3_O)        0.105     6.502 f  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7/O
                         net (fo=1, routed)           0.000     6.502    XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_7_n_0
    SLICE_X64Y112        MUXF7 (Prop_muxf7_I1_O)      0.182     6.684 f  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4/O
                         net (fo=2, routed)           0.365     7.049    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]_i_4_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I3_O)        0.252     7.301 r  XDOM_0/CRSM_0/i_y_rd_data_1[0]_i_1/O
                         net (fo=2, routed)           0.266     7.567    XDOM_0/CRSM_0/y_rd_data[0]
    SLICE_X66Y112        FDRE                                         r  XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)       -0.002    16.665    XDOM_0/CRSM_0/i_y_rd_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             14.870ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/CALSYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.601ns  (logic 0.348ns (21.733%)  route 1.253ns (78.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y162                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C
    SLICE_X83Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
                         net (fo=3, routed)           1.253     1.601    XDOM_0/CALSYNC/ff_reg[0]_0[0]
    SLICE_X78Y140        FDRE                                         r  XDOM_0/CALSYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X78Y140        FDRE (Setup_fdre_C_D)       -0.196    16.471    XDOM_0/CALSYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                          -1.601    
  -------------------------------------------------------------------
                         slack                                 14.870    

Slack (MET) :             15.374ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.219ns  (logic 0.433ns (35.535%)  route 0.786ns (64.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[3]/C
    SLICE_X66Y135        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  TEMP_SYNC/i_device_temp_reg[3]/Q
                         net (fo=1, routed)           0.786     1.219    TEMP_SYNC/i_device_temp[3]
    SLICE_X64Y133        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)       -0.074    16.593    TEMP_SYNC/device_temp_out_reg[3]
  -------------------------------------------------------------------
                         required time                         16.593    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 15.374    

Slack (MET) :             15.508ns  (required time - arrival time)
  Source:                 DDR3_MUX/hbuf_pg_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            HBUF_CTRL_0/PGACKSYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.084ns  (logic 0.379ns (34.974%)  route 0.705ns (65.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y139                                     0.000     0.000 r  DDR3_MUX/hbuf_pg_ack_reg/C
    SLICE_X73Y139        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  DDR3_MUX/hbuf_pg_ack_reg/Q
                         net (fo=1, routed)           0.705     1.084    HBUF_CTRL_0/PGACKSYNC/D[0]
    SLICE_X67Y133        FDRE                                         r  HBUF_CTRL_0/PGACKSYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X67Y133        FDRE (Setup_fdre_C_D)       -0.075    16.592    HBUF_CTRL_0/PGACKSYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 15.508    

Slack (MET) :             15.511ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.086ns  (logic 0.433ns (39.887%)  route 0.653ns (60.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[0]/C
    SLICE_X66Y135        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  TEMP_SYNC/i_device_temp_reg[0]/Q
                         net (fo=1, routed)           0.653     1.086    TEMP_SYNC/i_device_temp[0]
    SLICE_X64Y135        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y135        FDRE (Setup_fdre_C_D)       -0.070    16.597    TEMP_SYNC/device_temp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.597    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 15.511    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.028ns  (logic 0.379ns (36.858%)  route 0.649ns (63.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[11]/C
    SLICE_X59Y138        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  TEMP_SYNC/i_device_temp_reg[11]/Q
                         net (fo=1, routed)           0.649     1.028    TEMP_SYNC/i_device_temp[11]
    SLICE_X60Y138        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X60Y138        FDRE (Setup_fdre_C_D)       -0.079    16.588    TEMP_SYNC/device_temp_out_reg[11]
  -------------------------------------------------------------------
                         required time                         16.588    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.571ns  (required time - arrival time)
  Source:                 DDR3_MUX/xdom_pg_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            XDOM_0/PGACKSYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.900ns  (logic 0.348ns (38.665%)  route 0.552ns (61.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y139                                     0.000     0.000 r  DDR3_MUX/xdom_pg_ack_reg/C
    SLICE_X73Y139        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  DDR3_MUX/xdom_pg_ack_reg/Q
                         net (fo=1, routed)           0.552     0.900    XDOM_0/PGACKSYNC/D[0]
    SLICE_X71Y135        FDRE                                         r  XDOM_0/PGACKSYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X71Y135        FDRE (Setup_fdre_C_D)       -0.196    16.471    XDOM_0/PGACKSYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 15.571    

Slack (MET) :             15.600ns  (required time - arrival time)
  Source:                 TEMP_SYNC/transfer_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/REQ_SYNC/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.986ns  (logic 0.379ns (38.444%)  route 0.607ns (61.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146                                     0.000     0.000 r  TEMP_SYNC/transfer_req_reg/C
    SLICE_X49Y146        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  TEMP_SYNC/transfer_req_reg/Q
                         net (fo=2, routed)           0.607     0.986    TEMP_SYNC/REQ_SYNC/D[0]
    SLICE_X57Y147        FDRE                                         r  TEMP_SYNC/REQ_SYNC/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X57Y147        FDRE (Setup_fdre_C_D)       -0.081    16.586    TEMP_SYNC/REQ_SYNC/ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 15.600    

Slack (MET) :             15.638ns  (required time - arrival time)
  Source:                 TEMP_SYNC/i_device_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            TEMP_SYNC/device_temp_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.945ns  (logic 0.433ns (45.802%)  route 0.512ns (54.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135                                     0.000     0.000 r  TEMP_SYNC/i_device_temp_reg[1]/C
    SLICE_X66Y135        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  TEMP_SYNC/i_device_temp_reg[1]/Q
                         net (fo=1, routed)           0.512     0.945    TEMP_SYNC/i_device_temp[1]
    SLICE_X64Y135        FDRE                                         r  TEMP_SYNC/device_temp_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y135        FDRE (Setup_fdre_C_D)       -0.084    16.583    TEMP_SYNC/device_temp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         16.583    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 15.638    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.379ns (8.794%)  route 3.931ns (91.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 6.901 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -0.754    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y6          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y6          FDRE (Prop_fdre_C_Q)         0.379    -0.375 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           3.931     3.556    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[0]
    SLICE_X84Y86         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.337     6.901    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y86         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/CLK
                         clock pessimism              0.040     6.941    
                         clock uncertainty           -0.656     6.284    
    SLICE_X84Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     6.234    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10
  -------------------------------------------------------------------
                         required time                          6.234    
                         arrival time                          -3.556    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.379ns (8.912%)  route 3.874ns (91.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 6.901 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.592    -0.755    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y8          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.376 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           3.874     3.498    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[4]
    SLICE_X84Y86         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.337     6.901    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y86         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/CLK
                         clock pessimism              0.040     6.941    
                         clock uncertainty           -0.656     6.284    
    SLICE_X84Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037     6.247    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.379ns (9.286%)  route 3.702ns (90.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 6.900 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -0.757    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X85Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y12         FDRE (Prop_fdre_C_Q)         0.379    -0.378 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           3.702     3.325    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[5]
    SLICE_X84Y85         SRL16E                                       r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.336     6.900    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y85         SRL16E                                       r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/CLK
                         clock pessimism              0.040     6.940    
                         clock uncertainty           -0.656     6.283    
    SLICE_X84Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025     6.258    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10
  -------------------------------------------------------------------
                         required time                          6.258    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.379ns (9.827%)  route 3.478ns (90.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 6.904 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.575    -0.772    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X85Y24         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_fdre_C_Q)         0.379    -0.393 r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           3.478     3.085    adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[6]
    SLICE_X84Y90         SRL16E                                       r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.340     6.904    adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y90         SRL16E                                       r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/CLK
                         clock pessimism              0.040     6.944    
                         clock uncertainty           -0.656     6.287    
    SLICE_X84Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     6.251    adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10
  -------------------------------------------------------------------
                         required time                          6.251    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.433ns (11.388%)  route 3.369ns (88.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 6.897 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -0.754    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y6          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDRE (Prop_fdre_C_Q)         0.433    -0.321 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           3.369     3.048    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[1]
    SLICE_X84Y81         SRL16E                                       r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.333     6.897    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y81         SRL16E                                       r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/CLK
                         clock pessimism              0.040     6.937    
                         clock uncertainty           -0.656     6.280    
    SLICE_X84Y81         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     6.226    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10
  -------------------------------------------------------------------
                         required time                          6.226    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.433ns (11.483%)  route 3.338ns (88.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 6.891 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.591    -0.756    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X80Y7          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDRE (Prop_fdre_C_Q)         0.433    -0.323 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           3.338     3.015    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[5]
    SLICE_X76Y83         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.327     6.891    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X76Y83         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/CLK
                         clock pessimism              0.040     6.931    
                         clock uncertainty           -0.656     6.274    
    SLICE_X76Y83         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025     6.249    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.433ns (11.540%)  route 3.319ns (88.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 6.891 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.591    -0.756    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X80Y7          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDRE (Prop_fdre_C_Q)         0.433    -0.323 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           3.319     2.997    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[6]
    SLICE_X76Y83         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.327     6.891    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X76Y83         SRL16E                                       r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/CLK
                         clock pessimism              0.040     6.931    
                         clock uncertainty           -0.656     6.274    
    SLICE_X76Y83         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     6.238    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10
  -------------------------------------------------------------------
                         required time                          6.238    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.433ns (11.561%)  route 3.312ns (88.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 6.897 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.593    -0.754    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y6          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDRE (Prop_fdre_C_Q)         0.433    -0.321 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           3.312     2.992    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[2]
    SLICE_X84Y81         SRL16E                                       r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.333     6.897    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y81         SRL16E                                       r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/CLK
                         clock pessimism              0.040     6.937    
                         clock uncertainty           -0.656     6.280    
    SLICE_X84Y81         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046     6.234    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10
  -------------------------------------------------------------------
                         required time                          6.234    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.379ns (10.112%)  route 3.369ns (89.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 6.900 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.590    -0.757    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X85Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y12         FDRE (Prop_fdre_C_Q)         0.379    -0.378 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           3.369     2.991    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[6]
    SLICE_X84Y85         SRL16E                                       r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.336     6.900    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y85         SRL16E                                       r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/CLK
                         clock pessimism              0.040     6.940    
                         clock uncertainty           -0.656     6.283    
    SLICE_X84Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     6.247    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.379ns (10.087%)  route 3.378ns (89.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 6.901 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.194     2.081    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.948    -3.867 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.428    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.347 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.592    -0.755    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y8          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.376 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           3.378     3.003    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[5]
    SLICE_X84Y86         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.337     6.901    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y86         SRL16E                                       r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10/CLK
                         clock pessimism              0.040     6.941    
                         clock uncertainty           -0.656     6.284    
    SLICE_X84Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025     6.259    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[69]_srl10
  -------------------------------------------------------------------
                         required time                          6.259    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.347ns (32.512%)  route 0.720ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.012ns
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.472    -1.190    adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y36         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.347    -0.843 r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           0.720    -0.123    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[6]
    SLICE_X80Y62         SRL16E                                       r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.447    -1.012    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y62         SRL16E                                       r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/CLK
                         clock pessimism             -0.040    -1.052    
                         clock uncertainty            0.656    -0.396    
    SLICE_X80Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.204    -0.192    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.347ns (32.045%)  route 0.736ns (67.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.474    -1.188    adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y39         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDRE (Prop_fdre_C_Q)         0.347    -0.841 r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           0.736    -0.105    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[4]
    SLICE_X80Y67         SRL16E                                       r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.441    -1.018    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X80Y67         SRL16E                                       r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/CLK
                         clock pessimism             -0.040    -1.058    
                         clock uncertainty            0.656    -0.402    
    SLICE_X80Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.218    -0.184    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.347ns (33.271%)  route 0.696ns (66.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -1.186ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.476    -1.186    adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X84Y49         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.347    -0.839 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           0.696    -0.143    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[2]
    SLICE_X74Y59         SRL16E                                       r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.441    -1.018    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X74Y59         SRL16E                                       r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10/CLK
                         clock pessimism             -0.040    -1.058    
                         clock uncertainty            0.656    -0.402    
    SLICE_X74Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.178    -0.224    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[66]_srl10
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.347ns (31.903%)  route 0.741ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.006ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.474    -1.188    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X84Y39         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDRE (Prop_fdre_C_Q)         0.347    -0.841 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           0.741    -0.101    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[1]
    SLICE_X84Y50         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.453    -1.006    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y50         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10/CLK
                         clock pessimism             -0.040    -1.046    
                         clock uncertainty            0.656    -0.390    
    SLICE_X84Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.205    -0.185    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[65]_srl10
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.304ns (28.378%)  route 0.767ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -1.189ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.473    -1.189    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X85Y37         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y37         FDRE (Prop_fdre_C_Q)         0.304    -0.885 r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           0.767    -0.118    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[0]
    SLICE_X84Y60         SRL16E                                       r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.450    -1.009    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y60         SRL16E                                       r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/CLK
                         clock pessimism             -0.040    -1.049    
                         clock uncertainty            0.656    -0.393    
    SLICE_X84Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.190    -0.203    adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.279ns (24.220%)  route 0.873ns (75.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.198ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.464    -1.198    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X85Y28         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.279    -0.919 r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           0.873    -0.046    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[4]
    SLICE_X84Y45         SRL16E                                       r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.597    -0.862    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y45         SRL16E                                       r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/CLK
                         clock pessimism             -0.040    -0.902    
                         clock uncertainty            0.656    -0.246    
    SLICE_X84Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.138    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.347ns (31.258%)  route 0.763ns (68.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.006ns
    Source Clock Delay      (SCD):    -1.189ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.473    -1.189    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X84Y38         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y38         FDRE (Prop_fdre_C_Q)         0.347    -0.842 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           0.763    -0.079    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[4]
    SLICE_X84Y50         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.453    -1.006    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y50         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10/CLK
                         clock pessimism             -0.040    -1.046    
                         clock uncertainty            0.656    -0.390    
    SLICE_X84Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.218    -0.172    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[68]_srl10
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.347ns (31.835%)  route 0.743ns (68.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.006ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.474    -1.188    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X84Y39         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDRE (Prop_fdre_C_Q)         0.347    -0.841 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           0.743    -0.098    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[0]
    SLICE_X84Y50         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.453    -1.006    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y50         SRL16E                                       r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10/CLK
                         clock pessimism             -0.040    -1.046    
                         clock uncertainty            0.656    -0.390    
    SLICE_X84Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.190    -0.200    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[64]_srl10
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.304ns (23.879%)  route 0.969ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.198ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.464    -1.198    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]_2
    SLICE_X85Y27         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y27         FDRE (Prop_fdre_C_Q)         0.304    -0.894 r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           0.969     0.075    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[3]
    SLICE_X84Y45         SRL16E                                       r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.597    -0.862    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X84Y45         SRL16E                                       r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10/CLK
                         clock pessimism             -0.040    -0.902    
                         clock uncertainty            0.656    -0.246    
    SLICE_X84Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.206    -0.040    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[67]_srl10
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_idelay_discr_clk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.304ns (27.502%)  route 0.801ns (72.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -1.186ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.656ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.455ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     0.847 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.127     1.974    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.083    -4.110 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.739    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.662 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=390, routed)         1.476    -1.186    adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]_0
    SLICE_X85Y45         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y45         FDRE (Prop_fdre_C_Q)         0.304    -0.882 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           0.801    -0.081    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/Q[6]
    SLICE_X74Y59         SRL16E                                       r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.065     1.952    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.932    -3.980 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.440    -2.540    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.459 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.441    -1.018    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/clk_out1
    SLICE_X74Y59         SRL16E                                       r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10/CLK
                         clock pessimism             -0.040    -1.058    
                         clock uncertainty            0.656    -0.402    
    SLICE_X74Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.204    -0.198    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISC_DEL_0/delay_n.dn/old_words_reg[70]_srl10
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  icm_clk
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 FPGA_SYNC_N
                            (input port clocked by icm_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_lclk_adcclk_wiz rise@8.333ns - icm_clk rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.889ns (43.207%)  route 1.169ns (56.793%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.590ns
  Clock Path Skew:        -1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 6.878 - 8.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icm_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.590     0.590    
    H2                                                0.000     0.590 f  FPGA_SYNC_N (IN)
                         net (fo=0)                   0.000     0.590    FPGA_SYNC_N
    H3                   IBUFDS (Prop_ibufds_IB_O)    0.889     1.479 r  IBUF_FPGA_SYNC/O
                         net (fo=1, routed)           1.169     2.648    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]_0[0]
    SLICE_X79Y117        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.333     8.333 r  
    J4                                                0.000     8.333 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.333    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847     9.180 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.004    10.184    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.068     4.116 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     5.487    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.564 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       1.314     6.878    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/clk
    SLICE_X79Y117        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/C
                         clock pessimism              0.000     6.878    
                         clock uncertainty           -0.411     6.467    
    SLICE_X79Y117        FDRE (Setup_fdre_C_D)       -0.076     6.391    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  3.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 FPGA_SYNC_P
                            (input port clocked by icm_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - icm_clk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.374ns (39.243%)  route 0.579ns (60.757%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            0.390ns
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icm_clk rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.390     0.390    
    H3                                                0.000     0.390 r  FPGA_SYNC_P (IN)
                         net (fo=0)                   0.000     0.390    FPGA_SYNC_P
    H3                   IBUFDS (Prop_ibufds_I_O)     0.374     0.764 r  IBUF_FPGA_SYNC/O
                         net (fo=1, routed)           0.579     1.343    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]_0[0]
    SLICE_X79Y117        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.480     0.885    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    -2.268 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.729    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=39098, routed)       0.858    -0.842    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/clk
    SLICE_X79Y117        FDRE                                         r  ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]/C
                         clock pessimism              0.000    -0.842    
                         clock uncertainty            0.411    -0.431    
    SLICE_X79Y117        FDRE (Hold_fdre_C_D)         0.045    -0.386    ICM_TIME_TRANSFER/SYNC_ICM_FPGA_SYNC_0/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.729    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out2_ddr3_idelay_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.360ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ddr3_idelay_clk_wiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ddr3_idelay_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.565ns  (logic 0.379ns (8.302%)  route 4.186ns (91.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X40Y197        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          4.186     4.565    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg_0
    SLICE_X29Y135        FDRE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)       -0.075    19.925    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 15.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.433ns (18.228%)  route 1.942ns (81.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 18.018 - 12.308 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.510     6.186    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X62Y197        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.433     6.619 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=47, routed)          1.942     8.561    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg_0
    SLICE_X52Y183        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.384    18.018    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X52Y183        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.423    18.441    
                         clock uncertainty           -0.068    18.373    
    SLICE_X52Y183        FDCE (Recov_fdce_C_CLR)     -0.331    18.042    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         18.042    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.725ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.308ns  (clk_pll_i rise@12.308ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.379ns (16.515%)  route 1.916ns (83.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 18.094 - 12.308 ) 
    Source Clock Delay      (SCD):    6.171ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.708     2.595    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.082     2.677 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.403     4.080    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.918     1.161 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.438     2.599    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.680 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.565     4.245    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.322 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.081     5.403    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     5.509 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.710     6.219    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     2.882 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.713     4.595    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.676 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.495     6.171    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X63Y178        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y178        FDPE (Prop_fdpe_C_Q)         0.379     6.550 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=41, routed)          1.916     8.466    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X74Y168        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.308    12.308 r  
    J4                                                0.000    12.308 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000    12.308    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.847    13.155 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           1.617    14.772    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.078    14.850 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.298    16.148    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.741    13.406 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.369    14.775    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    14.852 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.453    16.305    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    16.378 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.947    17.325    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    17.394 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.672    18.066    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.139    14.927 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.630    16.557    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.634 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        1.460    18.094    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X74Y168        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.423    18.517    
                         clock uncertainty           -0.068    18.449    
    SLICE_X74Y168        FDCE (Recov_fdce_C_CLR)     -0.258    18.191    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  9.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.490%)  route 0.988ns (87.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.628     2.401    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X63Y178        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y178        FDPE (Prop_fdpe_C_Q)         0.141     2.542 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=41, routed)          0.988     3.530    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X74Y168        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.937     3.093    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X74Y168        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.621     2.472    
    SLICE_X74Y168        FDCE (Remov_fdce_C_CLR)     -0.067     2.405    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.164ns (14.381%)  route 0.976ns (85.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.640     1.014    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.041 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.596    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.523 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.494     1.017    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.043 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.638     1.681    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.731 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.390     2.121    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     2.141 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.263     2.404    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.320     1.084 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.662     1.747    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.773 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.639     2.412    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X62Y197        FDPE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.164     2.576 f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=47, routed)          0.976     3.552    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg_0
    SLICE_X52Y183        FDCE                                         f  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFDGS_FPGACLK/O
                         net (fo=3, routed)           0.695     1.099    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.129 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.825     1.954    DDR3_IDELAY_CLK_WIZ_0/inst/clk_in1_ddr3_idelay_clk_wiz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.564 r  DDR3_IDELAY_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.539     1.102    DDR3_IDELAY_CLK_WIZ_0/inst/clk_out1_ddr3_idelay_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.131 r  DDR3_IDELAY_CLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.911     2.043    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.096 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.433     2.529    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     2.572 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.488     3.060    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.649     1.411 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.716     2.126    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.155 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5049, routed)        0.906     3.062    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X52Y183        FDCE                                         r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.621     2.441    
    SLICE_X52Y183        FDCE (Remov_fdce_C_CLR)     -0.092     2.349    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.186ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.814ns  (logic 0.379ns (13.467%)  route 2.435ns (86.533%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X40Y197        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=76, routed)          2.435     2.814    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_mc_ctl_full_r_reg
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y3     PHY_CONTROL                  0.000     5.000    DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.186    





