---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '11111110110111101111111111100111']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
144:0	0	0	0	0	0	0	0
176:0	0	0	0	0	0	0	8
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:23	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:24	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:25	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:23	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:24	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:25	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:26	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:27	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:28	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:29	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:30	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:23	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:24	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:25	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:26	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:27	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:28	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:29	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:30	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:31	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:32	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:33	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:34	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:35	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:23	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:24	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:25	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:26	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:27	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:28	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:29	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:30	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:31	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:32	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:33	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:34	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:35	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	LDUR	R10, [R4, #5]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
	Entry 2:	ADD	R6, R1, R2
	Entry 3:	ADDI	R7, R2, #8
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	20	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	20	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:1	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:2	
Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:3	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
	Entry 1:	ADD	R3, R1, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:4	
Pre-Issue Buffer:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R1, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	0	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:5	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
	Entry 1:	AND	R3, R1, R2
Post_ALU Queue:
	Entry 0:	ADD	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:6	
Pre-Issue Buffer:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	AND	R3, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:7	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
	Entry 1:	ADDI	R4, R2, #4
Post_ALU Queue:
	Entry 0:	AND	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 0
	Entry 0:[0, 0, 0, 0, 0]
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:8	
Pre-Issue Buffer:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ORR	R3, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	0	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:9	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
	Entry 1:	ADD	R1, R1, R2
Post_ALU Queue:
	Entry 0:	ADDI	R4, R2, #4
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	0	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:10	
Pre-Issue Buffer:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	LSL	R2, R4, #1
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	0	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:11	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	STUR	R2, [R4, #1]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R1, R1, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	4	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[0, 0, 0, 0, 0]
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:12	
Pre-Issue Buffer:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	ADD	R6, R1, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R4, R0, #200
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	4	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:

---------------------
cycle:13	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R2, [R4, #1]
	Entry 1:	LDUR	R5, [R4, #1]
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 1
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[0, 0, 0, 0, 0]
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:14	
Pre-Issue Buffer:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	STUR	R6, [R4, #5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R6, R1, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	0	0	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 0
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:15	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	STUR	R6, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R5, [R4, #1]
registers:
r00:	0	12	8	4	200	0	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[0, 0, 0, 0, 0]
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	0	0	0
---------------------
cycle:16	
Pre-Issue Buffer:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADDI	R7, R2, #8
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	0
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:17	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
	Entry 1:	ADD	R9, R6, R2
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 0
	Entry 0:[1, 0, 3, '10010001000000000001000001000001', '10001011000000100000000000100011']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:18	
Pre-Issue Buffer:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
	Entry 1:	
Post_ALU Queue:
	Entry 0:	SUB	R8, R4, R2
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	0	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:19	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	ADD	R9, R6, R2
Pre_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	0	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 0
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:20	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	LDUR	R10, [R4, #5]
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	0	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:21	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	20	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
---------------------
cycle:22	
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
registers:
r00:	0	12	8	4	200	8	20	16
r08: 	192	28	20	0	0	0	0	0
r16: 	0	0	0	0	0	0	0	0
r24: 	0	0	0	0	0	0	0	0
Cache
Set 0: LRU = 1
	Entry 0:[1, 0, 5, '11111000010000000101000010001010', '11111110110111101111111111100111']
	Entry 1:[1, 0, 4, '10010001000000110010000000000100', '11111000000000000001000010000010']
Set 1: LRU = 1
	Entry 0:[1, 0, 3, '11001011000000100000000000100011', '10001010000000100000000000100011']
	Entry 1:[1, 0, 4, '11111000010000000001000010000101', '10001011000000100000000000100110']
Set 2: LRU = 0
	Entry 0:[1, 0, 3, '10101010000000100000000000100011', '10010001000000000001000001000100']
	Entry 1:[1, 0, 4, '10010001000000000010000001000111', '11111000000000000101000010000110']
Set 3: LRU = 1
	Entry 0:[1, 0, 3, '11010011011000000000010010000010', '10001011000000100000000000100001']
	Entry 1:[1, 0, 4, '11001011000000100000000010001000', '10001011000000100000000011001001']
data:
168:0	0	0	0	0	0	0	0
200:0	8	0	0	0	20	0	0
