==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:12:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:171:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:255:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:257:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:12:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:47:29: error: use of undeclared identifier 'weight_ctrls_in'
    sc_fifo_in<sc_uint<16>> weight_ctrls_in;
                            ^
../src/./hwcore/cnn/top_cnn.h:47:44: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> weight_ctrls_in;
                                           ^
../src/./hwcore/cnn/top_cnn.h:48:29: error: use of undeclared identifier 'weight_ctrls_replay'
    sc_fifo_in<sc_uint<16>> weight_ctrls_replay;
                            ^
../src/./hwcore/cnn/top_cnn.h:48:48: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> weight_ctrls_replay;
                                               ^
../src/./hwcore/cnn/top_cnn.h:50:29: error: use of undeclared identifier 'ctrl_row_size_pkg'
    sc_fifo_in<sc_uint<16>> ctrl_row_size_pkg;
                            ^
../src/./hwcore/cnn/top_cnn.h:50:46: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> ctrl_row_size_pkg;
                                             ^
../src/./hwcore/cnn/top_cnn.h:51:29: error: use of undeclared identifier 'ctrl_window_size'
    sc_fifo_in<sc_uint<16>> ctrl_window_size;
                            ^
../src/./hwcore/cnn/top_cnn.h:51:45: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> ctrl_window_size;
                                            ^
../src/./hwcore/cnn/top_cnn.h:52:29: error: use of undeclared identifier 'ctrl_depth'
    sc_fifo_in<sc_uint<16>> ctrl_depth;
                            ^
../src/./hwcore/cnn/top_cnn.h:52:39: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> ctrl_depth;
                                      ^
../src/./hwcore/cnn/top_cnn.h:53:29: error: use of undeclared identifier 'ctrl_stride'
    sc_fifo_in<sc_uint<16>> ctrl_stride;
                            ^
../src/./hwcore/cnn/top_cnn.h:53:40: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> ctrl_stride;
                                       ^
../src/./hwcore/cnn/top_cnn.h:54:29: error: use of undeclared identifier 'ctrl_replay'
    sc_fifo_in<sc_uint<16>> ctrl_replay;
                            ^
../src/./hwcore/cnn/top_cnn.h:54:40: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> ctrl_replay;
                                       ^
../src/./hwcore/cnn/top_cnn.h:56:28: error: use of undeclared identifier 'ctrl_channel'
    sc_fifo_in<sc_uint<1>> ctrl_channel;
                           ^
../src/./hwcore/cnn/top_cnn.h:56:40: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<1>> ctrl_channel;
                                       ^
../src/./hwcore/cnn/top_cnn.h:57:29: error: use of undeclared identifier 'ctrl_row_N'
    sc_fifo_in<sc_uint<16>> ctrl_row_N;
                            ^
../src/./hwcore/cnn/top_cnn.h:57:39: error: type name requires a specifier or qualifier
    sc_fifo_in<sc_uint<16>> ctrl_row_N;
                                      ^
../src/./hwcore/cnn/top_cnn.h:76:52: error: expected expression
    hwcore::hf::sc_static_list<sc_fifo<sc_uint<16>>, PE_N> wb_ctrls_split_2_buf;
                                                   ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:171:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:255:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:257:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:35:3: error: use of undeclared identifier 'set_stack_size'
  set_stack_size(10 * 1024 * 1024);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:47:5: error: use of undeclared identifier 'assert'
    assert(!"streampipe error");
    ^
../src/./hwcore/pipes/streampipe.h:48:29: error: use of undeclared identifier 'nullptr'
    Wanted *ptr = (Wanted *)nullptr;
                            ^
../src/./hwcore/pipes/streampipe.h:67:22: error: expected a qualified name after 'typename'
    typedef typename decltype(module_t::din)::data_type din_t;
                     ^
../src/./hwcore/pipes/streampipe.h:67:41: error: C++ requires a type specifier for all declarations
    typedef typename decltype(module_t::din)::data_type din_t;
                              ~~~~~~~~  ^
../src/./hwcore/pipes/streampipe.h:67:45: error: expected ';' at end of declaration list
    typedef typename decltype(module_t::din)::data_type din_t;
                                            ^
                                            ;
../src/./hwcore/pipes/streampipe.h:68:22: error: expected a qualified name after 'typename'
    typedef typename decltype(module_t::dout)::data_type dout_t;
                     ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:171:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:255:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:257:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:35:3: error: use of undeclared identifier 'set_stack_size'
  set_stack_size(10 * 1024 * 1024);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:30:26: error: use of undeclared identifier 'nullptr'
 Wanted *ptr = (Wanted *)nullptr;
                         ^
../src/./hwcore/pipes/streampipe.h:39:19: error: expected a qualified name after 'typename'
 typedef typename decltype(module_t::din) din_itf_t;
                  ^
../src/./hwcore/pipes/streampipe.h:39:38: error: C++ requires a type specifier for all declarations
 typedef typename decltype(module_t::din) din_itf_t;
                           ~~~~~~~~  ^
../src/./hwcore/pipes/streampipe.h:39:42: error: expected ';' at end of declaration list
 typedef typename decltype(module_t::din) din_itf_t;
                                         ^
                                         ;
../src/./hwcore/pipes/streampipe.h:40:19: error: use of undeclared identifier 'din_itf_t'
 typedef typename din_itf_t::data_type din_t;
                  ^
../src/./hwcore/pipes/streampipe.h:40:30: error: expected a qualified name after 'typename'
 typedef typename din_itf_t::data_type din_t;
                             ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:255:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:257:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:39:3: error: use of undeclared identifier 'set_stack_size'
  set_stack_size(10 * 1024 * 1024);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:30:26: error: use of undeclared identifier 'nullptr'
 Wanted *ptr = (Wanted *)nullptr;
                         ^
../src/./hwcore/pipes/streampipe.h:47:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:48:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
../src/./hwcore/pipes/streampipe.h:87:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:88:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:255:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:257:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:47:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:48:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
../src/./hwcore/pipes/streampipe.h:87:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:88:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:165:21: error: type '_sc_stream_buffer_not_stream_while_write<128, 576>::ctrls' cannot be used prior to '::' because it has no members
   if (ctrls_tmp == ctrls::newset)
                    ^
../src/./hwcore/pipes/streambuffer.h:144:247: note: in instantiation of member function '_sc_stream_buffer_not_stream_while_write<128, 576>::thread_sc_stream_buffer_not_stream_while_write' requested here
  { ::sc_core::sc_cthread_process* thread_sc_stream_buffer_not_stream_while_write_handle = simcontext()->register_cthread_process("thread_sc_stream_buffer_not_stream_while_write", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_sc_stream_buffer_not_stream_while_write), this ); sensitive.operator() ( thread_sc_stream_buffer_not_stream_while_write_handle, clk.pos() ); };
                                                                                                                                                                                                                                                      ^
../src/./hwcore/hf/helperlib.h:160:62: note: in instantiation of member function '_sc_stream_buffer_not_stream_while_write<128, 576>::_sc_stream_buffer_not_stream_while_write' requested here
 inline explicit sc_static_list(const char *name = "list") : elem(name), next(name) {}
                                                             ^
../src/./hwcore/cnn/top_cnn.h:134:8: note: in instantiation of member function 'hwcore::hf::sc_static_list<_sc_stream_buffer_not_stream_while_write<128, 576>, 2, 0>::sc_static_list' requested here
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
       ^
../src/./hwcore/cnn/cnn.h:115:74: note: in instantiation of member function '_top_cnn<32, 32, 2, 2, 2, 4>::_top_cnn' requested here
       ctrl_replay_fifo(16), ctrl_channel_fifo(16), ctrl_row_N_fifo(16), top_cnn("top_cnn") {
                                                                         ^
20 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:47:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:48:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
../src/./hwcore/pipes/streampipe.h:87:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:88:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:141:21: error: type '_sc_stream_buffer_not_stream_while_write<128, 576>::ctrls' cannot be used prior to '::' because it has no members
   if (ctrls_tmp == ctrls::newset) {
                    ^
../src/./hwcore/pipes/streambuffer.h:125:247: note: in instantiation of member function '_sc_stream_buffer_not_stream_while_write<128, 576>::thread_sc_stream_buffer_not_stream_while_write' requested here
  { ::sc_core::sc_cthread_process* thread_sc_stream_buffer_not_stream_while_write_handle = simcontext()->register_cthread_process("thread_sc_stream_buffer_not_stream_while_write", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_sc_stream_buffer_not_stream_while_write), this ); sensitive.operator() ( thread_sc_stream_buffer_not_stream_while_write_handle, clk.pos() ); };
                                                                                                                                                                                                                                                      ^
../src/./hwcore/hf/helperlib.h:160:62: note: in instantiation of member function '_sc_stream_buffer_not_stream_while_write<128, 576>::_sc_stream_buffer_not_stream_while_write' requested here
 inline explicit sc_static_list(const char *name = "list") : elem(name), next(name) {}
                                                             ^
../src/./hwcore/cnn/top_cnn.h:134:8: note: in instantiation of member function 'hwcore::hf::sc_static_list<_sc_stream_buffer_not_stream_while_write<128, 576>, 2, 0>::sc_static_list' requested here
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
       ^
../src/./hwcore/cnn/cnn.h:115:74: note: in instantiation of member function '_top_cnn<32, 32, 2, 2, 2, 4>::_top_cnn' requested here
       ctrl_replay_fifo(16), ctrl_channel_fifo(16), ctrl_row_N_fifo(16), top_cnn("top_cnn") {
                                                                         ^
20 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:47:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:48:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
../src/./hwcore/pipes/streampipe.h:87:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:88:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
20 warnings and 17 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
In file included from ../src/./hwcore/pipes/data_types.h:10:
../src/./hwcore/hf/helperlib.h:105:1: error: expected unqualified-id
switch
^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:88:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:89:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
20 warnings and 16 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:88:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:89:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
20 warnings and 15 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:88:54: error: you need to include <typeinfo> before using the 'typeid' operator
     : mModule((std::string("module_") + std::string(typeid(module_t).name()) + std::string("_") +
                                                     ^
../src/./hwcore/pipes/streampipe.h:89:22: error: no member named 'to_string' in namespace 'std'
                std::to_string(name_gen))
                ~~~~~^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
20 warnings and 15 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:77: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
20 warnings and 13 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:43:7: error: ISO C++ forbids forward references to 'enum' types
 enum units : int { realign = 0, clb, reverse, rds };
      ^
../src/./hwcore/cnn/data_buffer.h:43:19: error: expected '(' for function-style cast or type construction
 enum units : int { realign = 0, clb, reverse, rds };
              ~~~ ^
../src/./hwcore/cnn/data_buffer.h:43:2: error: field has incomplete type 'enum units'
 enum units : int { realign = 0, clb, reverse, rds };
 ^
../src/./hwcore/cnn/data_buffer.h:43:7: note: forward declaration of 'units'
 enum units : int { realign = 0, clb, reverse, rds };
      ^
../src/./hwcore/cnn/data_buffer.h:45:77: error: expected a class or namespace
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                            ^
../src/./hwcore/cnn/data_buffer.h:45:92: error: type name requires a specifier or qualifier
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units::realign>,
                                                                                           ^
../src/./hwcore/cnn/data_buffer.h:46:98: error: expected member name or ';' after declaration specifiers
                    hwcore::pipes::sc_stream_circularlinebuffer<W, N_rows, RAM_SIZE, WINDOW_SIZE>, INT<1>,
                                                                                                 ^
../src/./hwcore/cnn/data_buffer.h:51:2: error: unknown type name 'pipe_t'
 pipe_t stream_pipe;
 ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:45:82: error: type '_data_buffer_2D<32, 6, 1000, 1000, 3>::units' cannot be used prior to '::' because it has no members
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<(int)units::realign>,
                                                                                 ^
generic/scmodule.cpp:4:31: note: in instantiation of template class '_data_buffer_2D<32, 6, 1000, 1000, 3>' requested here
class generic_module : public _data_buffer_2D<32,6,1000,1000,3>
                              ^
20 warnings and 13 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:15: error: no type named 'data_buffer_2D' in namespace 'hwcore::cnn'
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:83:29: error: expected member name or ';' after declaration specifiers
 hwcore::cnn::data_buffer_2D<1 * data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
20 warnings and 12 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
In file included from ../src/./hwcore/cnn/pe.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:8:
../src/./hwcore/cnn/pe.h:313:13: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using PE = ::_PE<W,P,N>;
            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
In file included from ../src/./hwcore/cnn/weight_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:9:
../src/./hwcore/cnn/weight_buffer.h:222:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer = ::_weight_buffer<W,out_N,fifo_depth>;
                      ^
../src/./hwcore/cnn/weight_buffer.h:224:24: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using weight_buffer2 = ::_weight_buffer2<W,out_N,fifo_depth>;
                       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:71:28: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_last_fix = _sc_stream_last_fix<W>;
                           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:14:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_1<Win,Wout>, ::_sc_stream_resize_up_inst_1<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:16:
../src/./hwcore/pipes/streamresize.h:175:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
        using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down_inst_2<Win,Wout>, ::_sc_stream_resize_up_inst_2<Win,Wout> >::type;
                                 ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:18:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_1<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_1<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:20:
../src/./hwcore/pipes/streamsplit.h:151:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitterinst_2<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:154:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_cloneinst_2<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:7:
In file included from ../src/./hwcore/cnn/cnn.h:9:
../src/./hwcore/cnn/top_cnn.h:83:2: error: unknown type name '_data_buffer_TWO_D'
 _data_buffer_TWO_D<data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ^
../src/./hwcore/cnn/top_cnn.h:83:20: error: expected member name or ';' after declaration specifiers
 _data_buffer_TWO_D<data_flow_width, 12, 1024, 1024, 1> db_u3_1;
 ~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/top_cnn.h:134:58: error: member initializer 'db_u3_1' does not name a non-static data member or base class
       wb_weight_buf_u2("wb_weight_buf_u2"), wb_2_pe(1), db_u3_1("db_u3_1"), db_u3_2_splitter(1), db_u3_stream_split("db_u3_stream_split"),
                                                         ^~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/top_cnn.h:164:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
  ^
../src/./hwcore/cnn/top_cnn.h:164:25: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.reset(reset); db_u3_1.clk(clk);
                        ^
../src/./hwcore/cnn/top_cnn.h:165:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.din(u1_2_u3);
  ^
../src/./hwcore/cnn/top_cnn.h:167:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_depth(ctrl_depth);
  ^
../src/./hwcore/cnn/top_cnn.h:168:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_replay(ctrl_replay);
  ^
../src/./hwcore/cnn/top_cnn.h:169:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ^
../src/./hwcore/cnn/top_cnn.h:170:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_stride(ctrl_stride);
  ^
../src/./hwcore/cnn/top_cnn.h:171:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.ctrl_window_size(ctrl_window_size);
  ^
../src/./hwcore/cnn/top_cnn.h:172:3: error: use of undeclared identifier 'db_u3_1'
  db_u3_1.dout(db_u3_2_splitter);
  ^
20 warnings and 12 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:9:
In file included from ../src/./hwcore/cnn/top_cnn.h:11:
../src/./hwcore/pipes/streamlastfix.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
6 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:9:
../src/./hwcore/pipes/streammerge.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:10:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:11:
../src/./hwcore/pipes/streamresize.h:171:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:12:
../src/./hwcore/pipes/streamsplit.h:144:31: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                              ^
../src/./hwcore/pipes/streamsplit.h:147:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:13:
../src/./hwcore/pipes/streamrouter.h:85:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:8:
In file included from ../src/./hwcore/pipes/pipes.h:14:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:9:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/cnn.h:7:
../src/./hwcore/cnn/data_buffer.h:132:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:135:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:1:
In file included from /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/systemc.h:1:
In file included from /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_systemc.h:50:
In file included from /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:62:
In file included from /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int.h:55:
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<1536, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:657:20: note: in instantiation of template class 'ap_int_base<1536, false>' requested here
    struct sc_bv : ap_int_base<_SC_W,false> {
                   ^
../src/./hwcore/pipes/data_types.h:116:11: note: in instantiation of template class '_ap_sc_::sc_dt::sc_bv<1536>' requested here
 sc_bv<W> data;
          ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:214:20: note: in instantiation of template class 'hwcore::pipes::SC_DATA_STREAM_t<1536, 8>' requested here
        volatile T Val;
                   ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:270:12: note: in instantiation of template class '_ap_sc_::sc_core::sc_fifo_in_if<hwcore::pipes::SC_DATA_STREAM_t<1536, 8> >' requested here
        IF m_if;
           ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:477:31: note: in instantiation of template class '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_in_if<hwcore::pipes::SC_DATA_STREAM_t<1536, 8> > >' requested here
    class sc_fifo_in : public sc_port_b<sc_fifo_in_if<T> > {
                              ^
../src/./hwcore/pipes/streamresizedown.h:24:19: note: (skipping 3 contexts in backtrace; use -ftemplate-backtrace-limit=0 to see all)
 sc_fifo_in<in_T> din;
                  ^
../src/./hwcore/pipes/streampipe.h:38:37: note: in instantiation of template class 'streampipe<_sc_stream_reverse<128, 12>, INT<1>, INT<2>, _sc_stream_resize_down_skipper<128, 12, 1>, INT<1>, INT<3> >' requested here
 enum { ID = IDENT::value, IDnext = next_T::ID };
                                    ^
../src/./hwcore/pipes/streampipe.h:38:37: note: in instantiation of template class 'streampipe<_sc_stream_circularlinebuffer<128, 12, 1024, 1024>, INT<1>, INT<1>, _sc_stream_reverse<128, 12>, INT<1>, INT<2>, _sc_stream_resize_down_skipper<128, 12, 1>, INT<1>, INT<3> >' requested here
 enum { ID = IDENT::value, IDnext = next_T::ID };
                                    ^
../src/./hwcore/cnn/data_buffer.h:54:9: note: in instantiation of template class 'streampipe<_sc_stream_realign_v2<128, 128, 32>, INT<1>, INT<0>, _sc_stream_circularlinebuffer<128, 12, 1024, 1024>, INT<1>, INT<1>, _sc_stream_reverse<128, 12>, INT<1>, INT<2>, _sc_stream_resize_down_skipper<128, 12, 1>, INT<1>, INT<3> >' requested here
 pipe_t stream_pipe;
        ^
../src/./hwcore/cnn/top_cnn.h:83:57: note: in instantiation of template class '_data_buffer_TWO_D<128, 12, 1024, 1024, 1>' requested here
 _data_buffer_TWO_D<data_flow_width, 12, 1024, 1024, 1> db_u3_1;
                                                        ^
../src/./hwcore/cnn/cnn.h:110:59: note: in instantiation of template class '_top_cnn<32, 32, 2, 2, 2, 4>' requested here
 hwcore::cnn::top_cnn<32, 32, (64 / 32), (64 / 32), 2, 4> top_cnn;
                                                          ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/cnn.h:133:230: error: cannot initialize a parameter of type '_ap_sc_::sc_core::sc_module *' with an rvalue of type 'cnn *'
  { ::sc_core::sc_cthread_process* thread_cnn_stream_source_handle = simcontext()->register_cthread_process("thread_cnn_stream_source", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_cnn_stream_source), this ); sensitive.operator() ( thread_cnn_stream_source_handle, clk.pos() ); };
                                                                                                                                                                                                                                     ^~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:543:64: note: passing argument to parameter here
                                                    sc_module* );
                                                               ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/cnn.h:135:224: error: cannot initialize a parameter of type '_ap_sc_::sc_core::sc_module *' with an rvalue of type 'cnn *'
  { ::sc_core::sc_cthread_process* thread_cnn_stream_sink_handle = simcontext()->register_cthread_process("thread_cnn_stream_sink", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_cnn_stream_sink), this ); sensitive.operator() ( thread_cnn_stream_sink_handle, clk.pos() ); };
                                                                                                                                                                                                                               ^~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:543:64: note: passing argument to parameter here
                                                    sc_module* );
                                                               ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/cnn.h:137:203: error: cannot initialize a parameter of type '_ap_sc_::sc_core::sc_module *' with an rvalue of type 'cnn *'
  { ::sc_core::sc_cthread_process* thread_cnn_ctrl_handle = simcontext()->register_cthread_process("thread_cnn_ctrl", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_cnn_ctrl), this ); sensitive.operator() ( thread_cnn_ctrl_handle, clk.pos() ); };
                                                                                                                                                                                                          ^~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:543:64: note: passing argument to parameter here
                                                    sc_module* );
                                                               ^
20 warnings and 4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streamcircularlinebuffer.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:47:36: error: no template named 'sc_stream_realign' in namespace 'hwcore::pipes'; did you mean 'sc_stream_reverse'?
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units_list::realign>,
                    ~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~
                                   sc_stream_reverse
../src/./hwcore/pipes/streamreverse.h:49:25: note: 'sc_stream_reverse' declared here
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                        ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:47:36: error: too many template arguments for template 'sc_stream_reverse'
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units_list::realign>,
                                   ^                       ~~~
../src/./hwcore/pipes/streamreverse.h:49:25: note: template is declared here
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
~~~~~~~~~~~~~~~~~~~~~~~ ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:47:71: error: expected member name or ';' after declaration specifiers
 typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units_list::realign>,
 ~~~~~~~                                                              ^
../src/./hwcore/cnn/data_buffer.h:54:2: error: unknown type name 'pipe_t'
 pipe_t stream_pipe;
 ^
../src/./hwcore/cnn/data_buffer.h:61:15: error: expected unqualified-id
  stream_pipe.template getByID<units_list::realign>().ctrl(ctrl_image_size);
              ^
../src/./hwcore/cnn/data_buffer.h:63:15: error: expected unqualified-id
  stream_pipe.template getByID<units_list::clb>().ctrl_row_size_pkg(ctrl_row_size_pkg);
              ^
../src/./hwcore/cnn/data_buffer.h:64:15: error: expected unqualified-id
  stream_pipe.template getByID<units_list::clb>().ctrl_window_size(ctrl_window_size);
              ^
../src/./hwcore/cnn/data_buffer.h:65:15: error: expected unqualified-id
  stream_pipe.template getByID<units_list::clb>().ctrl_depth(ctrl_depth);
              ^
../src/./hwcore/cnn/data_buffer.h:66:15: error: expected unqualified-id
  stream_pipe.template getByID<units_list::clb>().ctrl_stride(ctrl_stride);
              ^
../src/./hwcore/cnn/data_buffer.h:67:15: error: expected unqualified-id
  stream_pipe.template getByID<units_list::clb>().ctrl_replay(ctrl_replay);
              ^
../src/./hwcore/cnn/data_buffer.h:98:17: error: no type named 'sc_stream_buffer' in namespace 'hwcore::pipes'
 hwcore::pipes::sc_stream_buffer<W, true> data_buf;
 ~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/data_buffer.h:98:33: error: expected member name or ';' after declaration specifiers
 hwcore::pipes::sc_stream_buffer<W, true> data_buf;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/data_buffer.h:109:122: error: member initializer 'data_buf' does not name a non-static data member or base class
 typedef _data_buffer_fc_only SC_CURRENT_USER_MODULE; inline explicit _data_buffer_fc_only( ::sc_core::sc_module_name) : data_buf("data_buf") {
                                                                                                                         ^~~~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/data_buffer.h:110:3: error: use of undeclared identifier 'data_buf'
  data_buf.reset(reset); data_buf.clk(clk);
  ^
../src/./hwcore/cnn/data_buffer.h:110:26: error: use of undeclared identifier 'data_buf'
  data_buf.reset(reset); data_buf.clk(clk);
                         ^
../src/./hwcore/cnn/data_buffer.h:112:3: error: use of undeclared identifier 'data_buf'
  data_buf.din(din);
  ^
../src/./hwcore/cnn/data_buffer.h:113:3: error: use of undeclared identifier 'data_buf'
  data_buf.dout(dout);
  ^
../src/./hwcore/cnn/data_buffer.h:114:3: error: use of undeclared identifier 'data_buf'
  data_buf.ctrls_in(ctrls_in);
  ^
../src/./hwcore/cnn/data_buffer.h:132:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:135:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
12 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streamcircularlinebuffer.h:8:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:99:17: error: no type named 'sc_stream_buffer' in namespace 'hwcore::pipes'
 hwcore::pipes::sc_stream_buffer<W, true> data_buf;
 ~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/data_buffer.h:99:33: error: expected member name or ';' after declaration specifiers
 hwcore::pipes::sc_stream_buffer<W, true> data_buf;
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^
../src/./hwcore/cnn/data_buffer.h:110:122: error: member initializer 'data_buf' does not name a non-static data member or base class
 typedef _data_buffer_fc_only SC_CURRENT_USER_MODULE; inline explicit _data_buffer_fc_only( ::sc_core::sc_module_name) : data_buf("data_buf") {
                                                                                                                         ^~~~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/data_buffer.h:111:3: error: use of undeclared identifier 'data_buf'
  data_buf.reset(reset); data_buf.clk(clk);
  ^
../src/./hwcore/cnn/data_buffer.h:111:26: error: use of undeclared identifier 'data_buf'
  data_buf.reset(reset); data_buf.clk(clk);
                         ^
../src/./hwcore/cnn/data_buffer.h:113:3: error: use of undeclared identifier 'data_buf'
  data_buf.din(din);
  ^
../src/./hwcore/cnn/data_buffer.h:114:3: error: use of undeclared identifier 'data_buf'
  data_buf.dout(dout);
  ^
../src/./hwcore/cnn/data_buffer.h:115:3: error: use of undeclared identifier 'data_buf'
  data_buf.ctrls_in(ctrls_in);
  ^
../src/./hwcore/cnn/data_buffer.h:133:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:136:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
13 warnings and 8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:2:
../src/./hwcore/cnn/data_buffer.h:134:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:137:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
15 warnings generated.
ERROR: [HLS 200-70] In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:7:
../src/./hwcore/hf/helperlib.h:302:32: error: unknown type name 'sc_fixed'
template <int W, int p> inline sc_fixed<W, p> bv2fixed(const sc_bv<W> &bitvec) {
                               ^
../src/./hwcore/hf/helperlib.h:302:40: error: expected unqualified-id
template <int W, int p> inline sc_fixed<W, p> bv2fixed(const sc_bv<W> &bitvec) {
                                       ^
In file included from generic/scmodule.cpp:2:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
                template<int pW,int pkeepW=8>
                                    ^      ~
../src/./hwcore/pipes/data_types.h:313:28: error: unknown type name 'sc_fixed'
                inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
                                         ^
../src/./hwcore/pipes/data_types.h:313:36: error: expected ')'
                inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
                                                 ^
../src/./hwcore/pipes/data_types.h:313:27: note: to match this '('
                inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
                                        ^
../src/./hwcore/pipes/data_types.h:324:10: error: unknown type name 'sc_fixed'
                inline sc_fixed<W,data_P> getDataFixed()
                       ^
../src/./hwcore/pipes/data_types.h:324:18: error: expected member name or ';' after declaration specifiers
                inline sc_fixed<W,data_P> getDataFixed()
                ~~~~~~~~~~~~~~~^
../src/./hwcore/pipes/data_types.h:319:5: error: use of undeclared identifier 'out'
                                out[i] = hwcore::hf::bv2fixed<data_W,data_P>(tmp);
                                ^
../src/./hwcore/pipes/data_types.h:319:26: error: no member named 'bv2fixed' in namespace 'hwcore::hf'
                                out[i] = hwcore::hf::bv2fixed<data_W,data_P>(tmp);
                                         ~~~~~~~~~~~~^
../src/./hwcore/pipes/data_types.h:380:1: error: type 'SC_DATA_STREAM_t<8>' is not a direct or virtual base of 'hwcore::pipes::SC_DATA_STREAM_8'
SC_DECL_INTERFACE_STD__(8);
^~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:51:5: note: expanded from macro 'SC_DECL_INTERFACE'
                        :SC_DATA_STREAM_t<W>()                                                          \
                         ^~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'data'
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:58:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        data = ref.data;                                                                \
                        ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'tlast'
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:59:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tlast = ref.tlast;                                                              \
                        ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'tkeep'
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:60:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tkeep = ref.tkeep;                                                              \
                        ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'data'
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:65:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        data = ref.data;\
                        ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'tlast'
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:66:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tlast = ref.tlast;\
                        ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'tkeep'
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:67:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tkeep = ref.tkeep;\
                        ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'data'; did you mean 'data_'?
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:72:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        data = data_;\
                        ^
../src/./hwcore/pipes/data_types.h:380:1: note: 'data_' declared here
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:70:24: note: expanded from macro 'SC_DECL_INTERFACE'
                inline name(sc_bv<W> data_, sc_uint<1> tlast_ = 0, sc_uint<W/8> tkeep_ = 0)\
                                     ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'tlast'; did you mean 'tlast_'?
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:73:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tlast = tlast_;\
                        ^
../src/./hwcore/pipes/data_types.h:380:1: note: 'tlast_' declared here
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:70:42: note: expanded from macro 'SC_DECL_INTERFACE'
                inline name(sc_bv<W> data_, sc_uint<1> tlast_ = 0, sc_uint<W/8> tkeep_ = 0)\
                                                       ^
../src/./hwcore/pipes/data_types.h:380:1: error: use of undeclared identifier 'tkeep'; did you mean 'tkeep_'?
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:74:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tkeep = tkeep_;\
                        ^
../src/./hwcore/pipes/data_types.h:380:1: note: 'tkeep_' declared here
SC_DECL_INTERFACE_STD__(8);
^
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:70:67: note: expanded from macro 'SC_DECL_INTERFACE'
                inline name(sc_bv<W> data_, sc_uint<1> tlast_ = 0, sc_uint<W/8> tkeep_ = 0)\
                                                                                ^
../src/./hwcore/pipes/data_types.h:381:1: error: type 'SC_DATA_STREAM_t<16>' is not a direct or virtual base of 'hwcore::pipes::SC_DATA_STREAM_16'
SC_DECL_INTERFACE_STD__(16);
^~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/data_types.h:38:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
../src/./hwcore/pipes/data_types.h:51:5: note: expanded from macro 'SC_DECL_INTERFACE'
                        :SC_DATA_STREAM_t<W>()                                                          \
                         ^~~~~~~~~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
1 warning and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:134:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:137:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
15 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc
SystemC design file: /home/jonathan/git/CNNAccel/src/IP/generic/defualt/.autopilot/db/scmodule.scpp.0.cpp
Analyzing scmodule.scpp.0.cpp...
Analyze module (_sc_stream_buffer) ... 
Analyze module (_sc_stream_buffer_not_stream_while_write) ... 
Analyze module (_sc_stream_circularlinebuffer) ... 
Analyze module (_sc_stream_realign) ... 
Analyze module (_sc_stream_realign_v2) ... 
Analyze module (_sc_stream_resize_down_skipper) ... 
Analyze module (_sc_stream_reverse) ... 
Analyze module (_data_buffer_TWO_D) ... 
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Warning: Cannot find reset signal in module _data_buffer_TWO_D.
Analyze module (_data_buffer_fc_only) ... 
Analyze module (data_buffer_test) ... 
Error: Cannot find Constructor of module: data_buffer_test
	class data_buffer_test : public _data_buffer_fc_only<32> {}; in ../src/./hwcore/cnn/data_buffer.h:129
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:132:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:135:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
15 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc
SystemC design file: /home/jonathan/git/CNNAccel/src/IP/generic/defualt/.autopilot/db/scmodule.scpp.0.cpp
Analyzing scmodule.scpp.0.cpp...
Analyze module (_sc_stream_buffer) ... 
Analyze module (_sc_stream_buffer_not_stream_while_write) ... 
Analyze module (_sc_stream_circularlinebuffer) ... 
Analyze module (_sc_stream_realign) ... 
Analyze module (_sc_stream_realign_v2) ... 
Analyze module (_sc_stream_resize_down_skipper) ... 
Analyze module (_sc_stream_reverse) ... 
Analyze module (_data_buffer_TWO_D) ... 
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Warning: Cannot find reset signal in module _data_buffer_TWO_D.
Analyze module (_data_buffer_fc_only) ... 
Analyze module (generic_module) ... 
Error: Cannot find Constructor of module: generic_module
	class generic_module : public _data_buffer_TWO_D<32,6,1000,1000,3>
{
#pragma empty_line
}; in generic/scmodule.cpp:5
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:132:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:135:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:98:3: error: no matching function for call to object of type 'sc_fifo_out<out_T>'
  mModule.dout(source);
  ^~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:61:9: note: in instantiation of function template specialization 'streampipe<_sc_stream_resize_down_skipper<32, 6, 3>, INT<1>, INT<3>, >::link<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_t<192, 8> >, _ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_32>, _ap_sc_::sc_core::sc_in<bool>, _ap_sc_::sc_core::sc_in<bool> >' requested here
  mNext.link(mFifo, source, clk, reset);
        ^
../src/./hwcore/pipes/streampipe.h:61:9: note: in instantiation of function template specialization 'streampipe<_sc_stream_reverse<32, 6>, INT<1>, INT<2>, _sc_stream_resize_down_skipper<32, 6, 3>, INT<1>, INT<3> >::link<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_t<192, 8> >, _ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_32>, _ap_sc_::sc_core::sc_in<bool>, _ap_sc_::sc_core::sc_in<bool> >' requested here
  mNext.link(mFifo, source, clk, reset);
        ^
../src/./hwcore/pipes/streampipe.h:61:9: note: in instantiation of function template specialization 'streampipe<_sc_stream_circularlinebuffer<32, 6, 1000, 1000>, INT<1>, INT<1>, _sc_stream_reverse<32, 6>, INT<1>, INT<2>, _sc_stream_resize_down_skipper<32, 6, 3>, INT<1>, INT<3> >::link<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_32>, _ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_32>, _ap_sc_::sc_core::sc_in<bool>, _ap_sc_::sc_core::sc_in<bool> >' requested here
  mNext.link(mFifo, source, clk, reset);
        ^
../src/./hwcore/cnn/data_buffer.h:61:15: note: in instantiation of function template specialization 'streampipe<_sc_stream_realign_v2<32, 32, 32>, INT<1>, INT<0>, _sc_stream_circularlinebuffer<32, 6, 1000, 1000>, INT<1>, INT<1>, _sc_stream_reverse<32, 6>, INT<1>, INT<2>, _sc_stream_resize_down_skipper<32, 6, 3>, INT<1>, INT<3> >::link<_ap_sc_::sc_core::sc_fifo_in<hwcore::pipes::SC_DATA_STREAM_32>, _ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_32>, _ap_sc_::sc_core::sc_in<bool>, _ap_sc_::sc_core::sc_in<bool> >' requested here
  stream_pipe.link(din, dout, clk, reset);
              ^
generic/scmodule.cpp:10:3: note: in instantiation of member function '_data_buffer_TWO_D<32, 6, 1000, 1000, 3>::_data_buffer_TWO_D' requested here
 :_data_buffer_TWO_D<32,6,1000,1000,3>("_data_buffer_TWO_D")
  ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from '_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_32>' to '_ap_sc_::sc_core::sc_fifo_out_if<hwcore::pipes::SC_DATA_STREAM_t<96, 8> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from '_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_32>' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from '_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_32>' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<hwcore::pipes::SC_DATA_STREAM_t<96, 8> > > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
15 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:132:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:135:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:10:3: error: type '_data_buffer_TWO_D<32, 6, 1000, 1000, 3>' is not a direct or virtual base of 'generic_module'
 :_data_buffer_TWO_D<32,6,1000,1000,3>("_data_buffer_TWO_D")
  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
15 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:132:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:135:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
15 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc
SystemC design file: /home/jonathan/git/CNNAccel/src/IP/generic/defualt/.autopilot/db/scmodule.scpp.0.cpp
Analyzing scmodule.scpp.0.cpp...
Analyze module (_sc_stream_buffer) ... 
Analyze module (_sc_stream_buffer_not_stream_while_write) ... 
Analyze module (_sc_stream_circularlinebuffer) ... 
Analyze module (_sc_stream_realign) ... 
Analyze module (_sc_stream_realign_v2) ... 
Analyze module (_sc_stream_resize_down_skipper) ... 
Analyze module (_sc_stream_reverse) ... 
Analyze module (_data_buffer_TWO_D) ... 
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe
Warning: Cannot find reset signal in module _data_buffer_TWO_D.
Analyze module (_data_buffer_fc_only) ... 
Analyze module (generic_module) ... 
Warning: Cannot find reset signal in module generic_module.
Elaborator Analyzing... 
Dump module(_sc_stream_buffer)...
Dump module(_sc_stream_buffer_not_stream_while_write)...
Dump module(_sc_stream_circularlinebuffer)...
Dump module(_sc_stream_realign)...
Dump module(_sc_stream_realign_v2)...
Dump module(_sc_stream_resize_down_skipper)...
Dump module(_sc_stream_reverse)...
Dump module(_data_buffer_TWO_D)...
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.template getByID<units_list::realign>()
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.template getByID<units_list::clb>()
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.template getByID<units_list::clb>()
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.template getByID<units_list::clb>()
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.template getByID<units_list::clb>()
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.template getByID<units_list::clb>()
Error: Exp DT NULL : stream_pipe
Dump module(_data_buffer_fc_only)...
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Dump module(generic_module)...
Exception in thread "main" java.lang.ArrayIndexOutOfBoundsException: 0
	at autopilot.scelaborator.ScConstructorDumper.toString(ScConstructorDumper.java:178)
	at autopilot.scelaborator.ScModule.dumpCtor(ScModule.java:700)
	at autopilot.scelaborator.ScModule.dumpPorts(ScModule.java:628)
	at autopilot.scelaborator.ScModule.dumpHeader(ScModule.java:233)
	at autopilot.scelaborator.ScFile.dump(ScFile.java:226)
	at autopilot.scelaborator.ScParser.main(ScParser.java:240)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:138:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:141:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
15 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc
SystemC design file: /home/jonathan/git/CNNAccel/src/IP/generic/defualt/.autopilot/db/scmodule.scpp.0.cpp
Analyzing scmodule.scpp.0.cpp...
Analyze module (_sc_stream_buffer) ... 
Analyze module (_sc_stream_buffer_not_stream_while_write) ... 
Analyze module (_sc_stream_circularlinebuffer) ... 
Analyze module (_sc_stream_realign) ... 
Analyze module (_sc_stream_realign_v2) ... 
Analyze module (_sc_stream_resize_down_skipper) ... 
Analyze module (_sc_stream_reverse) ... 
Analyze module (_data_buffer_TWO_D) ... 
Warning: Cannot find reset signal in module _data_buffer_TWO_D.
Analyze module (_data_buffer_fc_only) ... 
Analyze module (generic_module) ... 
Warning: Cannot find reset signal in module generic_module.
Elaborator Analyzing... 
Dump module(_sc_stream_buffer)...
Dump module(_sc_stream_buffer_not_stream_while_write)...
Dump module(_sc_stream_circularlinebuffer)...
Dump module(_sc_stream_realign)...
Dump module(_sc_stream_realign_v2)...
Dump module(_sc_stream_resize_down_skipper)...
Dump module(_sc_stream_reverse)...
Dump module(_data_buffer_TWO_D)...
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Dump module(_data_buffer_fc_only)...
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Dump module(generic_module)...
Exception in thread "main" java.lang.ArrayIndexOutOfBoundsException: 0
	at autopilot.scelaborator.ScConstructorDumper.toString(ScConstructorDumper.java:178)
	at autopilot.scelaborator.ScModule.dumpCtor(ScModule.java:700)
	at autopilot.scelaborator.ScModule.dumpPorts(ScModule.java:628)
	at autopilot.scelaborator.ScModule.dumpHeader(ScModule.java:233)
	at autopilot.scelaborator.ScFile.dump(ScFile.java:226)
	at autopilot.scelaborator.ScParser.main(ScParser.java:240)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:138:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:141:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
15 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc
SystemC design file: /home/jonathan/git/CNNAccel/src/IP/generic/defualt/.autopilot/db/scmodule.scpp.0.cpp
Analyzing scmodule.scpp.0.cpp...
Analyze module (_sc_stream_buffer) ... 
Analyze module (_sc_stream_buffer_not_stream_while_write) ... 
Analyze module (_sc_stream_circularlinebuffer) ... 
Analyze module (_sc_stream_realign) ... 
Analyze module (_sc_stream_realign_v2) ... 
Analyze module (_sc_stream_resize_down_skipper) ... 
Analyze module (_sc_stream_reverse) ... 
Analyze module (_data_buffer_TWO_D) ... 
Warning: Cannot find reset signal in module _data_buffer_TWO_D.
Analyze module (_data_buffer_fc_only) ... 
Analyze module (generic_module) ... 
Warning: Cannot find reset signal in module generic_module.
Elaborator Analyzing... 
Dump module(_sc_stream_buffer)...
Dump module(_sc_stream_buffer_not_stream_while_write)...
Dump module(_sc_stream_circularlinebuffer)...
Dump module(_sc_stream_realign)...
Dump module(_sc_stream_realign_v2)...
Dump module(_sc_stream_resize_down_skipper)...
Dump module(_sc_stream_reverse)...
Dump module(_data_buffer_TWO_D)...
Error: Exp DT NULL : stream_pipe
Error: Exp DT NULL : stream_pipe.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Error: Exp DT NULL : stream_pipe.mNext.mModule
Dump module(_data_buffer_fc_only)...
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Error: Exp DT NULL : data_buf
Dump module(generic_module)...
Exception in thread "main" java.lang.ArrayIndexOutOfBoundsException: 0
	at autopilot.scelaborator.ScConstructorDumper.toString(ScConstructorDumper.java:178)
	at autopilot.scelaborator.ScModule.dumpCtor(ScModule.java:700)
	at autopilot.scelaborator.ScModule.dumpPorts(ScModule.java:628)
	at autopilot.scelaborator.ScModule.dumpHeader(ScModule.java:233)
	at autopilot.scelaborator.ScFile.dump(ScFile.java:226)
	at autopilot.scelaborator.ScParser.main(ScParser.java:240)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:10:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:138:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:141:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
15 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streampipe.h:80:60: error: explicit specialization of non-template struct 'streampipe'
template <class module_t, class DEPTH, class IDENT> struct streampipe<module_t, DEPTH, IDENT> {
                                                           ^         ~~~~~~~~~~~~~~~~~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:39:11: error: too many template arguments for class template 'streampipe'
  typedef streampipe<hwcore::pipes::sc_stream_realign<W, W, 32>, INT<1>, INT<units_list::realign>,
          ^
../src/./hwcore/pipes/streampipe.h:80:60: note: template is declared here
template <class module_t, class DEPTH, class IDENT> struct streampipe<module_t, DEPTH, IDENT> {
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~        ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/cnn/data_buffer.h:66:15: error: member reference base type 'pipe_t' (aka 'int') is not a structure or union
  stream_pipe.link(din, dout, clk, reset);
  ~~~~~~~~~~~ ^
../src/./hwcore/cnn/data_buffer.h:67:15: error: member reference base type 'pipe_t' (aka 'int') is not a structure or union
  stream_pipe.mModule.ctrl(ctrl_image_size);
  ~~~~~~~~~~~ ^
../src/./hwcore/cnn/data_buffer.h:68:15: error: member reference base type 'pipe_t' (aka 'int') is not a structure or union
  stream_pipe.mNext.mModule.ctrl_row_size_pkg(ctrl_row_size_pkg);
  ~~~~~~~~~~~ ^
../src/./hwcore/cnn/data_buffer.h:69:15: error: member reference base type 'pipe_t' (aka 'int') is not a structure or union
  stream_pipe.mNext.mModule.ctrl_window_size(ctrl_window_size);
  ~~~~~~~~~~~ ^
../src/./hwcore/cnn/data_buffer.h:70:15: error: member reference base type 'pipe_t' (aka 'int') is not a structure or union
  stream_pipe.mNext.mModule.ctrl_depth(ctrl_depth);
  ~~~~~~~~~~~ ^
../src/./hwcore/cnn/data_buffer.h:71:15: error: member reference base type 'pipe_t' (aka 'int') is not a structure or union
  stream_pipe.mNext.mModule.ctrl_stride(ctrl_stride);
  ~~~~~~~~~~~ ^
../src/./hwcore/cnn/data_buffer.h:72:15: error: member reference base type 'pipe_t' (aka 'int') is not a structure or union
  stream_pipe.mNext.mModule.ctrl_replay(ctrl_replay);
  ~~~~~~~~~~~ ^
9 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:13:
../src/./hwcore/pipes/streampipe.h:36:58: warning: variadic templates are a C++11 extension [-Wc++11-extensions]
template <class module_t, class DEPTH, class IDENT, class... argsList> struct streampipe {
                                                         ^
../src/./hwcore/pipes/streampipe.h:70:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 using get_module_t = typename hwcore::hf::switch_if_t<
                      ^
../src/./hwcore/pipes/streampipe.h:75:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = typename get_type<ID_nr>::type> inline ret &getByID() {
                            ^     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/streampipe.h:103:44: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr> using get_module_t = module_t;
                                           ^
../src/./hwcore/pipes/streampipe.h:111:29: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int ID_nr, class ret = module_t> inline ret &getByID() { return get_module<ret, module_t>(mModule); }
                            ^     ~~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:60:10: error: template argument for template type parameter must be a type
 sc_fifo<hwcore::pipes::sc_stream_realign<W, W, 32>::dout_itf_t> u1_2_u2;
         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:445:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:62:10: error: template argument for template type parameter must be a type
 sc_fifo<hwcore::pipes::sc_stream_circularlinebuffer<W, N_rows, RAM_SIZE, WINDOW_SIZE>::dout_itf_t> u2_2_u3;
         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:445:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:64:10: error: template argument for template type parameter must be a type
 sc_fifo<hwcore::pipes::sc_stream_reverse<W, N_rows>::dout_itf_t> u3_2_u4;
         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:445:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:11:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
17 warnings and 3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:60:10: error: template argument for template type parameter must be a type
 sc_fifo<hwcore::pipes::sc_stream_realign<W, W, 32>::dout_itf_t> u1_2_u2;
         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:445:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:62:10: error: template argument for template type parameter must be a type
 sc_fifo<hwcore::pipes::sc_stream_circularlinebuffer<W, N_rows, RAM_SIZE, WINDOW_SIZE>::dout_itf_t> u2_2_u3;
         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:445:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:64:10: error: template argument for template type parameter must be a type
 sc_fifo<hwcore::pipes::sc_stream_reverse<W, N_rows>::dout_itf_t> u3_2_u4;
         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:445:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:11:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings and 3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:43 ; elapsed = 00:01:23 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 671 ; free virtual = 1766
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:43 ; elapsed = 00:01:23 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 671 ; free virtual = 1766
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:119).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:123).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:133).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:137).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:138).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:151).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:162).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:138).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:151).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:151).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:46 ; elapsed = 00:01:27 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 645 ; free virtual = 1749
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 628 ; free virtual = 1734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:83) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:251) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:44) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:81) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:88) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.3' (../src/./hwcore/hw/circularlinebuffer.h:146) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:118) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.1.1.1.5' (../src/./hwcore/pipes/streamcircularlinebuffer.h:130) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.5.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.5.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.5.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.3' (../src/./hwcore/hw/circularlinebuffer.h:65) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'tmp.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'sr.ptr_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_tmp' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:44): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:55 ; elapsed = 00:01:35 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 589 ; free virtual = 1698
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:35:18) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:83:20) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:77:22) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:77:20) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:68:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:68:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:01:40 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 506 ; free virtual = 1616
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread' to 'p_sc_stream_circularlinebuffer_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.46 seconds; current allocated memory: 232.853 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 233.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 233.506 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 234.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 234.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 234.628 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 237.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 240.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4ns_4ns_4_8_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4s_4ns_4_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_5ns_4ns_4_9_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_urem_4ns_4ns_3_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread'.
INFO: [HLS 200-111]  Elapsed time: 5.23 seconds; current allocated memory: 244.059 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.07 seconds; current allocated memory: 256.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 257.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 257.310 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 258.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 258.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 259.009 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 260.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 260.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 260.755 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 261.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 261.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 261.986 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 263.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 263.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 263.326 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_data_buffer_TWO_D'
INFO: [HLS 200-10] Synthesizing 'p_data_buffer_TWO_D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 263.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 264.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_image_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_data_buffer_TWO_D'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 265.380 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 266.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 267.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/ctrl_image_size' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:170:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:50 ; elapsed = 00:01:30 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 672 ; free virtual = 1564
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:50 ; elapsed = 00:01:30 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 672 ; free virtual = 1564
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:119).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:123).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:133).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:137).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:138).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:151).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/streamcircularlinebuffer.h:162).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:138).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:151).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:151).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:53 ; elapsed = 00:01:34 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 643 ; free virtual = 1545
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:55 ; elapsed = 00:01:35 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 627 ; free virtual = 1531
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:83) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:251) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:44) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:81) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:88) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.3' (../src/./hwcore/hw/circularlinebuffer.h:146) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:118) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-4.1.1.1.5' (../src/./hwcore/pipes/streamcircularlinebuffer.h:130) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.5.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.5.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.5.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.3' (../src/./hwcore/hw/circularlinebuffer.h:65) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'tmp.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'sr.ptr_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_tmp' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:44): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:43) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:01 ; elapsed = 00:01:42 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 589 ; free virtual = 1496
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:35:18) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:83:20) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:77:22) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:77:20) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:68:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:68:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:06 ; elapsed = 00:01:46 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 506 ; free virtual = 1415
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread' to 'p_sc_stream_circularlinebuffer_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 106.6 seconds; current allocated memory: 231.785 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 231.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 232.424 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 233.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 233.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 233.528 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 235.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.92 seconds; current allocated memory: 238.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4ns_4ns_4_8_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4s_4ns_4_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_5ns_4ns_4_9_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_urem_4ns_4ns_3_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread'.
INFO: [HLS 200-111]  Elapsed time: 5.15 seconds; current allocated memory: 242.940 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.44 seconds; current allocated memory: 255.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 255.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 256.229 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 256.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 257.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 257.911 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 259.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 259.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 259.657 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 260.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 260.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 260.887 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 261.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 262.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 262.208 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_data_buffer_TWO_D'
INFO: [HLS 200-10] Synthesizing 'p_data_buffer_TWO_D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 262.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 263.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_image_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_data_buffer_TWO_D'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 264.310 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 265.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 265.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/reset' to 'ap_none'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_module'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 266.872 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_srem_4ns_4ns_4_8_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_srem_4s_4ns_4_8_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_srem_5ns_4ns_4_9_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_urem_4ns_4ns_3_8_seq_1_div'
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:216:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:33 ; elapsed = 00:01:18 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 805 ; free virtual = 3442
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:33 ; elapsed = 00:01:18 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 805 ; free virtual = 3442
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:138) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:188) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:136).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:145).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:149).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:152).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:160).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:149).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:152).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:149).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:172).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:178).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:190).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:195).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:196).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:178).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:196).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:217:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:36 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 762 ; free virtual = 3422
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:36 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 762 ; free virtual = 3422
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:139) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:189) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:137).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:146).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:150).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:153).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:161).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:150).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:153).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:150).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:179).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:191).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:196).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:197).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:179).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:197).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:217:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:41 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 973 ; free virtual = 3217
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:41 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 973 ; free virtual = 3217
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:139) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:189) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:137).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:146).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:150).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:153).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:161).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:150).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:153).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:150).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:179).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:191).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:196).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:197).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:179).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:197).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:218:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:218:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:242:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:38 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1000 ; free virtual = 3360
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:38 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1000 ; free virtual = 3360
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:210).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:219).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:234).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:42 ; elapsed = 00:01:23 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 977 ; free virtual = 3341
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:44 ; elapsed = 00:01:25 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 961 ; free virtual = 3326
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stream_loop' (../src/./hwcore/pipes/streamcircularlinebuffer.h:69) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 24.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:251) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:81) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:88) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (../src/./hwcore/hw/circularlinebuffer.h:65) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'sr.ptr_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_out.window.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:205) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 917.000 ; gain = 192.773 ; free physical = 928 ; free virtual = 3296
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:35:18) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:242:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:40 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 964 ; free virtual = 3370
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:40 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 964 ; free virtual = 3370
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:210).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:219).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:234).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:44 ; elapsed = 00:01:23 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 942 ; free virtual = 3351
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:46 ; elapsed = 00:01:25 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 926 ; free virtual = 3337
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stream_loop' (../src/./hwcore/pipes/streamcircularlinebuffer.h:69) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 24.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:251) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:81) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:88) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (../src/./hwcore/hw/circularlinebuffer.h:65) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:53 ; elapsed = 00:01:32 . Memory (MB): peak = 916.988 ; gain = 192.762 ; free physical = 888 ; free virtual = 3301
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:35:18) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:157:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:01:36 . Memory (MB): peak = 916.988 ; gain = 192.762 ; free physical = 790 ; free virtual = 3205
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer_shift'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer_shift'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread_clb': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread_clb': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift_thread_shift' to 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift' to 'p_sc_stream_circularlinebuffer_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread_clb' to 'p_sc_stream_circularlinebuffer_thread_clb'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.65 seconds; current allocated memory: 250.239 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 250.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 250.882 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 251.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 251.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 251.982 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer_shift'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift_thread_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 252.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 252.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 253.573 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 254.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 254.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 255.183 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread_clb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 255.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 256.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread_clb'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 257.284 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 259.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 260.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 260.582 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 261.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 261.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 262.157 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 263.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 263.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 263.949 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 264.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 264.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 265.230 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 266.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 266.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 266.633 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_data_buffer_TWO_D'
INFO: [HLS 200-10] Synthesizing 'p_data_buffer_TWO_D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/hf/helperlib.h:159:47: fatal error: recursive template instantiation exceeded maximum depth of 1024
 sc_static_data_list<T, N - 1, _cur_indx + 1> next;
                                              ^
../src/./hwcore/hf/helperlib.h:159:47: note: in instantiation of template class 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, -1014, 1020>' requested here
 sc_static_data_list<T, N - 1, _cur_indx + 1> next;
                                              ^
../src/./hwcore/hf/helperlib.h:159:47: note: in instantiation of template class 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, -1013, 1019>' requested here
 sc_static_data_list<T, N - 1, _cur_indx + 1> next;
                                              ^
../src/./hwcore/hf/helperlib.h:159:47: note: in instantiation of template class 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, -1012, 1018>' requested here
 sc_static_data_list<T, N - 1, _cur_indx + 1> next;
                                              ^
../src/./hwcore/hf/helperlib.h:159:47: note: in instantiation of template class 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, -1011, 1017>' requested here
 sc_static_data_list<T, N - 1, _cur_indx + 1> next;
                                              ^
../src/./hwcore/hf/helperlib.h:159:47: note: in instantiation of template class 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, -1010, 1016>' requested here
 sc_static_data_list<T, N - 1, _cur_indx + 1> next;
                                              ^
../src/./hwcore/hf/helperlib.h:159:47: note: (skipping 1015 contexts in backtrace; use -ftemplate-backtrace-limit=0 to see all)
../src/./hwcore/pipes/streamcircularlinebuffer.h:20:57: note: in instantiation of template class 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>' requested here
 hwcore::hf::sc_static_data_list<sc_biguint<W>, N_rows> window;
                                                        ^
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:448:20: note: in instantiation of template class 'internal_data<32, 6>' requested here
        volatile T Val;
                   ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:101:37: note: in instantiation of template class '_ap_sc_::sc_core::sc_fifo<internal_data<32, 6> >' requested here
 sc_fifo<internal_data<W, N_rows> > clb_2_shift;
                                    ^
../src/./hwcore/cnn/data_buffer.h:61:80: note: in instantiation of template class '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>' requested here
 hwcore::pipes::sc_stream_circularlinebuffer<W, N_rows, RAM_SIZE, WINDOW_SIZE> clb_u2;
                                                                               ^
generic/scmodule.cpp:27:39: note: in instantiation of template class '_data_buffer_TWO_D<32, 6, 1000, 1000, 1>' requested here
 _data_buffer_TWO_D<32,6,1000,1000,1> test;
                                      ^
../src/./hwcore/hf/helperlib.h:159:47: note: use -ftemplate-depth=N to increase recursive template instantiation depth
 sc_static_data_list<T, N - 1, _cur_indx + 1> next;
                                              ^
12 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:40 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1552 ; free virtual = 3424
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:40 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1552 ; free virtual = 3424
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:213) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:56) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:74) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:64).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:82).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:64).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:82).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:132).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:203).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:211).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:220).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:227).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:235).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:203).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:227).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:44 ; elapsed = 00:01:25 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1528 ; free virtual = 3404
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:47 ; elapsed = 00:01:27 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1511 ; free virtual = 3388
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stream_loop' (../src/./hwcore/pipes/streamcircularlinebuffer.h:70) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:50) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:56) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:74) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 24.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:286) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:81) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:88) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:213) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (../src/./hwcore/hw/circularlinebuffer.h:65) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:72) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:50): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:132) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:50) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:55 ; elapsed = 00:01:35 . Memory (MB): peak = 917.027 ; gain = 192.801 ; free physical = 1464 ; free virtual = 3347
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:35:18) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:62:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:62:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:158:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:00 ; elapsed = 00:01:41 . Memory (MB): peak = 1044.227 ; gain = 320.000 ; free physical = 1368 ; free virtual = 3252
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer_shift'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer_shift'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread_clb': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread_clb': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift_thread_shift' to 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift' to 'p_sc_stream_circularlinebuffer_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread_clb' to 'p_sc_stream_circularlinebuffer_thread_clb'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.27 seconds; current allocated memory: 256.107 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 256.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 256.748 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 257.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 257.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 257.849 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer_shift'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift_thread_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 258.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 258.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 259.555 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 260.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 261.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 261.348 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread_clb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 262.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 262.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread_clb'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 263.697 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 266.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 266.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 267.389 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 268.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 268.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 269.110 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 270.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 270.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 270.870 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 271.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 271.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 272.169 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 273.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 273.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:242:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:49:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:43 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1572 ; free virtual = 3496
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:43 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1572 ; free virtual = 3496
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 1, 5>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:214).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:210).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:219).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:234).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:39).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:47 ; elapsed = 00:01:25 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1550 ; free virtual = 3477
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:49 ; elapsed = 00:01:27 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 1531 ; free virtual = 3460
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stream_loop' (../src/./hwcore/pipes/streamcircularlinebuffer.h:69) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 24.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:286) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:81) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:88) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (../src/./hwcore/hw/circularlinebuffer.h:65) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'sr.ptr_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:01:35 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 1491 ; free virtual = 3422
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:35:18) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:157:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:03 ; elapsed = 00:01:41 . Memory (MB): peak = 1044.227 ; gain = 320.000 ; free physical = 1387 ; free virtual = 3318
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer_shift'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer_shift'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread_clb': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread_clb': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift_thread_shift' to 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift' to 'p_sc_stream_circularlinebuffer_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread_clb' to 'p_sc_stream_circularlinebuffer_thread_clb'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.54 seconds; current allocated memory: 261.063 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 261.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 261.704 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 262.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 262.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 262.806 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer_shift'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift_thread_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 263.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 264.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 266.071 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 269.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 269.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 270.014 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread_clb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 272.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 274.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4ns_4ns_4_8_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4s_4ns_4_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_5ns_4ns_4_9_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_urem_4ns_4ns_3_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread_clb'.
INFO: [HLS 200-111]  Elapsed time: 4.84 seconds; current allocated memory: 277.698 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.06 seconds; current allocated memory: 287.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 288.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 289.015 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 289.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 290.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 290.842 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 292.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 292.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 292.547 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 293.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 293.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 293.826 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 294.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 295.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 295.186 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_data_buffer_TWO_D'
INFO: [HLS 200-10] Synthesizing 'p_data_buffer_TWO_D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 295.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 296.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_image_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_data_buffer_TWO_D'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 298.111 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 299.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 299.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/reset' to 'ap_none'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_module'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 301.550 MB.
INFO: [RTMG 210-278] Implementing memory 'p_sc_stream_circularlinebuffer_shift_thread_shift_sr_0_regs_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_srem_4ns_4ns_4_8_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_srem_4s_4ns_4_8_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_srem_5ns_4ns_4_9_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'p_sc_stream_circularlinebuffer_urem_4ns_4ns_3_8_seq_1_div'
INFO: [RTMG 210-278] Implementing memory 'p_sc_stream_circularlinebuffer_thread_clb_tmp_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_stream_circularlinebuffer_thread_clb_tmp_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_stream_circularlinebuffer_thread_clb_clb_clb_buffer_mVec_s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_11_U(fifo_w32_d6_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:242:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:43 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 764 ; free virtual = 2982
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:43 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 764 ; free virtual = 2982
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 1, 5>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:214).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:69).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:28->../src/./hwcore/hw/circularlinebuffer.h:29->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:109->../src/./hwcore/pipes/streamcircularlinebuffer.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:210).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:219).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:234).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:131->../src/./hwcore/pipes/streamcircularlinebuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:69->../src/./hwcore/hw/circularlinebuffer.h:136->../src/./hwcore/pipes/streamcircularlinebuffer.h:223).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:41).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:41).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:45).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:48 ; elapsed = 00:01:25 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 733 ; free virtual = 2956
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:51 ; elapsed = 00:01:28 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 705 ; free virtual = 2939
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../src/./hwcore/pipes/streamreverse.h:38) in function '_sc_stream_reverse<32, 6>::thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stream_loop' (../src/./hwcore/pipes/streamcircularlinebuffer.h:69) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:172) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/streamreverse.h:38) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 24.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:286) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:81) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:88) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.3' (../src/./hwcore/hw/circularlinebuffer.h:146) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:212) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (../src/./hwcore/hw/circularlinebuffer.h:65) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (../src/./hwcore/hw/circularlinebuffer.h:53) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'sr.ptr_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_tmp' automatically.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:01:37 . Memory (MB): peak = 917.031 ; gain = 192.805 ; free physical = 662 ; free virtual = 2898
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:33:4) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:33:4) in function '_sc_stream_reverse<32, 6>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:166:22) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:166:20) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:157:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:157:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:05 ; elapsed = 00:01:43 . Memory (MB): peak = 1044.227 ; gain = 320.000 ; free physical = 558 ; free virtual = 2795
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer_shift'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer_shift'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread_clb': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread_clb': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift_thread_shift' to 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift' to 'p_sc_stream_circularlinebuffer_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread_clb' to 'p_sc_stream_circularlinebuffer_thread_clb'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.12 seconds; current allocated memory: 260.178 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 260.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 260.821 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 261.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 261.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 261.927 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer_shift'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift_thread_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 262.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 263.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 265.188 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 268.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 268.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 269.135 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread_clb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_sc_stream_circularlinebuffer_thread_clb' (Loop: Loop 1.1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('tmp_V_load', ../src/./hwcore/hw/circularlinebuffer.h:90->../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202) on array 'tmp.V', ../src/./hwcore/hw/circularlinebuffer.h:76->../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202 and 'store' operation ('tmp_V_addr_write_ln144', ../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202) of variable 'storemerge_in_in_0', ../src/./hwcore/hw/singleportram.h:57 on array 'tmp.V', ../src/./hwcore/hw/circularlinebuffer.h:76->../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('tmp_V_addr_write_ln144', ../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202) of variable 'storemerge_in_in_0', ../src/./hwcore/hw/singleportram.h:57 on array 'tmp.V', ../src/./hwcore/hw/circularlinebuffer.h:76->../src/./hwcore/hw/circularlinebuffer.h:144->../src/./hwcore/pipes/streamcircularlinebuffer.h:202 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'tmp_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 271.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 273.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4ns_4ns_4_8_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4s_4ns_4_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_5ns_4ns_4_9_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_urem_4ns_4ns_3_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread_clb'.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 277.044 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.7 seconds; current allocated memory: 286.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 287.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 287.967 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 288.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 288.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 289.335 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 290.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 290.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 290.312 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 290.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 290.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 291.492 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 292.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 292.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 292.846 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_data_buffer_TWO_D'
INFO: [HLS 200-10] Synthesizing 'p_data_buffer_TWO_D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 293.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 294.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_2' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:43 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 745 ; free virtual = 2698
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:43 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 745 ; free virtual = 2698
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:213) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 1, 5>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:215).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:73).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:60).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:24->../src/./hwcore/hw/circularlinebuffer.h:25->../src/./hwcore/hw/circularlinebuffer.h:92->../src/./hwcore/hw/circularlinebuffer.h:92->../src/./hwcore/pipes/streamcircularlinebuffer.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:203).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:211).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:220).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:227).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:235).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:120->../src/./hwcore/pipes/streamcircularlinebuffer.h:203).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:112->../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:110->../src/./hwcore/pipes/streamcircularlinebuffer.h:227).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:60->../src/./hwcore/hw/circularlinebuffer.h:112->../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:41).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:41).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:45).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:47 ; elapsed = 00:01:24 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 722 ; free virtual = 2677
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:49 ; elapsed = 00:01:27 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 701 ; free virtual = 2661
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../src/./hwcore/pipes/streamreverse.h:38) in function '_sc_stream_reverse<32, 6>::thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stream_loop' (../src/./hwcore/pipes/streamcircularlinebuffer.h:69) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:173) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/streamreverse.h:38) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 24.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:47) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:286) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:47) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:71) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:77) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.3' (../src/./hwcore/hw/circularlinebuffer.h:122) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:213) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (../src/./hwcore/hw/circularlinebuffer.h:57) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (../src/./hwcore/hw/circularlinebuffer.h:47) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'sr.ptr_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:71) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.sel_W' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_tmp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.V.2' (../src/./hwcore/hw/circularlinebuffer.h:67) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:01:35 . Memory (MB): peak = 917.516 ; gain = 193.289 ; free physical = 661 ; free virtual = 2624
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:33:4) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:33:4) in function '_sc_stream_reverse<32, 6>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:167:22) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:167:20) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:158:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:158:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:03 ; elapsed = 00:01:41 . Memory (MB): peak = 1044.711 ; gain = 320.484 ; free physical = 557 ; free virtual = 2520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer_shift'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer_shift'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread_clb': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread_clb': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift_thread_shift' to 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift' to 'p_sc_stream_circularlinebuffer_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread_clb' to 'p_sc_stream_circularlinebuffer_thread_clb'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.11 seconds; current allocated memory: 260.195 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 260.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 260.838 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 261.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 261.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 261.942 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer_shift'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift_thread_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 262.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 263.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 265.206 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 268.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 268.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 269.150 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread_clb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 271.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 273.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mux_63_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4ns_4ns_4_8_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_4s_4ns_4_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_srem_5ns_4ns_4_9_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_urem_4ns_4ns_3_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread_clb'.
INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 276.609 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.33 seconds; current allocated memory: 285.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 286.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 286.985 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 287.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 287.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 288.387 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 289.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 289.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 289.299 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 289.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 289.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 290.519 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 291.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 291.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 291.886 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_data_buffer_TWO_D'
INFO: [HLS 200-10] Synthesizing 'p_data_buffer_TWO_D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 292.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_image_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_data_buffer_TWO_D'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
In file included from ../src/./hwcore/pipes/streamcircularlinebuffer.h:7:
In file included from ../src/./hwcore/hw/hw.h:9:
../src/./hwcore/hw/circularlinebuffer.h:47:72: error: conditional expression is ambiguous; 'int' can be converted to 'typename ap_int_base<5, true>::RType<_AP_SIZE_int, true>::plus' (aka 'ap_int<33>') and vice versa
  sc_int<hf::log2_ceil<N * 2>::val + 1> sel_next = (sel + 1 == (N - 1) ? 0 : sel + 1);
                                                                       ^ ~   ~~~~~~~
../src/./hwcore/hw/circularlinebuffer.h:24:2: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' requested here
 EOL_Handle();
 ^
../src/./hwcore/hw/circularlinebuffer.h:95:9: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::circular_line_buffer' requested here
 inline circular_line_buffer_with_replay() {}
        ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:131:70: note: in instantiation of member function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::circular_line_buffer_with_replay' requested here
  hwcore::hw::circular_line_buffer_with_replay<N_rows, BRAM_SIZE, W> clb;
                                                                     ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:120:175: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' requested here
  { ::sc_core::sc_cthread_process* thread_clb_handle = simcontext()->register_cthread_process("thread_clb", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_clb), this ); sensitive.operator() ( thread_clb_handle, clk.pos() ); };
                                                                                                                                                                              ^
../src/./hwcore/cnn/data_buffer.h:68:36: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::_sc_stream_circularlinebuffer' requested here
     : re_u1("re_u1"), u1_2_u2(1), clb_u2("clb_u2"), u2_2_u3(1), rev_u3("rev_u3"), u3_2_u4(1), rds_u4("rds_u4") {
                                   ^
generic/scmodule.cpp:29:3: note: in instantiation of member function '_data_buffer_TWO_D<32, 6, 1000, 1000, 1>::_data_buffer_TWO_D' requested here
 :test("test")
  ^
12 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
In file included from ../src/./hwcore/pipes/streamcircularlinebuffer.h:7:
In file included from ../src/./hwcore/hw/hw.h:9:
../src/./hwcore/hw/circularlinebuffer.h:47:45: error: conditional expression is ambiguous; 'sel_t' (aka 'sc_int<hf::log2_ceil<7 * 2>::val + 1>') can be converted to 'typename ap_int_base<5, true>::RType<5, true>::plus' (aka 'ap_int<6>') and vice versa
  sel_t sel_next = (sel + 1 == sel_t(N - 1) ? sel_t(0) : sel + sel_t(1));
                                            ^ ~~~~~~~~   ~~~~~~~~~~~~~~
../src/./hwcore/hw/circularlinebuffer.h:24:2: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' requested here
 EOL_Handle();
 ^
../src/./hwcore/hw/circularlinebuffer.h:95:9: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::circular_line_buffer' requested here
 inline circular_line_buffer_with_replay() {}
        ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:131:70: note: in instantiation of member function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::circular_line_buffer_with_replay' requested here
  hwcore::hw::circular_line_buffer_with_replay<N_rows, BRAM_SIZE, W> clb;
                                                                     ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:120:175: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' requested here
  { ::sc_core::sc_cthread_process* thread_clb_handle = simcontext()->register_cthread_process("thread_clb", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_clb), this ); sensitive.operator() ( thread_clb_handle, clk.pos() ); };
                                                                                                                                                                              ^
../src/./hwcore/cnn/data_buffer.h:68:36: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::_sc_stream_circularlinebuffer' requested here
     : re_u1("re_u1"), u1_2_u2(1), clb_u2("clb_u2"), u2_2_u3(1), rev_u3("rev_u3"), u3_2_u4(1), rds_u4("rds_u4") {
                                   ^
generic/scmodule.cpp:29:3: note: in instantiation of member function '_data_buffer_TWO_D<32, 6, 1000, 1000, 1>::_data_buffer_TWO_D' requested here
 :test("test")
  ^
12 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
In file included from ../src/./hwcore/pipes/streamcircularlinebuffer.h:7:
In file included from ../src/./hwcore/hw/hw.h:9:
../src/./hwcore/hw/circularlinebuffer.h:47:52: error: conditional expression is ambiguous; 'sel_t' (aka 'sc_int<hf::log2_ceil<7 * 2>::val + 1>') can be converted to 'typename ap_int_base<5, true>::RType<5, true>::plus' (aka 'ap_int<6>') and vice versa
  sel_t sel_next = (sel + sel_t(1) == sel_t(N - 1) ? sel_t(0) : sel + sel_t(1));
                                                   ^ ~~~~~~~~   ~~~~~~~~~~~~~~
../src/./hwcore/hw/circularlinebuffer.h:24:2: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' requested here
 EOL_Handle();
 ^
../src/./hwcore/hw/circularlinebuffer.h:95:9: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::circular_line_buffer' requested here
 inline circular_line_buffer_with_replay() {}
        ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:131:70: note: in instantiation of member function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::circular_line_buffer_with_replay' requested here
  hwcore::hw::circular_line_buffer_with_replay<N_rows, BRAM_SIZE, W> clb;
                                                                     ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:120:175: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' requested here
  { ::sc_core::sc_cthread_process* thread_clb_handle = simcontext()->register_cthread_process("thread_clb", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_clb), this ); sensitive.operator() ( thread_clb_handle, clk.pos() ); };
                                                                                                                                                                              ^
../src/./hwcore/cnn/data_buffer.h:68:36: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::_sc_stream_circularlinebuffer' requested here
     : re_u1("re_u1"), u1_2_u2(1), clb_u2("clb_u2"), u2_2_u3(1), rev_u3("rev_u3"), u3_2_u4(1), rds_u4("rds_u4") {
                                   ^
generic/scmodule.cpp:29:3: note: in instantiation of member function '_data_buffer_TWO_D<32, 6, 1000, 1000, 1>::_data_buffer_TWO_D' requested here
 :test("test")
  ^
12 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
In file included from ../src/./hwcore/pipes/streamcircularlinebuffer.h:7:
In file included from ../src/./hwcore/hw/hw.h:9:
../src/./hwcore/hw/circularlinebuffer.h:47:54: error: conditional expression is ambiguous; 'sel_t' (aka 'sc_int<hf::log2_ceil<7 * 2>::val + 1>') can be converted to 'typename ap_int_base<5, true>::RType<5, true>::plus' (aka 'ap_int<6>') and vice versa
  sel_t sel_next = (sel + (sel_t)1 == (sel_t)(N - 1) ? (sel_t)0 : sel + (sel_t)1);
                                                     ^ ~~~~~~~~   ~~~~~~~~~~~~~~
../src/./hwcore/hw/circularlinebuffer.h:24:2: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' requested here
 EOL_Handle();
 ^
../src/./hwcore/hw/circularlinebuffer.h:95:9: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::circular_line_buffer' requested here
 inline circular_line_buffer_with_replay() {}
        ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:131:70: note: in instantiation of member function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::circular_line_buffer_with_replay' requested here
  hwcore::hw::circular_line_buffer_with_replay<N_rows, BRAM_SIZE, W> clb;
                                                                     ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:120:175: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' requested here
  { ::sc_core::sc_cthread_process* thread_clb_handle = simcontext()->register_cthread_process("thread_clb", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_clb), this ); sensitive.operator() ( thread_clb_handle, clk.pos() ); };
                                                                                                                                                                              ^
../src/./hwcore/cnn/data_buffer.h:68:36: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::_sc_stream_circularlinebuffer' requested here
     : re_u1("re_u1"), u1_2_u2(1), clb_u2("clb_u2"), u2_2_u3(1), rev_u3("rev_u3"), u3_2_u4(1), rds_u4("rds_u4") {
                                   ^
generic/scmodule.cpp:29:3: note: in instantiation of member function '_data_buffer_TWO_D<32, 6, 1000, 1000, 1>::_data_buffer_TWO_D' requested here
 :test("test")
  ^
12 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
In file included from ../src/./hwcore/pipes/streamcircularlinebuffer.h:7:
In file included from ../src/./hwcore/hw/hw.h:9:
../src/./hwcore/hw/circularlinebuffer.h:60:45: error: conditional expression is ambiguous; 'typename ap_int_base<6, true>::RType<5, true>::minus' (aka 'ap_int<7>') can be converted to 'typename ap_int_base<5, true>::RType<5, true>::plus' (aka 'ap_int<6>') and vice versa
   sel_W[i] = (sel_next + i >= sel_t(N - 1) ? (sel_next + i) - sel_t(N - 1) : sel_next + i);
                                            ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   ~~~~~~~~~~~~
../src/./hwcore/hw/circularlinebuffer.h:24:2: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' requested here
 EOL_Handle();
 ^
../src/./hwcore/hw/circularlinebuffer.h:102:9: note: in instantiation of member function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::circular_line_buffer' requested here
 inline circular_line_buffer_with_replay() {}
        ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:131:70: note: in instantiation of member function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::circular_line_buffer_with_replay' requested here
  hwcore::hw::circular_line_buffer_with_replay<N_rows, BRAM_SIZE, W> clb;
                                                                     ^
../src/./hwcore/pipes/streamcircularlinebuffer.h:120:175: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' requested here
  { ::sc_core::sc_cthread_process* thread_clb_handle = simcontext()->register_cthread_process("thread_clb", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::thread_clb), this ); sensitive.operator() ( thread_clb_handle, clk.pos() ); };
                                                                                                                                                                              ^
../src/./hwcore/cnn/data_buffer.h:68:36: note: in instantiation of member function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::_sc_stream_circularlinebuffer' requested here
     : re_u1("re_u1"), u1_2_u2(1), clb_u2("clb_u2"), u2_2_u3(1), rev_u3("rev_u3"), u3_2_u4(1), rds_u4("rds_u4") {
                                   ^
generic/scmodule.cpp:29:3: note: in instantiation of member function '_data_buffer_TWO_D<32, 6, 1000, 1000, 1>::_data_buffer_TWO_D' requested here
 :test("test")
  ^
12 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:12:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:11:
../src/./hwcore/pipes/streambuffer.h:218:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:220:49: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer_not_stream_while_write = ::_sc_stream_buffer_not_stream_while_write<W, L>;
                                                ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:12:
../src/./hwcore/pipes/streamcircularlinebuffer.h:243:38: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_circularlinebuffer = _sc_stream_circularlinebuffer<W, N_rows, BRAM_SIZE, SHIFT_SIZE>;
                                     ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:14:
../src/./hwcore/pipes/streamrealign.h:164:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_realign = ::_sc_stream_realign_v2<W_in, W_out, ctrl_w>;
                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:15:
../src/./hwcore/pipes/streamresizedown.h:78:75: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_skipper = _sc_stream_resize_down_skipper<W, Nin, Nout>;
                                                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
In file included from ../src/./hwcore/cnn/data_buffer.h:16:
../src/./hwcore/pipes/streamreverse.h:53:51: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int N> using sc_stream_reverse = _sc_stream_reverse<W, N>;
                                                  ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:5:
../src/./hwcore/cnn/data_buffer.h:171:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using data_buffer_fc_only = ::_data_buffer_fc_only<W>;
                                             ^
../src/./hwcore/cnn/data_buffer.h:174:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using data_buffer_TWO_D = ::_data_buffer_TWO_D<W, N_rows, RAM_SIZE, WINDOW_SIZE, Nout>;
                          ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:12:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:39 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 702 ; free virtual = 1601
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:39 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 701 ; free virtual = 1601
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:213) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.2.2' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamrealign.h:154).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 1, 5>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 2, 4>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 3, 3>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 4, 2>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 5, 1>::get' into 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' (../src/./hwcore/hf/helperlib.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_data_list<_ap_sc_::sc_dt::sc_biguint<32>, 6, 0>::get' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:215).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator<<' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setEOP' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::shiftreg_memory<_ap_sc_::sc_dt::sc_biguint<32>, 1000>::operator[]' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_biguint, 32, 6>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeepRev<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamcircularlinebuffer.h:63).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/pipes/streamcircularlinebuffer.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' (../src/./hwcore/hw/circularlinebuffer.h:88).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<hwcore::hw::singleport_ram<1000, 32>, 6>::operator[]' into 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' (../src/./hwcore/hw/circularlinebuffer.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:24->../src/./hwcore/hw/circularlinebuffer.h:25->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/hw/circularlinebuffer.h:107->../src/./hwcore/pipes/streamcircularlinebuffer.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:203).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:211).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:220).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer_with_replay<6, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:227).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/pipes/streamcircularlinebuffer.h:235).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:135->../src/./hwcore/pipes/streamcircularlinebuffer.h:203).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:127->../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::circular_line_buffer<7, 1000, 32>::EOL_Handle' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:125->../src/./hwcore/pipes/streamcircularlinebuffer.h:227).
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::exec' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb'.
INFO: [XFORM 203-603] Inlining function 'hwcore::hw::singleport_ram<1000, 32>::flush' into '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' (../src/./hwcore/hw/circularlinebuffer.h:75->../src/./hwcore/hw/circularlinebuffer.h:127->../src/./hwcore/pipes/streamcircularlinebuffer.h:224).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:41).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:41).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::setKeep<32>' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_reverse<32, 6>::thread' (../src/./hwcore/pipes/streamreverse.h:45).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:36).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getKeep<32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:50).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_skipper<32, 6, 1>::thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/pipes/streamresizedown.h:38).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:43 ; elapsed = 00:01:26 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 661 ; free virtual = 1580
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:308: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:45 ; elapsed = 00:01:29 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 641 ; free virtual = 1562
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../src/./hwcore/pipes/streamreverse.h:38) in function '_sc_stream_reverse<32, 6>::thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'stream_loop' (../src/./hwcore/pipes/streamcircularlinebuffer.h:69) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:173) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/streamreverse.h:38) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_reverse<32, 6>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:42) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:55) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:73) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:340) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3' (../src/./hwcore/pipes/data_types.h:276) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.3.1' (../src/./hwcore/pipes/data_types.h:255) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (../src/./hwcore/pipes/data_types.h:217) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' completely with a factor of 24.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2' (../src/./hwcore/hw/circularlinebuffer.h:56) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hf/helperlib.h:286) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/hw/circularlinebuffer.h:56) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_buffer_operation' (../src/./hwcore/hw/circularlinebuffer.h:86) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'loop_c_window' (../src/./hwcore/hw/circularlinebuffer.h:92) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.3' (../src/./hwcore/hw/circularlinebuffer.h:137) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.4' (../src/./hwcore/pipes/streamcircularlinebuffer.h:213) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (../src/./hwcore/hw/circularlinebuffer.h:72) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (../src/./hwcore/hw/circularlinebuffer.h:56) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'sr.ptr_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_tmp.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:71) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.ram.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.addr_int.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.cnt.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.read_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.buffer.mVec.write_data.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.sel_W.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'clb.clb.sel_write' (../src/./hwcore/pipes/streamcircularlinebuffer.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_tmp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.V.2' (../src/./hwcore/hw/circularlinebuffer.h:82) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'sr.regs.V' (../src/./hwcore/pipes/streamcircularlinebuffer.h:49) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:54 ; elapsed = 00:01:38 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 595 ; free virtual = 1523
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:33:4) in function '_sc_stream_reverse<32, 6>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamreverse.h:33:4) in function '_sc_stream_reverse<32, 6>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_sc_stream_resize_down_skipper<32, 6, 1>::thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamrealign.h:135:4) in function '_sc_stream_realign_v2<32, 32, 32>::thread_sc_stream_realign_v2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:61:4) in function '_sc_stream_circularlinebuffer_shift<32, 6, 1000, 1000>::thread_shift' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:167:22) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:167:20) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:158:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streamcircularlinebuffer.h:158:4) in function '_sc_stream_circularlinebuffer<32, 6, 1000, 1000>::thread_clb' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:01:44 . Memory (MB): peak = 1044.227 ; gain = 320.000 ; free physical = 489 ; free virtual = 1419
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_realign_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_realign_v2::thread_sc_stream_realign_v2': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer_shift'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer_shift::thread_shift': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_circularlinebuffer'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer_shift'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_circularlinebuffer::thread_clb': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_circularlinebuffer::thread_clb': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_reverse'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_reverse::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_reverse::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_skipper'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_skipper::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_skipper::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_data_buffer_TWO_D'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_realign_v2'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_circularlinebuffer'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_reverse'
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_skipper'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_data_buffer_TWO_D'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2_thread_sc_stream_realign_v2' to 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_realign_v2' to 'p_sc_stream_realign_v2'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift_thread_shift' to 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_shift' to 'p_sc_stream_circularlinebuffer_shift'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer_thread_clb' to 'p_sc_stream_circularlinebuffer_thread_clb'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_circularlinebuffer' to 'p_sc_stream_circularlinebuffer'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse_thread' to 'p_sc_stream_reverse_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_reverse' to 'p_sc_stream_reverse'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper_thread' to 'p_sc_stream_resize_down_skipper_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_skipper' to 'p_sc_stream_resize_down_skipper'.
WARNING: [SYN 201-103] Legalizing function name '_data_buffer_TWO_D' to 'p_data_buffer_TWO_D'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_realign_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.15 seconds; current allocated memory: 265.013 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 265.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2_thread_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 265.657 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_realign_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 266.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 266.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_realign_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/ctrl' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_realign_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_realign_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 266.761 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer_shift'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift_thread_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 267.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 268.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift_thread_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift_thread_shift'.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 270.023 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_shift' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 273.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 273.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/din_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer_shift/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_shift'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 273.965 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_circularlinebuffer'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer_thread_clb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 275.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 278.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer_thread_clb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mul_mul_16ns_16ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'p_sc_stream_circularlinebuffer_mux_63_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer_thread_clb'.
INFO: [HLS 200-111]  Elapsed time: 4.53 seconds; current allocated memory: 281.155 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_circularlinebuffer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.55 seconds; current allocated memory: 290.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 290.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_circularlinebuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_circularlinebuffer/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_circularlinebuffer'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 291.687 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_reverse'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 292.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 292.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 293.073 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_reverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 293.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 293.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_reverse/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_reverse'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 293.999 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_skipper'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 294.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 294.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 295.231 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_skipper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 296.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 296.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_skipper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_skipper/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_skipper'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 296.576 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_data_buffer_TWO_D'
INFO: [HLS 200-10] Synthesizing 'p_data_buffer_TWO_D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 297.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 297.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_data_buffer_TWO_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_image_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_row_size_pkg' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_window_size' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_stride' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_data_buffer_TWO_D/ctrl_replay' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_data_buffer_TWO_D'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 299.446 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:10:2: error: unknown type name 'sc_in_rv'
 sc_in_rv<32> tri_state_in;
 ^
../src/./hwcore/hw/statusreg.h:10:10: error: expected member name or ';' after declaration specifiers
 sc_in_rv<32> tri_state_in;
 ~~~~~~~~^
../src/./hwcore/hw/statusreg.h:12:47: error: use of undeclared identifier 'tri_state_in'
 void forward_in_2_value() { status_val.write(tri_state_in.read()); }
                                              ^
../src/./hwcore/hw/statusreg.h:19:30: error: use of undeclared identifier 'tri_state_in'
  sensitive << status_val << tri_state_in;
                             ^
../src/./hwcore/hw/statusreg.h:29:2: error: no template named 'sc_out_rv'; did you mean 'sc_out'?
 sc_out_rv<32> tri_state_out;
 ^~~~~~~~~
 sc_out
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:430:11: note: 'sc_out' declared here
    class sc_out : public sc_inout<_T> {
          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:29:12: error: template argument for template type parameter must be a type
 sc_out_rv<32> tri_state_out;
           ^~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:429:21: note: template parameter is declared here
    template <class _T>
                    ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:41:15: error: use of undeclared identifier 'sc_logic_Z'
    ZVEC[i] = sc_logic_Z;
              ^
../src/./hwcore/hw/statusreg.h:48:190: error: cannot initialize a parameter of type '_ap_sc_::sc_core::sc_module *' with an rvalue of type 'sc_status_reg *'
  { ::sc_core::sc_method_process* forward_add_handle = simcontext()->register_method_process( "forward_add", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::forward_add), this ); sensitive << forward_add_handle; sensitive_pos << forward_add_handle; sensitive_neg << forward_add_handle; };
                                                                                                                                                                                             ^~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:537:62: note: passing argument to parameter here
                                                  sc_module* );
                                                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:50:199: error: cannot initialize a parameter of type '_ap_sc_::sc_core::sc_module *' with an rvalue of type 'sc_status_reg *'
  { ::sc_core::sc_method_process* forward_status_handle = simcontext()->register_method_process( "forward_status", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::forward_status), this ); sensitive << forward_status_handle; sensitive_pos << forward_status_handle; sensitive_neg << forward_status_handle; };
                                                                                                                                                                                                      ^~~~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:537:62: note: passing argument to parameter here
                                                  sc_module* );
                                                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:77:107: error: no template named 'sc_signal_rv'; did you mean 'sc_signal'?
 sc_signal<sc_uint<32> > r1_cur_add; sc_signal<sc_uint<32> > r1_next_add; sc_signal<sc_uint<32> > r1_add; sc_signal_rv<32> r1_tri_state_out; sc_signal<sc_uint<32> > r1_status; sc_status_reg r1;;
                                                                                                          ^~~~~~~~~~~~
                                                                                                          sc_signal
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:309:11: note: 'sc_signal' declared here
    class sc_signal : public sc_signal_inout_if<T> {
          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:77:120: error: template argument for template type parameter must be a type
 sc_signal<sc_uint<32> > r1_cur_add; sc_signal<sc_uint<32> > r1_next_add; sc_signal<sc_uint<32> > r1_add; sc_signal_rv<32> r1_tri_state_out; sc_signal<sc_uint<32> > r1_status; sc_status_reg r1;;
                                                                                                                       ^~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:308:20: note: template parameter is declared here
    template<class T>
                   ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:78:107: error: no template named 'sc_signal_rv'; did you mean 'sc_signal'?
 sc_signal<sc_uint<32> > r2_cur_add; sc_signal<sc_uint<32> > r2_next_add; sc_signal<sc_uint<32> > r2_add; sc_signal_rv<32> r2_tri_state_out; sc_signal<sc_uint<32> > r2_status; sc_status_reg r2;;
                                                                                                          ^~~~~~~~~~~~
                                                                                                          sc_signal
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:309:11: note: 'sc_signal' declared here
    class sc_signal : public sc_signal_inout_if<T> {
          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:78:120: error: template argument for template type parameter must be a type
 sc_signal<sc_uint<32> > r2_cur_add; sc_signal<sc_uint<32> > r2_next_add; sc_signal<sc_uint<32> > r2_add; sc_signal_rv<32> r2_tri_state_out; sc_signal<sc_uint<32> > r2_status; sc_status_reg r2;;
                                                                                                                       ^~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:308:20: note: template parameter is declared here
    template<class T>
                   ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:79:107: error: no template named 'sc_signal_rv'; did you mean 'sc_signal'?
 sc_signal<sc_uint<32> > r3_cur_add; sc_signal<sc_uint<32> > r3_next_add; sc_signal<sc_uint<32> > r3_add; sc_signal_rv<32> r3_tri_state_out; sc_signal<sc_uint<32> > r3_status; sc_status_reg r3;;
                                                                                                          ^~~~~~~~~~~~
                                                                                                          sc_signal
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:309:11: note: 'sc_signal' declared here
    class sc_signal : public sc_signal_inout_if<T> {
          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:79:120: error: template argument for template type parameter must be a type
 sc_signal<sc_uint<32> > r3_cur_add; sc_signal<sc_uint<32> > r3_next_add; sc_signal<sc_uint<32> > r3_add; sc_signal_rv<32> r3_tri_state_out; sc_signal<sc_uint<32> > r3_status; sc_status_reg r3;;
                                                                                                                       ^~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:308:20: note: template parameter is declared here
    template<class T>
                   ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:80:107: error: no template named 'sc_signal_rv'; did you mean 'sc_signal'?
 sc_signal<sc_uint<32> > r4_cur_add; sc_signal<sc_uint<32> > r4_next_add; sc_signal<sc_uint<32> > r4_add; sc_signal_rv<32> r4_tri_state_out; sc_signal<sc_uint<32> > r4_status; sc_status_reg r4;;
                                                                                                          ^~~~~~~~~~~~
                                                                                                          sc_signal
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:309:11: note: 'sc_signal' declared here
    class sc_signal : public sc_signal_inout_if<T> {
          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:80:120: error: template argument for template type parameter must be a type
 sc_signal<sc_uint<32> > r4_cur_add; sc_signal<sc_uint<32> > r4_next_add; sc_signal<sc_uint<32> > r4_add; sc_signal_rv<32> r4_tri_state_out; sc_signal<sc_uint<32> > r4_status; sc_status_reg r4;;
                                                                                                                       ^~
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_core.h:308:20: note: template parameter is declared here
    template<class T>
                   ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:83:123: error: no member named 'tri_state_in' in 'sc_status_module'
  r1.cur_add(r1_cur_add); r1.add(r1_add); r1.tri_state_out(r1_tri_state_out); sm.next_add(r1_cur_add); sm.add(r1_add); sm.tri_state_in(r1_tri_state_out);
                                                                                                                       ~~ ^
../src/./hwcore/hw/statusreg.h:84:123: error: no member named 'tri_state_in' in 'sc_status_module'
  r2.cur_add(r2_cur_add); r2.add(r2_add); r2.tri_state_out(r2_tri_state_out); r1.next_add(r2_cur_add); sm.add(r2_add); sm.tri_state_in(r2_tri_state_out);
                                                                                                                       ~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
2 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:41:15: error: use of undeclared identifier 'sc_logic_Z'
    ZVEC[i] = sc_logic_Z;
              ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:14:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
generic/scmodule.cpp:28:2: error: unknown type name '_data_buffer_TWO_D'
 _data_buffer_TWO_D<32,6,1000,1000,1> test;
 ^
generic/scmodule.cpp:28:20: error: expected member name or ';' after declaration specifiers
 _data_buffer_TWO_D<32,6,1000,1000,1> test;
 ~~~~~~~~~~~~~~~~~~^
4 warnings and 3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:41:15: error: use of undeclared identifier 'sc_logic_Z'
    ZVEC[i] = sc_logic_Z;
              ^
In file included from generic/scmodule.cpp:1:
generic/scmodule.cpp:13:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T in_T;
         ^~~~~~~~
generic/scmodule.cpp:14:10: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 typedef typename hwcore::pipes::SC_DATA_STREAM_T_trait<32>::interface_T out_T;
         ^~~~~~~~
4 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:32 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 713 ; free virtual = 11038
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:32 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 713 ; free virtual = 11038
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:34 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 691 ; free virtual = 11029
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/hw/statusreg.h:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:35 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 684 ; free virtual = 11023
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../src/./hwcore/hw/statusreg.h:41) in function 'sc_status_reg::forward_status' completely with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:37 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 655 ; free virtual = 10997
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:105:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:39 ; elapsed = 00:01:23 . Memory (MB): peak = 940.227 ; gain = 216.000 ; free physical = 589 ; free virtual = 10935
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::forward_in_2_value' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::forward_add_2_add' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::forward_add' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::forward_status' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_forward_add_2_add' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_forward_add_2_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_forward_add_2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.66 seconds; current allocated memory: 187.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 187.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_forward_add_2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_forward_add_2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 188.011 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_forward_in_2_value' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_forward_in_2_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_forward_in_2_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 188.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 188.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_forward_in_2_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_forward_in_2_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 188.368 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 188.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 188.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/next_add' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/add' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/tri_state_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 188.808 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_forward_add' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_forward_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_forward_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 189.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 189.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_forward_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_forward_add'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 189.302 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_forward_status' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_forward_status' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_forward_status' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 189.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_forward_status' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_forward_status'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.675 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 190.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/cur_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/next_add' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/tri_state_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 190.283 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.655 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 190.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 190.955 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 191.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 683 ; free virtual = 11034
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 682 ; free virtual = 11034
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:28 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 660 ; free virtual = 11024
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/hw/statusreg.h:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:29 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 647 ; free virtual = 11018
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../src/./hwcore/hw/statusreg.h:41) in function 'sc_status_reg::forward_status' completely with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:31 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 619 ; free virtual = 10993
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:105:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:32 ; elapsed = 00:01:21 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 554 ; free virtual = 10930
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::forward_in_2_value' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::forward_add_2_add' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::forward_add' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::forward_status' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_forward_add_2_add' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_forward_add_2_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_forward_add_2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.78 seconds; current allocated memory: 187.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 187.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_forward_add_2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_forward_add_2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 188.037 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_forward_in_2_value' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_forward_in_2_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_forward_in_2_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 188.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 188.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_forward_in_2_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_forward_in_2_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 188.396 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 188.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 188.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/next_add' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/add' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/tri_state_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 188.836 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_forward_add' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_forward_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_forward_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 189.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 189.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_forward_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_forward_add'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.329 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_forward_status' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_forward_status' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_forward_status' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 189.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_forward_status' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_forward_status'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.699 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 190.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 190.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/cur_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/next_add' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/tri_state_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 190.306 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.681 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 190.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 190.978 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 191.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
ERROR: [HLS 200-70] In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
                template<int pW,int pkeepW=8>
                                    ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:2:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc.h:212:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc:79:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_buffer.h:34:
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_signal.h:227:39: error: invalid operands to binary expression ('sc_status_ingress_t' and 'const sc_status_ingress_t')
    bool value_changed = !( m_cur_val == value_ );
                            ~~~~~~~~~ ^  ~~~~~~
../src/./hwcore/hw/statusreg.h:68:10: note: in instantiation of member function 'sc_core::sc_signal<sc_status_ingress_t, 0>::write' requested here
        SC_CTOR(sc_status_reg) {
                ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:401:5: note: expanded from macro 'SC_CTOR'
    user_module_name( ::sc_core::sc_module_name )
    ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_process_handle.h:147:13: note: candidate function not viable: no known conversion from 'sc_status_ingress_t' to 'const sc_core::sc_process_handle' for 1st argument; 
inline bool operator == ( 
            ^
In file included from generic/scmodule.cpp:2:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc.h:212:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc:79:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_buffer.h:34:
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_signal.h:261:22: error: invalid operands to binary expression ('sc_status_ingress_t' and 'sc_status_ingress_t')
    if( !( m_new_val == m_cur_val ) ) {
           ~~~~~~~~~ ^  ~~~~~~~~~
../src/./hwcore/hw/statusreg.h:68:10: note: in instantiation of member function 'sc_core::sc_signal<sc_status_ingress_t, 0>::update' requested here
        SC_CTOR(sc_status_reg) {
                ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:401:5: note: expanded from macro 'SC_CTOR'
    user_module_name( ::sc_core::sc_module_name )
    ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_process_handle.h:147:13: note: candidate function not viable: no known conversion from 'sc_status_ingress_t' to 'const sc_core::sc_process_handle' for 1st argument; 
inline bool operator == ( 
            ^
In file included from generic/scmodule.cpp:2:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc.h:212:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc:79:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_buffer.h:34:
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_signal.h:227:39: error: invalid operands to binary expression ('sc_status_egress_t' and 'const sc_status_egress_t')
    bool value_changed = !( m_cur_val == value_ );
                            ~~~~~~~~~ ^  ~~~~~~
../src/./hwcore/hw/statusreg.h:105:10: note: in instantiation of member function 'sc_core::sc_signal<sc_status_egress_t, 0>::write' requested here
        SC_CTOR(sc_status_test) : SC_INST(sm), SC_INST(r1), SC_INST(r2), SC_INST(r3), SC_INST(r4) {
                ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:401:5: note: expanded from macro 'SC_CTOR'
    user_module_name( ::sc_core::sc_module_name )
    ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_process_handle.h:147:13: note: candidate function not viable: no known conversion from 'sc_status_egress_t' to 'const sc_core::sc_process_handle' for 1st argument; 
inline bool operator == ( 
            ^
In file included from generic/scmodule.cpp:2:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc.h:212:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/systemc:79:
In file included from /tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_buffer.h:34:
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/communication/sc_signal.h:261:22: error: invalid operands to binary expression ('sc_status_egress_t' and 'sc_status_egress_t')
    if( !( m_new_val == m_cur_val ) ) {
           ~~~~~~~~~ ^  ~~~~~~~~~
../src/./hwcore/hw/statusreg.h:105:10: note: in instantiation of member function 'sc_core::sc_signal<sc_status_egress_t, 0>::update' requested here
        SC_CTOR(sc_status_test) : SC_INST(sm), SC_INST(r1), SC_INST(r2), SC_INST(r3), SC_INST(r4) {
                ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_module.h:401:5: note: expanded from macro 'SC_CTOR'
    user_module_name( ::sc_core::sc_module_name )
    ^
/tools/Xilinx/Vivado/2019.1/lnx64/tools/systemc/include/sysc/kernel/sc_process_handle.h:147:13: note: candidate function not viable: no known conversion from 'sc_status_egress_t' to 'const sc_core::sc_process_handle' for 1st argument; 
inline bool operator == ( 
            ^
2 warnings and 4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:24 ; elapsed = 00:01:12 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 682 ; free virtual = 10727
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:24 ; elapsed = 00:01:12 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 682 ; free virtual = 10727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 667 ; free virtual = 10720
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:27 ; elapsed = 00:01:15 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 660 ; free virtual = 10713
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:31 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 635 ; free virtual = 10690
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:145:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 572 ; free virtual = 10627
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.72 seconds; current allocated memory: 184.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 184.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 184.562 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 184.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 184.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 184.954 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 185.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 185.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 185.474 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 185.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 185.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 185.996 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 186.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 186.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 186.407 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 186.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 186.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 187.138 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 187.607 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 187.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 188.175 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:24 ; elapsed = 00:01:13 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 719 ; free virtual = 10243
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:24 ; elapsed = 00:01:13 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 719 ; free virtual = 10243
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:26 ; elapsed = 00:01:15 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 701 ; free virtual = 10236
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:27 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 688 ; free virtual = 10226
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:32 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 658 ; free virtual = 10199
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:209:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:01:24 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 577 ; free virtual = 10120
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.58 seconds; current allocated memory: 209.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.606 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 209.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 210.000 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 210.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 210.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 210.543 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 210.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 210.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 211.089 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 211.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 211.557 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 211.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 212.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 212.237 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 212.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 212.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 212.869 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:37 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 672 ; free virtual = 9653
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:37 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 672 ; free virtual = 9653
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:39 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 656 ; free virtual = 9645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:41 ; elapsed = 00:01:23 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 644 ; free virtual = 9635
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:01:29 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 614 ; free virtual = 9610
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:272:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 522 ; free virtual = 9520
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 92.8 seconds; current allocated memory: 221.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 221.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 221.250 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 221.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 221.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 221.681 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 221.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 222.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 222.201 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 222.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.733 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 222.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 223.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.236 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 223.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.892 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.522 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 224.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.984 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_sm_methode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 225.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_sm_methode'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 225.757 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 226.127 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 226.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 226.683 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 227.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 228.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_val' to 'ap_vld'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 228.654 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 229.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 230.169 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:37 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 722 ; free virtual = 9655
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:37 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 722 ; free virtual = 9655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:40 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 706 ; free virtual = 9647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:41 ; elapsed = 00:01:23 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 694 ; free virtual = 9637
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:48 ; elapsed = 00:01:30 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 660 ; free virtual = 9611
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:272:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 964.227 ; gain = 240.000 ; free physical = 642 ; free virtual = 9516
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.54 seconds; current allocated memory: 221.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 221.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 221.751 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.180 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 222.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 222.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 222.699 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 223.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.234 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 223.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 223.739 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.397 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.025 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 225.496 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_sm_methode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 225.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 226.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_sm_methode'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 226.271 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 226.647 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 227.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 227.215 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 227.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 228.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_val' to 'ap_vld'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 229.202 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 230.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 230.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:35 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 733 ; free virtual = 9641
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:35 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 733 ; free virtual = 9641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:37 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 717 ; free virtual = 9633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:39 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 704 ; free virtual = 9622
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:01:28 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 672 ; free virtual = 9596
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:271:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:01:32 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 580 ; free virtual = 9506
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 92.19 seconds; current allocated memory: 222.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 223.154 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 223.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 223.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 223.697 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 224.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 224.368 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 224.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.955 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 225.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.274 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 225.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 225.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 225.787 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.374 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 226.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 226.822 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_sm_methode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 227.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 227.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_sm_methode'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 227.675 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 228.092 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 228.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 228.704 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 229.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 230.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_val' to 'ap_vld'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 230.857 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 232.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:36 ; elapsed = 00:01:18 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 682 ; free virtual = 9599
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:36 ; elapsed = 00:01:18 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 681 ; free virtual = 9599
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:39 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 665 ; free virtual = 9591
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:41 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 650 ; free virtual = 9578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:48 ; elapsed = 00:01:30 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 622 ; free virtual = 9552
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:272:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:52 ; elapsed = 00:01:34 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 530 ; free virtual = 9462
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.87 seconds; current allocated memory: 222.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.160 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 223.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 223.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.702 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 224.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 224.378 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 224.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 224.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 224.963 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 225.281 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.790 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 226.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.384 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 226.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 226.832 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_sm_methode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 227.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 227.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_sm_methode'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 227.688 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 228.101 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 228.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 228.716 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 229.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 230.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/status_val' to 'ap_vld'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 230.871 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 232.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:29 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 679 ; free virtual = 9653
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:29 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 679 ; free virtual = 9653
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:31 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 663 ; free virtual = 9645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:33 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 649 ; free virtual = 9632
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:01:28 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 617 ; free virtual = 9607
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:272:3) in function 'sc_status_test::test_thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:232:60) in function 'sc_status_test::fifo_s_monitor' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:47 ; elapsed = 00:01:32 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 518 ; free virtual = 9509
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::fifo_s_monitor': 'clk'.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 92.64 seconds; current allocated memory: 234.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 234.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.311 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 234.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 234.851 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 235.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 235.526 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 235.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 235.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.112 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.430 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 236.943 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 237.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.540 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 237.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.984 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_fifo_s_monitor' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_fifo_s_monitor' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_fifo_s_monitor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 238.528 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 238.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_fifo_s_monitor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_fifo_s_monitor/sc_fifo_chn_1_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_fifo_s_monitor'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 239.164 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_sm_methode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 239.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 239.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_sm_methode'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 240.049 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 240.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 240.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 240.894 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 241.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 242.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/clk' to 'ap_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:191:47: error: member initializer 'fifo_reg_count' does not name a non-static data member or base class
     : in(1), out(n), fifo_reg_write_n(name), fifo_reg_count(name), fifo_reg_blocked(name) {}
                                              ^~~~~~~~~~~~~~~~~~~~
../src/./hwcore/hw/statusreg.h:254:17: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
       test(16, "test") {
                ^
3 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:257:17: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
       test(16, "test") {
                ^
3 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:39 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 718 ; free virtual = 10093
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:39 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 718 ; free virtual = 10093
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:41 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 703 ; free virtual = 10085
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:44 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 688 ; free virtual = 10071
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:55 ; elapsed = 00:01:33 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 658 ; free virtual = 10043
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:293:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:00 ; elapsed = 00:01:38 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 567 ; free virtual = 9953
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_proxy': 'clk'.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
WARNING: [SCA 200-202] SC_CTHREAD process 'sc_status_test::test_proxy' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.48 seconds; current allocated memory: 237.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.297 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 237.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 237.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 237.839 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 238.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.513 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.095 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 239.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 239.416 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 239.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 239.925 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 240.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.517 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 240.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 240.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.962 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_sm_methode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 241.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 241.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_sm_methode'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 241.880 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_proxy' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_proxy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_proxy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 242.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 242.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_proxy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_proxy'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 242.770 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 243.191 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 243.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 243.800 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 244.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 245.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:233:170: error: use of undeclared identifier 'fifo_in'
 sc_fifo_monitor<int> test; void test_proxy() { int write_n = 0; while (true) { test.fifo_reg_write_n_status.write(write_n); test.fifo_reg_blocked_status = 0; int tmp = fifo_in.read(); test.fifo_reg_blocked_status = 1; test.fifo_out.write(tmp); write_n++; } };
                                                                                                                                                                         ^
../src/./hwcore/hw/statusreg.h:251:17: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
       test(16, "test") {
                ^
3 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:251:17: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
       test(16, "test") {
                ^
3 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:33 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 624 ; free virtual = 9645
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:33 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 623 ; free virtual = 9645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:35 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 597 ; free virtual = 9634
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:37 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 553 ; free virtual = 9622
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:45 ; elapsed = 00:01:29 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 517 ; free virtual = 9597
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:287:3) in function 'sc_status_test::test_thread' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:233:184) in function 'sc_status_test::test_proxy' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:49 ; elapsed = 00:01:33 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 430 ; free virtual = 9507
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_proxy': 'clk'.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.33 seconds; current allocated memory: 222.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 222.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 222.778 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 223.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 223.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.355 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 223.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 223.780 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 223.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 224.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.129 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 224.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 224.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 224.662 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 225.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 225.155 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 225.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 225.624 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 226.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/status' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_reg/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 226.277 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_test'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_sm_methode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 226.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 227.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_sm_methode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_sm_methode'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 227.348 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_proxy' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_proxy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_proxy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 227.981 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 228.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_proxy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_proxy'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 228.605 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'sc_status_test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 229.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 229.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r1_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r2_status_ap_vld' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sc_status_test_test_thread/r3_status_ap_vld' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 229.675 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 230.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 231.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_test/clk' to 'ap_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/hw/statusreg.h:229:39: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <class T> using sc_out_opt = sc_port<sc_signal_inout_if<T>, 1, SC_ZERO_OR_MORE_BOUND>;
                                      ^
../src/./hwcore/hw/statusreg.h:229:73: error: use of undeclared identifier 'SC_ZERO_OR_MORE_BOUND'
template <class T> using sc_out_opt = sc_port<sc_signal_inout_if<T>, 1, SC_ZERO_OR_MORE_BOUND>;
                                                                        ^
3 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:51 ; elapsed = 00:00:49 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2484 ; free virtual = 11833
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:51 ; elapsed = 00:00:49 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2484 ; free virtual = 11833
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2466 ; free virtual = 11816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:54 ; elapsed = 00:00:52 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2464 ; free virtual = 11815
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:57 ; elapsed = 00:00:56 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2433 ; free virtual = 11785
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:287:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:59 ; elapsed = 00:00:58 . Memory (MB): peak = 940.223 ; gain = 216.000 ; free physical = 2361 ; free virtual = 11714
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.13 seconds; current allocated memory: 206.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 207.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.144 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 207.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 207.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.708 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 207.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.152 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 208.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 208.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.501 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 208.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 209.021 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 209.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 209.511 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 209.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 209.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 209.981 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 210.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 210.494 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_add' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&status_val' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2642 ; free virtual = 11991
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2642 ; free virtual = 11991
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2630 ; free virtual = 11980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:54 ; elapsed = 00:00:51 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2616 ; free virtual = 11966
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:00:55 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 2601 ; free virtual = 11953
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/hw/statusreg.h:288:3) in function 'sc_status_test::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:00 ; elapsed = 00:00:57 . Memory (MB): peak = 940.223 ; gain = 216.000 ; free physical = 2518 ; free virtual = 11870
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_end'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_end::met_loop_back_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_end' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_module'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_out' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_module::getStatus_egress_in' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_module' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_reg'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Process 'sc_status_reg::met_out_handle' has no reset block.
INFO: [SCA 200-201] Process 'sc_status_reg::met_in_handle' has no reset block.
INFO: [SCA 200-201] Module 'sc_status_reg' has no clock port, it is a combinational module.
INFO: [SCA 200-201] Elaborating SystemC module 'sc_status_test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_status_module'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_reg'
INFO: [SCA 200-201] Contains sub-module: 'sc_status_end'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_status_test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_status_test::test_thread': 'reset'.
INFO: [SCA 200-201] Process 'sc_status_test::sm_methode' has no reset block.
WARNING: [SCA 200-202] Port 'status_val' has no reset.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_end'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_end_met_loop_back_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.79 seconds; current allocated memory: 207.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 207.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end_met_loop_back_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end_met_loop_back_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.440 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_end' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 207.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 207.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_end' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_out_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_end/ingress_in' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_end'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 208.006 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_module'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_in' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 208.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_in'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.449 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] Synthesizing 'sc_status_module_getStatus_egress_out' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module_getStatus_egress_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module_getStatus_egress_out'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.801 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 209.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 209.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_add' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/status_val' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_status_module/egress_in' to 'ap_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_module'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 209.315 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_status_reg'
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_in_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 209.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_in_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_in_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 209.815 MB.
INFO: [HLS 200-10] Found SystemC process: 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] Synthesizing 'sc_status_reg_met_out_handle' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 210.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_status_reg_met_out_handle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_status_reg_met_out_handle'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 210.298 MB.
INFO: [HLS 200-10] Synthesizing 'sc_status_reg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_status_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 210.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 210.821 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:268:2: warning: remove before synth [-W#warnings]
#warning remove before synth
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/hf/helperlib.h:532:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int I> using sc_fixed_sat = ap_fixed<W, I, SC_RND, SC_SAT>;
                                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:316:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int P, int N> using PE = ::_PE<W, P, N>;
                                          ^
../src/./hwcore/cnn/pe.h:262:17: error: no matching member function for call to 'getDataFixed'
 tmp_W.template getDataFixed<W, P, N>(W_in);
 ~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/pe.h:222:173: note: in instantiation of member function '_PE<16, 8, 4>::PE_thread' requested here
  { ::sc_core::sc_cthread_process* PE_thread_handle = simcontext()->register_cthread_process("PE_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::PE_thread), this ); sensitive.operator() ( PE_thread_handle, clk.pos() ); };
                                                                                                                                                                            ^
generic/scmodule.cpp:42:3: note: in instantiation of member function '_PE<16, 8, 4>::_PE' requested here
 :test("test")
  ^
../src/./hwcore/pipes/data_types.h:313:15: note: candidate function [with data_W = 16, data_P = 8, N = 4] not viable: no known conversion from 'sc_fixed_sat<16, 8> [4]' to 'sc_fixed<16, 8> *' for 1st argument; 
  inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
              ^
../src/./hwcore/pipes/data_types.h:324:29: note: candidate function template not viable: requires 0 arguments, but 1 was provided
  inline sc_fixed<W,data_P> getDataFixed()
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:263:21: error: no matching member function for call to 'getDataFixed'
     tmp_X.template getDataFixed<W, P, N>(X);
     ~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/data_types.h:313:15: note: candidate function [with data_W = 16, data_P = 8, N = 4] not viable: no known conversion from 'sc_fixed_sat<16, 8> [4]' to 'sc_fixed<16, 8> *' for 1st argument; 
  inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
              ^
../src/./hwcore/pipes/data_types.h:324:29: note: candidate function template not viable: requires 0 arguments, but 1 was provided
  inline sc_fixed<W,data_P> getDataFixed()
                            ^
4 warnings and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:268:2: warning: remove before synth [-W#warnings]
#warning remove before synth
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/hf/helperlib.h:537:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int I> using sc_fixed_sat = sc_fixed<W, I, SC_RND, SC_SAT>;
                                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:316:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int P, int N> using PE = ::_PE<W, P, N>;
                                          ^
../src/./hwcore/cnn/pe.h:262:17: error: no matching member function for call to 'getDataFixed'
 tmp_W.template getDataFixed<W, P, N>(W_in);
 ~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/cnn/pe.h:222:173: note: in instantiation of member function '_PE<16, 8, 4>::PE_thread' requested here
  { ::sc_core::sc_cthread_process* PE_thread_handle = simcontext()->register_cthread_process("PE_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::PE_thread), this ); sensitive.operator() ( PE_thread_handle, clk.pos() ); };
                                                                                                                                                                            ^
generic/scmodule.cpp:42:3: note: in instantiation of member function '_PE<16, 8, 4>::_PE' requested here
 :test("test")
  ^
../src/./hwcore/pipes/data_types.h:313:15: note: candidate function [with data_W = 16, data_P = 8, N = 4] not viable: no known conversion from 'sc_fixed_sat<16, 8> [4]' to 'sc_fixed<16, 8> *' for 1st argument; 
  inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
              ^
../src/./hwcore/pipes/data_types.h:324:29: note: candidate function template not viable: requires 0 arguments, but 1 was provided
  inline sc_fixed<W,data_P> getDataFixed()
                            ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:263:21: error: no matching member function for call to 'getDataFixed'
     tmp_X.template getDataFixed<W, P, N>(X);
     ~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~
../src/./hwcore/pipes/data_types.h:313:15: note: candidate function [with data_W = 16, data_P = 8, N = 4] not viable: no known conversion from 'sc_fixed_sat<16, 8> [4]' to 'sc_fixed<16, 8> *' for 1st argument; 
  inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
              ^
../src/./hwcore/pipes/data_types.h:324:29: note: candidate function template not viable: requires 0 arguments, but 1 was provided
  inline sc_fixed<W,data_P> getDataFixed()
                            ^
4 warnings and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:268:2: warning: remove before synth [-W#warnings]
#warning remove before synth
 ^
1 warning generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/hf/helperlib.h:537:46: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int I> using sc_fixed_sat = sc_fixed<W, I, SC_RND, SC_SAT>;
                                             ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:316:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int P, int N> using PE = ::_PE<W, P, N>;
                                          ^
4 warnings generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:3:
../src/./hwcore/hf/helperlib.h:503:1: error: expected unqualified-id
>
^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:48:13: error: no template named 'sc_fixed_sat'; did you mean 'sc_fixed'?
     sum = (sc_fixed_sat<W, P>)sum + (sc_fixed_sat<W, P>)hwcore::hf::bv2fixed<W, P>(tmp_i.data);
            ^~~~~~~~~~~~
            sc_fixed
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:1027:12: note: 'sc_fixed' declared here
    struct sc_fixed : ap_fixed_base<_SC_W,_SC_I,true,_SC_Q,_SC_O, _SC_N> {
           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:48:39: error: no template named 'sc_fixed_sat'; did you mean 'sc_fixed'?
     sum = (sc_fixed_sat<W, P>)sum + (sc_fixed_sat<W, P>)hwcore::hf::bv2fixed<W, P>(tmp_i.data);
                                      ^~~~~~~~~~~~
                                      sc_fixed
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:1027:12: note: 'sc_fixed' declared here
    struct sc_fixed : ap_fixed_base<_SC_W,_SC_I,true,_SC_Q,_SC_O, _SC_N> {
           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:276:14: error: no template named 'sc_fixed_sat'; did you mean 'sc_fixed'?
 prods[i] = (sc_fixed_sat<W, P>)W_in[i] * (sc_fixed_sat<W, P>)X[i];
             ^~~~~~~~~~~~
             sc_fixed
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:1027:12: note: 'sc_fixed' declared here
    struct sc_fixed : ap_fixed_base<_SC_W,_SC_I,true,_SC_Q,_SC_O, _SC_N> {
           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:276:44: error: no template named 'sc_fixed_sat'; did you mean 'sc_fixed'?
 prods[i] = (sc_fixed_sat<W, P>)W_in[i] * (sc_fixed_sat<W, P>)X[i];
                                           ^~~~~~~~~~~~
                                           sc_fixed
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:1027:12: note: 'sc_fixed' declared here
    struct sc_fixed : ap_fixed_base<_SC_W,_SC_I,true,_SC_Q,_SC_O, _SC_N> {
           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:286:9: error: no template named 'sc_fixed_sat'; did you mean 'sc_fixed'?
 sum = (sc_fixed_sat<W, P>)sum + (sc_fixed_sat<W, P>)prods[i];
        ^~~~~~~~~~~~
        sc_fixed
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:1027:12: note: 'sc_fixed' declared here
    struct sc_fixed : ap_fixed_base<_SC_W,_SC_I,true,_SC_Q,_SC_O, _SC_N> {
           ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:286:35: error: no template named 'sc_fixed_sat'; did you mean 'sc_fixed'?
 sum = (sc_fixed_sat<W, P>)sum + (sc_fixed_sat<W, P>)prods[i];
                                  ^~~~~~~~~~~~
                                  sc_fixed
/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc/ap_sc_dt.h:1027:12: note: 'sc_fixed' declared here
    struct sc_fixed : ap_fixed_base<_SC_W,_SC_I,true,_SC_Q,_SC_O, _SC_N> {
           ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:269:2: warning: remove before synth [-W#warnings]
#warning remove before synth
 ^
1 warning generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:318:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int P, int N> using PE = ::_PE<W, P, N>;
                                          ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:28 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 608 ; free virtual = 9989
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'W' is not declared in 'PE_thread'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:28 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 608 ; free virtual = 9989
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread()' (../src/./hwcore/cnn/pe.h:276:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread()' (../src/./hwcore/cnn/pe.h:286:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::EOP' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:49).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:53).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::unValid' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:55).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setUnvalid' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:56).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/pipes/data_types.h:206->../src/./hwcore/cnn/pe.h:56).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 2>' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/pipes/data_types.h:212->../src/./hwcore/cnn/pe.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:239).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setEOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:241).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::unValid' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:243).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setUnvalid' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:249).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::getDataFixed<16, 8, 4>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:263).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::getDataFixed<16, 8, 4>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:264).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:271).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:290).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:305).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:306).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:306).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setEOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:309).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/cnn/pe.h:241).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:206->../src/./hwcore/cnn/pe.h:249).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:319->../src/./hwcore/cnn/pe.h:263).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:319->../src/./hwcore/cnn/pe.h:264).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 2>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:212->../src/./hwcore/cnn/pe.h:271).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/cnn/pe.h:309).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:31 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 583 ; free virtual = 9972
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:222: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:32 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 571 ; free virtual = 9961
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:276:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:286:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../src/./hwcore/cnn/pe.h:251) in function '_PE<16, 8, 4>::PE_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:315) in function '_PE<16, 8, 4>::PE_thread' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:276:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'MULLOOP' (../src/./hwcore/cnn/pe.h:275) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:286:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SUMLOOP' (../src/./hwcore/cnn/pe.h:285) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:217) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:316) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (../src/./hwcore/hf/helperlib.h:442) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2.1' (../src/./hwcore/hf/helperlib.h:442) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (../src/./hwcore/hf/helperlib.h:484) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MULLOOP' (../src/./hwcore/cnn/pe.h:275) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUMLOOP' (../src/./hwcore/cnn/pe.h:285) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (../src/./hwcore/hf/helperlib.h:452) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (../src/./hwcore/pipes/data_types.h:217) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/hf/helperlib.h:442) in function 'Summer<16, 8>::PE_sum_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/hf/helperlib.h:452) in function 'Summer<16, 8>::PE_sum_thread' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'W_in.V' (../src/./hwcore/cnn/pe.h:258) automatically.
WARNING: [XFORM 203-105] Ignored array partition directive (../src/./hwcore/cnn/pe.h:259:1) : cannot locate the real object(s).
INFO: [XFORM 203-101] Partitioning array 'X.V' (../src/./hwcore/cnn/pe.h:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prods.V' (../src/./hwcore/cnn/pe.h:272) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:226)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:01:22 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 536 ; free virtual = 9929
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_PE<16, 8, 4>::PE_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_PE<16, 8, 4>::PE_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pe.h:42:9) in function 'Summer<16, 8>::PE_sum_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:36 ; elapsed = 00:01:24 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 496 ; free virtual = 9890
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'Summer'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Summer::PE_sum_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'Summer::PE_sum_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_PE'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Summer'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_PE::PE_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_PE::PE_thread': 'reset'.
INFO: [SCA 200-201] Process '_PE::forward_port' has no reset block.
WARNING: [SCA 200-202] Port 'count_out' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_PE'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_PE_forward_port' to 'p_PE_forward_port'.
WARNING: [SYN 201-103] Legalizing function name '_PE_PE_thread' to 'p_PE_PE_thread'.
WARNING: [SYN 201-103] Legalizing function name '_PE' to 'p_PE'.
INFO: [HLS 200-10] Synthesizing SystemC module 'Summer'
INFO: [HLS 200-10] Found SystemC process: 'Summer_PE_sum_thread' 
INFO: [HLS 200-10] Synthesizing 'Summer_PE_sum_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Summer_PE_sum_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.18 seconds; current allocated memory: 181.343 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 181.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Summer_PE_sum_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Summer_PE_sum_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 181.958 MB.
INFO: [HLS 200-10] Synthesizing 'Summer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Summer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 182.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 183.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Summer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/count_out' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Summer'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 183.295 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:268:2: warning: remove before synth [-W#warnings]
#warning remove before synth
 ^
1 warning generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:4:
../src/./hwcore/pipes/data_types.h:140:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../src/./hwcore/pipes/data_types.h:392:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:6:
../src/./hwcore/cnn/pe.h:316:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int P, int N> using PE = ::_PE<W, P, N>;
                                          ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:30 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 527 ; free virtual = 8968
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'W' is not declared in 'PE_thread'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:30 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 527 ; free virtual = 8968
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread()' (../src/./hwcore/cnn/pe.h:275:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread()' (../src/./hwcore/cnn/pe.h:285:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::EOP' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:44).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:48).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:52).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::unValid' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:54).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setUnvalid' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:55).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/cnn/pe.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/pipes/data_types.h:206->../src/./hwcore/cnn/pe.h:55).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 2>' into 'Summer<16, 8>::PE_sum_thread' (../src/./hwcore/pipes/data_types.h:212->../src/./hwcore/cnn/pe.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:238).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setEOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:240).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::unValid' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:242).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setUnvalid' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:248).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::getDataFixed<16, 8, 4>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:262).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::getDataFixed<16, 8, 4>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:263).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:270).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:288).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:303).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:304).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:304).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setEOP' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:307).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/cnn/pe.h:240).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:206->../src/./hwcore/cnn/pe.h:248).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:319->../src/./hwcore/cnn/pe.h:262).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:319->../src/./hwcore/cnn/pe.h:263).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 2>' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:212->../src/./hwcore/cnn/pe.h:270).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<16, 8>::setKeep.1' into '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/pipes/data_types.h:194->../src/./hwcore/cnn/pe.h:307).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:32 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 499 ; free virtual = 8948
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:222: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:33 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 484 ; free virtual = 8936
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:275:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:285:1): unrolling factor must be a constant integer.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../src/./hwcore/cnn/pe.h:250) in function '_PE<16, 8, 4>::PE_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:315) in function '_PE<16, 8, 4>::PE_thread' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:275:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'MULLOOP' (../src/./hwcore/cnn/pe.h:274) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored unroll directive in function '_PE<16, 8, 4>::PE_thread' (../src/./hwcore/cnn/pe.h:285:1): unrolling factor must be a constant integer.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'SUMLOOP' (../src/./hwcore/cnn/pe.h:284) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/pipes/data_types.h:217) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:217) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:316) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (../src/./hwcore/hf/helperlib.h:442) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2.1' (../src/./hwcore/hf/helperlib.h:442) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3' (../src/./hwcore/hf/helperlib.h:484) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'MULLOOP' (../src/./hwcore/cnn/pe.h:274) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUMLOOP' (../src/./hwcore/cnn/pe.h:284) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.6' (../src/./hwcore/hf/helperlib.h:452) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (../src/./hwcore/pipes/data_types.h:217) in function '_PE<16, 8, 4>::PE_thread' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/hf/helperlib.h:442) in function 'Summer<16, 8>::PE_sum_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/hf/helperlib.h:452) in function 'Summer<16, 8>::PE_sum_thread' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'W_in.V' (../src/./hwcore/cnn/pe.h:257) automatically.
WARNING: [XFORM 203-105] Ignored array partition directive (../src/./hwcore/cnn/pe.h:258:1) : cannot locate the real object(s).
INFO: [XFORM 203-101] Partitioning array 'X.V' (../src/./hwcore/cnn/pe.h:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prods.V' (../src/./hwcore/cnn/pe.h:271) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:36 ; elapsed = 00:01:22 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 448 ; free virtual = 8902
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_PE<16, 8, 4>::PE_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/data_types.h:182:12) in function '_PE<16, 8, 4>::PE_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pe.h:42:9) in function 'Summer<16, 8>::PE_sum_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:38 ; elapsed = 00:01:24 . Memory (MB): peak = 916.227 ; gain = 192.000 ; free physical = 405 ; free virtual = 8860
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'Summer'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Summer::PE_sum_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'Summer::PE_sum_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module '_PE'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Summer'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_PE::PE_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_PE::PE_thread': 'reset'.
INFO: [SCA 200-201] Process '_PE::forward_port' has no reset block.
WARNING: [SCA 200-202] Port 'count_out' has no reset.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_PE'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_PE_forward_port' to 'p_PE_forward_port'.
WARNING: [SYN 201-103] Legalizing function name '_PE_PE_thread' to 'p_PE_PE_thread'.
WARNING: [SYN 201-103] Legalizing function name '_PE' to 'p_PE'.
INFO: [HLS 200-10] Synthesizing SystemC module 'Summer'
INFO: [HLS 200-10] Found SystemC process: 'Summer_PE_sum_thread' 
INFO: [HLS 200-10] Synthesizing 'Summer_PE_sum_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Summer_PE_sum_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.45 seconds; current allocated memory: 190.851 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 191.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Summer_PE_sum_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Summer_PE_sum_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 191.667 MB.
INFO: [HLS 200-10] Synthesizing 'Summer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Summer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 193.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 193.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Summer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Summer/count_out' to 'ap_vld'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Summer'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 193.333 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_PE'
INFO: [HLS 200-10] Found SystemC process: 'p_PE_PE_thread' 
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
ERROR: [HLS 200-70] SystemC include path (absolut): /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc
SystemC design file: /home/jonathan/git/CNNAccel/src/IP/generic/defualt/.autopilot/db/scmodule.scpp.0.cpp
Analyzing scmodule.scpp.0.cpp...
Analyze module (mul) ... 
Warning: Cannot find reset signal in module mul.
Analyze module (mul) ... 
Error: Cannot find Constructor of module: mul
	template<int W>
struct mul<0,W> : ::sc_core::sc_module
{
 sc_in<sc_int<W> > A;
 sc_in<sc_int<W> > B;
 sc_out<sc_int<W*2> > C;
#pragma empty_line
 void func()
 {
  C.write(A.read()*B.read());
 }
#pragma empty_line
 typedef mul SC_CURRENT_USER_MODULE;
#pragma empty_line
 mul<0,W>( ::sc_core::sc_module_name)
 {
  { ::sc_core::sc_method_process* func_handle = simcontext()->register_method_process( "func", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::func), this ); sensitive << func_handle; sensitive_pos << func_handle; sensitive_neg << func_handle; };
  sensitive << A << B;
 }
#pragma empty_line
}; in generic/scmodule.cpp:45
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:143:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 478 ; free virtual = 11644
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 478 ; free virtual = 11644
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:117) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:60).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:64).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:113).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:132).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:133).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:64).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:133).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 444 ; free virtual = 11619
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:20 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 430 ; free virtual = 11610
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../src/./hwcore/cnn/pool.h:56) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:114) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:70) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (../src/./hwcore/cnn/pool.h:72) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:118) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:01:17 . Memory (MB): peak = 917.023 ; gain = 192.797 ; free physical = 391 ; free virtual = 11574
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:56:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:39:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:39:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:01:18 . Memory (MB): peak = 917.023 ; gain = 192.797 ; free physical = 361 ; free virtual = 11546
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_sc_pooling_pooling_thread' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('buffer_0_V_addr_write_ln106', ../src/./hwcore/cnn/pool.h:106) of variable 'pool_value_7_0_2', ../src/./hwcore/cnn/pool.h:92 on array 'buffer[0].V', ../src/./hwcore/cnn/pool.h:31 and 'load' operation ('buffer_0_V_load', ../src/./hwcore/cnn/pool.h:71) on array 'buffer[0].V', ../src/./hwcore/cnn/pool.h:31.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buffer_6_V_addr_write_ln106', ../src/./hwcore/cnn/pool.h:106) of variable 'pool_value_7_0_2', ../src/./hwcore/cnn/pool.h:92 on array 'buffer[6].V', ../src/./hwcore/cnn/pool.h:31 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_6_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_0_V_load_3', ../src/./hwcore/cnn/pool.h:119) on array 'buffer[0].V', ../src/./hwcore/cnn/pool.h:31 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (12.318ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'p_sc_pooling_pooling_thread' consists of the following:
	'mul' operation of DSP[319] ('mul_ln1118_2', ../src/./hwcore/cnn/pool.h:77) [319]  (2.85 ns)
	'icmp' operation ('icmp_ln785_3', ../src/./hwcore/cnn/pool.h:77) [324]  (0.863 ns)
	'or' operation ('or_ln785_6', ../src/./hwcore/cnn/pool.h:77) [325]  (0.331 ns)
	multiplexor before 'phi' operation ('overflow_2_0_2', ../src/./hwcore/cnn/pool.h:77) with incoming values : ('xor_ln785_4', ../src/./hwcore/cnn/pool.h:77) [331]  (0.755 ns)
	'phi' operation ('overflow_2_0_2', ../src/./hwcore/cnn/pool.h:77) with incoming values : ('xor_ln785_4', ../src/./hwcore/cnn/pool.h:77) [331]  (0 ns)
	'or' operation ('or_ln340_10', ../src/./hwcore/cnn/pool.h:77) [336]  (0 ns)
	'select' operation ('select_ln340_4', ../src/./hwcore/cnn/pool.h:77) [339]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_V_3_0_2', ../src/./hwcore/cnn/pool.h:77) with incoming values : ('p_Result_16_8_s', ../src/./hwcore/hf/helperlib.h:449->../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:64) ('select_ln340_4', ../src/./hwcore/cnn/pool.h:77) ('select_ln388_4', ../src/./hwcore/cnn/pool.h:77) [345]  (1.18 ns)
	'phi' operation ('pool_value_V_3_0_2', ../src/./hwcore/cnn/pool.h:77) with incoming values : ('p_Result_16_8_s', ../src/./hwcore/hf/helperlib.h:449->../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:64) ('select_ln340_4', ../src/./hwcore/cnn/pool.h:77) ('select_ln388_4', ../src/./hwcore/cnn/pool.h:77) [345]  (0 ns)
	'add' operation ('add_ln703_2', ../src/./hwcore/cnn/pool.h:97) [354]  (1.02 ns)
	'or' operation ('or_ln785_7', ../src/./hwcore/cnn/pool.h:97) [356]  (0.331 ns)
	multiplexor before 'phi' operation ('overflow_3_0_2', ../src/./hwcore/cnn/pool.h:97) with incoming values : ('xor_ln785_5', ../src/./hwcore/cnn/pool.h:97) [362]  (0.755 ns)
	'phi' operation ('overflow_3_0_2', ../src/./hwcore/cnn/pool.h:97) with incoming values : ('xor_ln785_5', ../src/./hwcore/cnn/pool.h:97) [362]  (0 ns)
	'or' operation ('or_ln340_12', ../src/./hwcore/cnn/pool.h:97) [365]  (0 ns)
	'select' operation ('select_ln340_5', ../src/./hwcore/cnn/pool.h:97) [369]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_7_0_2', ../src/./hwcore/cnn/pool.h:92) with incoming values : ('tmp_4', ../src/./hwcore/cnn/pool.h:71) ('select_ln80', ../src/./hwcore/cnn/pool.h:80) ('select_ln340_1', ../src/./hwcore/cnn/pool.h:97) ('select_ln388_1', ../src/./hwcore/cnn/pool.h:97) ('select_ln92', ../src/./hwcore/cnn/pool.h:92) ('select_ln87', ../src/./hwcore/cnn/pool.h:87) ('select_ln340_3', ../src/./hwcore/cnn/pool.h:97) ('select_ln388_3', ../src/./hwcore/cnn/pool.h:97) ('select_ln92_1', ../src/./hwcore/cnn/pool.h:92) ('select_ln87_1', ../src/./hwcore/cnn/pool.h:87) ('select_ln340_5', ../src/./hwcore/cnn/pool.h:97) ('select_ln388_5', ../src/./hwcore/cnn/pool.h:97) ('select_ln92_2', ../src/./hwcore/cnn/pool.h:92) ('select_ln87_2', ../src/./hwcore/cnn/pool.h:87) [383]  (2.04 ns)
	'phi' operation ('pool_value_7_0_2', ../src/./hwcore/cnn/pool.h:92) with incoming values : ('tmp_4', ../src/./hwcore/cnn/pool.h:71) ('select_ln80', ../src/./hwcore/cnn/pool.h:80) ('select_ln340_1', ../src/./hwcore/cnn/pool.h:97) ('select_ln388_1', ../src/./hwcore/cnn/pool.h:97) ('select_ln92', ../src/./hwcore/cnn/pool.h:92) ('select_ln87', ../src/./hwcore/cnn/pool.h:87) ('select_ln340_3', ../src/./hwcore/cnn/pool.h:97) ('select_ln388_3', ../src/./hwcore/cnn/pool.h:97) ('select_ln92_1', ../src/./hwcore/cnn/pool.h:92) ('select_ln87_1', ../src/./hwcore/cnn/pool.h:87) ('select_ln340_5', ../src/./hwcore/cnn/pool.h:97) ('select_ln388_5', ../src/./hwcore/cnn/pool.h:97) ('select_ln92_2', ../src/./hwcore/cnn/pool.h:92) ('select_ln87_2', ../src/./hwcore/cnn/pool.h:87) [383]  (0 ns)
	'store' operation ('buffer_7_V_addr_write_ln106', ../src/./hwcore/cnn/pool.h:106) of variable 'pool_value_7_0_2', ../src/./hwcore/cnn/pool.h:92 on array 'buffer[7].V', ../src/./hwcore/cnn/pool.h:31 [407]  (1.35 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:140:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:18 ; elapsed = 00:01:11 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 457 ; free virtual = 11392
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:18 ; elapsed = 00:01:11 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 457 ; free virtual = 11392
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:113) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:60).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:64).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:109).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:122).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:124).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:64).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:122).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:124).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:130).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:20 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 426 ; free virtual = 11377
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:20 ; elapsed = 00:01:14 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 414 ; free virtual = 11370
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../src/./hwcore/cnn/pool.h:56) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:110) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:70) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (../src/./hwcore/cnn/pool.h:72) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:114) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:112) automatically.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.0' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.1' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.2' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:01:16 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 380 ; free virtual = 11340
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:56:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:01:17 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 361 ; free virtual = 11324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_sc_pooling_pooling_thread' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('buffer_0_0_V_addr_write_ln102', ../src/./hwcore/cnn/pool.h:102) of variable 'pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:88 on array 'buffer[0][0].V', ../src/./hwcore/cnn/pool.h:31 and 'load' operation ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) on array 'buffer[0][0].V', ../src/./hwcore/cnn/pool.h:31.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (11.7308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'p_sc_pooling_pooling_thread' consists of the following:
	'load' operation ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) on array 'buffer[1][0].V', ../src/./hwcore/cnn/pool.h:31 [119]  (1.35 ns)
	multiplexor before 'phi' operation ('phi_ln71', ../src/./hwcore/cnn/pool.h:71) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) [128]  (1.18 ns)
	'phi' operation ('phi_ln71', ../src/./hwcore/cnn/pool.h:71) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) [128]  (0 ns)
	'icmp' operation ('icmp_ln1495', ../src/./hwcore/cnn/pool.h:83) [139]  (0.866 ns)
	'select' operation ('select_ln83', ../src/./hwcore/cnn/pool.h:83) [140]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_0', ../src/./hwcore/cnn/pool.h:88) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('select_ln76', ../src/./hwcore/cnn/pool.h:76) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln83', ../src/./hwcore/cnn/pool.h:83) [143]  (1.61 ns)
	'phi' operation ('pool_value_5_0_0', ../src/./hwcore/cnn/pool.h:88) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('select_ln76', ../src/./hwcore/cnn/pool.h:76) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln83', ../src/./hwcore/cnn/pool.h:83) [143]  (0 ns)
	'icmp' operation ('icmp_ln1494_1', ../src/./hwcore/cnn/pool.h:88) [148]  (0.866 ns)
	'select' operation ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) [149]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_1', ../src/./hwcore/cnn/pool.h:88) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('select_ln76', ../src/./hwcore/cnn/pool.h:76) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln83', ../src/./hwcore/cnn/pool.h:83) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) ('select_ln83_1', ../src/./hwcore/cnn/pool.h:83) [156]  (1.18 ns)
	'phi' operation ('pool_value_5_0_1', ../src/./hwcore/cnn/pool.h:88) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('select_ln76', ../src/./hwcore/cnn/pool.h:76) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln83', ../src/./hwcore/cnn/pool.h:83) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) ('select_ln83_1', ../src/./hwcore/cnn/pool.h:83) [156]  (0 ns)
	'icmp' operation ('icmp_ln1494_2', ../src/./hwcore/cnn/pool.h:88) [161]  (0.866 ns)
	'select' operation ('select_ln88_2', ../src/./hwcore/cnn/pool.h:88) [162]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:88) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('select_ln76', ../src/./hwcore/cnn/pool.h:76) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln83', ../src/./hwcore/cnn/pool.h:83) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) ('select_ln83_1', ../src/./hwcore/cnn/pool.h:83) ('select_ln88_2', ../src/./hwcore/cnn/pool.h:88) ('select_ln83_2', ../src/./hwcore/cnn/pool.h:83) [169]  (1.18 ns)
	'phi' operation ('pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:88) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:71) ('select_ln76', ../src/./hwcore/cnn/pool.h:76) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln83', ../src/./hwcore/cnn/pool.h:83) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) ('select_ln83_1', ../src/./hwcore/cnn/pool.h:83) ('select_ln88_2', ../src/./hwcore/cnn/pool.h:88) ('select_ln83_2', ../src/./hwcore/cnn/pool.h:83) [169]  (0 ns)
	'store' operation ('buffer_1_0_V_addr_write_ln102', ../src/./hwcore/cnn/pool.h:102) of variable 'pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:88 on array 'buffer[1][0].V', ../src/./hwcore/cnn/pool.h:31 [172]  (1.35 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:141:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:18 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 410 ; free virtual = 11234
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:18 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 410 ; free virtual = 11235
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:114) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:61).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:65).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:110).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:123).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:65).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:123).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:20 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 359 ; free virtual = 11219
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:21 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 348 ; free virtual = 11212
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../src/./hwcore/cnn/pool.h:56) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:111) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:71) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (../src/./hwcore/cnn/pool.h:73) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:115) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:113) automatically.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.0' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.1' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.2' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:01:21 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 290 ; free virtual = 11176
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:56:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:01:22 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 269 ; free virtual = 11160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (11.7308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'p_sc_pooling_pooling_thread' consists of the following:
	'load' operation ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) on array 'buffer[1][0].V', ../src/./hwcore/cnn/pool.h:31 [120]  (1.35 ns)
	multiplexor before 'phi' operation ('phi_ln72', ../src/./hwcore/cnn/pool.h:72) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) [129]  (1.18 ns)
	'phi' operation ('phi_ln72', ../src/./hwcore/cnn/pool.h:72) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) [129]  (0 ns)
	'icmp' operation ('icmp_ln1495', ../src/./hwcore/cnn/pool.h:84) [140]  (0.866 ns)
	'select' operation ('select_ln84', ../src/./hwcore/cnn/pool.h:84) [141]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_0', ../src/./hwcore/cnn/pool.h:89) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('select_ln77', ../src/./hwcore/cnn/pool.h:77) ('select_ln89', ../src/./hwcore/cnn/pool.h:89) ('select_ln84', ../src/./hwcore/cnn/pool.h:84) [144]  (1.61 ns)
	'phi' operation ('pool_value_5_0_0', ../src/./hwcore/cnn/pool.h:89) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('select_ln77', ../src/./hwcore/cnn/pool.h:77) ('select_ln89', ../src/./hwcore/cnn/pool.h:89) ('select_ln84', ../src/./hwcore/cnn/pool.h:84) [144]  (0 ns)
	'icmp' operation ('icmp_ln1495_1', ../src/./hwcore/cnn/pool.h:84) [153]  (0.866 ns)
	'select' operation ('select_ln84_1', ../src/./hwcore/cnn/pool.h:84) [154]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_1', ../src/./hwcore/cnn/pool.h:89) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('select_ln77', ../src/./hwcore/cnn/pool.h:77) ('select_ln89', ../src/./hwcore/cnn/pool.h:89) ('select_ln84', ../src/./hwcore/cnn/pool.h:84) ('select_ln89_1', ../src/./hwcore/cnn/pool.h:89) ('select_ln84_1', ../src/./hwcore/cnn/pool.h:84) [157]  (1.18 ns)
	'phi' operation ('pool_value_5_0_1', ../src/./hwcore/cnn/pool.h:89) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('select_ln77', ../src/./hwcore/cnn/pool.h:77) ('select_ln89', ../src/./hwcore/cnn/pool.h:89) ('select_ln84', ../src/./hwcore/cnn/pool.h:84) ('select_ln89_1', ../src/./hwcore/cnn/pool.h:89) ('select_ln84_1', ../src/./hwcore/cnn/pool.h:84) [157]  (0 ns)
	'icmp' operation ('icmp_ln1495_2', ../src/./hwcore/cnn/pool.h:84) [166]  (0.866 ns)
	'select' operation ('select_ln84_2', ../src/./hwcore/cnn/pool.h:84) [167]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:89) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('select_ln77', ../src/./hwcore/cnn/pool.h:77) ('select_ln89', ../src/./hwcore/cnn/pool.h:89) ('select_ln84', ../src/./hwcore/cnn/pool.h:84) ('select_ln89_1', ../src/./hwcore/cnn/pool.h:89) ('select_ln84_1', ../src/./hwcore/cnn/pool.h:84) ('select_ln89_2', ../src/./hwcore/cnn/pool.h:89) ('select_ln84_2', ../src/./hwcore/cnn/pool.h:84) [170]  (1.18 ns)
	'phi' operation ('pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:89) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:72) ('select_ln77', ../src/./hwcore/cnn/pool.h:77) ('select_ln89', ../src/./hwcore/cnn/pool.h:89) ('select_ln84', ../src/./hwcore/cnn/pool.h:84) ('select_ln89_1', ../src/./hwcore/cnn/pool.h:89) ('select_ln84_1', ../src/./hwcore/cnn/pool.h:84) ('select_ln89_2', ../src/./hwcore/cnn/pool.h:89) ('select_ln84_2', ../src/./hwcore/cnn/pool.h:84) [170]  (0 ns)
	'store' operation ('buffer_1_0_V_addr_write_ln103', ../src/./hwcore/cnn/pool.h:103) of variable 'pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:89 on array 'buffer[1][0].V', ../src/./hwcore/cnn/pool.h:31 [173]  (1.35 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:142:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 503 ; free virtual = 11712
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 503 ; free virtual = 11712
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:115) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:61).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:65).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:111).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:124).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:126).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:132).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:65).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:124).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:126).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:22 ; elapsed = 00:01:15 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 478 ; free virtual = 11696
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:23 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 469 ; free virtual = 11688
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:71) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:112) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (../src/./hwcore/cnn/pool.h:74) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:116) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:114) automatically.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:01:18 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 439 ; free virtual = 11659
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/cnn/pool.h:56:26) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:56:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:01:18 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 423 ; free virtual = 11645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:145:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 463 ; free virtual = 11569
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 463 ; free virtual = 11569
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.2' (../src/./hwcore/cnn/pool.h:68) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:118) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:61).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:66).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:113).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:134).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:135).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:66).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:135).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:22 ; elapsed = 00:01:15 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 439 ; free virtual = 11554
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:22 ; elapsed = 00:01:16 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 430 ; free virtual = 11546
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.3' (../src/./hwcore/cnn/pool.h:73) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:114) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:68) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3.1' (../src/./hwcore/cnn/pool.h:76) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:119) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:01:18 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 399 ; free virtual = 11517
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/cnn/pool.h:56:26) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:56:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:01:18 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 382 ; free virtual = 11501
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_1_V_load_3', ../src/./hwcore/cnn/pool.h:121) on array 'buffer[1].V', ../src/./hwcore/cnn/pool.h:31 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_1_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.02 seconds; current allocated memory: 144.725 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 145.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling_pooling_thread'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 147.634 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 152.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 152.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_type' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_N' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_pooling_size' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_sc_pooling/ctrl_N_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 152.651 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 152.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 153.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/reset' to 'ap_none'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_module'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 153.424 MB.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_tmp_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:31 ; elapsed = 00:01:25 . Memory (MB): peak = 940.227 ; gain = 216.000 ; free physical = 349 ; free virtual = 11485
INFO: [VHDL 208-304] Generating VHDL RTL for generic_module.
INFO: [VLOG 209-307]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:145:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:22 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 352 ; free virtual = 10994
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:22 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 352 ; free virtual = 10994
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.2' (../src/./hwcore/cnn/pool.h:68) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:118) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:61).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:66).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:113).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:134).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:135).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:66).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:135).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:24 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 313 ; free virtual = 10978
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 303 ; free virtual = 10970
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.3' (../src/./hwcore/cnn/pool.h:73) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:114) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:68) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3.1' (../src/./hwcore/cnn/pool.h:76) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:119) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:116) automatically.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:01:24 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 272 ; free virtual = 10942
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/cnn/pool.h:56:26) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:56:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:53:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:27 ; elapsed = 00:01:25 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 253 ; free virtual = 10925
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_1_V_load_3', ../src/./hwcore/cnn/pool.h:121) on array 'buffer[1].V', ../src/./hwcore/cnn/pool.h:31 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_1_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.87 seconds; current allocated memory: 144.734 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 145.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling_pooling_thread'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 147.648 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 152.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 152.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_type' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_N' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_pooling_size' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_sc_pooling/ctrl_N_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 152.661 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 152.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 153.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/reset' to 'ap_none'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_module'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 153.433 MB.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_tmp_buffer_in_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:32 ; elapsed = 00:01:32 . Memory (MB): peak = 940.227 ; gain = 216.000 ; free physical = 212 ; free virtual = 10910
INFO: [VHDL 208-304] Generating VHDL RTL for generic_module.
INFO: [VLOG 209-307]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:146:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 521 ; free virtual = 12476
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 521 ; free virtual = 12476
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.2' (../src/./hwcore/cnn/pool.h:69) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:119) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:62).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:67).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:135).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:136).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:67).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 497 ; free virtual = 12460
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:20 ; elapsed = 00:01:12 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 488 ; free virtual = 12452
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1.3' (../src/./hwcore/cnn/pool.h:74) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:115) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:69) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3.1' (../src/./hwcore/cnn/pool.h:77) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:120) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'tmp_buffer_in'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:117) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:01:14 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 457 ; free virtual = 12424
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../src/./hwcore/cnn/pool.h:57:26) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:57:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:54:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:54:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:01:15 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 440 ; free virtual = 12407
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_1_V_load_3', ../src/./hwcore/cnn/pool.h:122) on array 'buffer[1].V', ../src/./hwcore/cnn/pool.h:31 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_1_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.33 seconds; current allocated memory: 144.478 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 145.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'p_sc_pooling_mux_164_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling_pooling_thread'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 147.422 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 151.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 151.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_type' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_N' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_pooling_size' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_sc_pooling/ctrl_N_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 151.945 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 152.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 152.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/reset' to 'ap_none'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_module'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 152.765 MB.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_1_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:27 ; elapsed = 00:01:21 . Memory (MB): peak = 940.227 ; gain = 216.000 ; free physical = 412 ; free virtual = 12392
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:146:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 541 ; free virtual = 12450
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 541 ; free virtual = 12450
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.2' (../src/./hwcore/cnn/pool.h:69) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:119) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:62).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:67).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:135).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:136).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:67).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:22 ; elapsed = 00:01:11 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 523 ; free virtual = 12434
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:22 ; elapsed = 00:01:11 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 514 ; free virtual = 12427
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../src/./hwcore/cnn/pool.h:57) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:115) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:69) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (../src/./hwcore/cnn/pool.h:74) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3.1' (../src/./hwcore/cnn/pool.h:77) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:120) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'tmp_buffer_in'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:117) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.0' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.1' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.2' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:01:13 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 484 ; free virtual = 12398
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:57:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:54:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:54:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:01:14 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 468 ; free virtual = 12383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (11.7308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'p_sc_pooling_pooling_thread' consists of the following:
	'load' operation ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) on array 'buffer[1][0].V', ../src/./hwcore/cnn/pool.h:31 [119]  (1.35 ns)
	multiplexor before 'phi' operation ('phi_ln76', ../src/./hwcore/cnn/pool.h:76) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) [128]  (1.18 ns)
	'phi' operation ('phi_ln76', ../src/./hwcore/cnn/pool.h:76) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) [128]  (0 ns)
	'icmp' operation ('icmp_ln1495', ../src/./hwcore/cnn/pool.h:88) [139]  (0.866 ns)
	'select' operation ('select_ln88', ../src/./hwcore/cnn/pool.h:88) [140]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_0', ../src/./hwcore/cnn/pool.h:93) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('select_ln81', ../src/./hwcore/cnn/pool.h:81) ('select_ln93', ../src/./hwcore/cnn/pool.h:93) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) [143]  (1.61 ns)
	'phi' operation ('pool_value_5_0_0', ../src/./hwcore/cnn/pool.h:93) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('select_ln81', ../src/./hwcore/cnn/pool.h:81) ('select_ln93', ../src/./hwcore/cnn/pool.h:93) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) [143]  (0 ns)
	'icmp' operation ('icmp_ln1495_1', ../src/./hwcore/cnn/pool.h:88) [152]  (0.866 ns)
	'select' operation ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) [153]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_1', ../src/./hwcore/cnn/pool.h:93) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('select_ln81', ../src/./hwcore/cnn/pool.h:81) ('select_ln93', ../src/./hwcore/cnn/pool.h:93) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln93_1', ../src/./hwcore/cnn/pool.h:93) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) [156]  (1.18 ns)
	'phi' operation ('pool_value_5_0_1', ../src/./hwcore/cnn/pool.h:93) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('select_ln81', ../src/./hwcore/cnn/pool.h:81) ('select_ln93', ../src/./hwcore/cnn/pool.h:93) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln93_1', ../src/./hwcore/cnn/pool.h:93) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) [156]  (0 ns)
	'icmp' operation ('icmp_ln1494_2', ../src/./hwcore/cnn/pool.h:93) [161]  (0.866 ns)
	'select' operation ('select_ln93_2', ../src/./hwcore/cnn/pool.h:93) [162]  (0.42 ns)
	multiplexor before 'phi' operation ('pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:93) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('select_ln81', ../src/./hwcore/cnn/pool.h:81) ('select_ln93', ../src/./hwcore/cnn/pool.h:93) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln93_1', ../src/./hwcore/cnn/pool.h:93) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) ('select_ln93_2', ../src/./hwcore/cnn/pool.h:93) ('select_ln88_2', ../src/./hwcore/cnn/pool.h:88) [169]  (1.18 ns)
	'phi' operation ('pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:93) with incoming values : ('buffer_1_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_0_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('buffer_2_0_V_load', ../src/./hwcore/cnn/pool.h:76) ('select_ln81', ../src/./hwcore/cnn/pool.h:81) ('select_ln93', ../src/./hwcore/cnn/pool.h:93) ('select_ln88', ../src/./hwcore/cnn/pool.h:88) ('select_ln93_1', ../src/./hwcore/cnn/pool.h:93) ('select_ln88_1', ../src/./hwcore/cnn/pool.h:88) ('select_ln93_2', ../src/./hwcore/cnn/pool.h:93) ('select_ln88_2', ../src/./hwcore/cnn/pool.h:88) [169]  (0 ns)
	'store' operation ('buffer_1_0_V_addr_write_ln107', ../src/./hwcore/cnn/pool.h:107) of variable 'pool_value_5_0_2', ../src/./hwcore/cnn/pool.h:93 on array 'buffer[1][0].V', ../src/./hwcore/cnn/pool.h:31 [172]  (1.35 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/cnn/pool.h:3:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:307:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/cnn/pool.h:146:20: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_pooling = ::_sc_pooling<W, I, BW_N, Nin, size, Nout>;
                   ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:33 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 496 ; free virtual = 12342
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:33 ; elapsed = 00:01:17 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 496 ; free virtual = 12342
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1.1.2' (../src/./hwcore/cnn/pool.h:69) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../src/./hwcore/cnn/pool.h:119) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:62).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::getDataFixed<16, 8, 12>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:67).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setDataFixed<16, 8, 4>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<192, 8>::EOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:135).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/cnn/pool.h:136).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv2fixed<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:249->../src/./hwcore/cnn/pool.h:67).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::fixed2bv<16, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:279->../src/./hwcore/cnn/pool.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::HIGH<_ap_sc_::sc_dt::sc_uint, 8>' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:161->../src/./hwcore/cnn/pool.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep.1' into '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/cnn/pool.h:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:35 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 480 ; free virtual = 12328
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:248: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:36 ; elapsed = 00:01:20 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 473 ; free virtual = 12322
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../src/./hwcore/cnn/pool.h:57) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (../src/./hwcore/cnn/pool.h:115) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:246) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (../src/./hwcore/hf/helperlib.h:447) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (../src/./hwcore/cnn/pool.h:69) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (../src/./hwcore/cnn/pool.h:74) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3.1' (../src/./hwcore/cnn/pool.h:77) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (../src/./hwcore/cnn/pool.h:120) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ASSIGNLOOP' (../src/./hwcore/pipes/data_types.h:277) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.2.1' (../src/./hwcore/hf/helperlib.h:457) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.3' (../src/./hwcore/hf/helperlib.h:489) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (../src/./hwcore/cnn/pool.h:31) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'tmp_buffer_in'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp_buffer.V' (../src/./hwcore/cnn/pool.h:117) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.0' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.1' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buffer.V.2' (../src/./hwcore/cnn/pool.h:31) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:37 ; elapsed = 00:01:22 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 444 ; free virtual = 12294
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../src/./hwcore/cnn/pool.h:57:20) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/cnn/pool.h:54:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/cnn/pool.h:54:4) in function '_sc_pooling<16, 8, 4, 3, 1024, 1, 8>::pooling_thread' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:38 ; elapsed = 00:01:23 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 451 ; free virtual = 12302
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_pooling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_pooling::pooling_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_pooling::pooling_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_pooling'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling_pooling_thread' to 'p_sc_pooling_pooling_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_pooling' to 'p_sc_pooling'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_pooling'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling_pooling_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.82 seconds; current allocated memory: 146.469 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 147.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling_pooling_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling_pooling_thread'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 149.920 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 156.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 156.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_depth' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_type' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_N' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_pooling/ctrl_pooling_size' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'p_sc_pooling/ctrl_N_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_sc_pooling/ctrl_N_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 156.604 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'generic_module'
INFO: [HLS 200-10] Synthesizing 'generic_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 157.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 157.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'generic_module/reset' to 'ap_none'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_module'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 157.524 MB.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_0_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'p_sc_pooling_pooling_thread_buffer_1_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:46 ; elapsed = 00:01:32 . Memory (MB): peak = 941.203 ; gain = 216.977 ; free physical = 422 ; free virtual = 12281
INFO: [VHDL 208-304] Generating VHDL RTL for generic_module.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:7:
../src/./hwcore/pipes/streambuffer.h:269:2: warning: "replace with: not stream while write version" [-W#warnings]
#warning "replace with: not stream while write version"
 ^
1 warning generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/pipes/streambuffer.h:9:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:324:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/pipes/streambuffer.h:268:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W, stream_while_write, L>;
                         ^
../src/./hwcore/pipes/streambuffer.h:272:5: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    ::_sc_stream_buffer_not_stream_while_write<W, L>;
    ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:28 ; elapsed = 00:01:18 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 539 ; free virtual = 10280
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:28 ; elapsed = 00:01:19 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 539 ; free virtual = 10280
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (../src/./hwcore/hf/helperlib.h:466) in function '_ap_sc_::sc_dt::sc_bv<(FORWARD_REFERENCE) + (FORWARD_REFERENCE)> hwcore::hf::bv_merge<1, 432>(_ap_sc_::sc_dt::sc_bv<FORWARD_REFERENCE>, _ap_sc_::sc_dt::sc_bv<FORWARD_REFERENCE>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::EOP' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:188).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::EOP' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:192).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::EOP' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:200).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::setEOP' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::EOP' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:226).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv_merge<48, 384>' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:228).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::bv_merge<1, 432>' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:228).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::EOP' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:232).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::setEOP' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/streambuffer.h:256).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::setKeep' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/pipes/streambuffer.h:202).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<384, 8>::setKeep' into '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/pipes/streambuffer.h:256).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:30 ; elapsed = 00:01:21 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 512 ; free virtual = 10266
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:167: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:31 ; elapsed = 00:01:22 . Memory (MB): peak = 852.227 ; gain = 128.000 ; free physical = 504 ; free virtual = 10259
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../src/./hwcore/pipes/streambuffer.h:213) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../src/./hwcore/hf/helperlib.h:461) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' completely with a factor of 384.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../src/./hwcore/hf/helperlib.h:466) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (../src/./hwcore/hf/helperlib.h:461) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' completely with a factor of 432.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' completely with a factor of 48.
WARNING: [XFORM 203-105] Cannot partition array 'buf.V' (../src/./hwcore/pipes/streambuffer.h:174): incorrect partition factor 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:18 ; elapsed = 00:02:09 . Memory (MB): peak = 924.227 ; gain = 200.000 ; free physical = 313 ; free virtual = 10194
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (../src/./hwcore/pipes/streambuffer.h:238:30) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streambuffer.h:186:4) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../src/./hwcore/pipes/streambuffer.h:186:4) in function '_sc_stream_buffer_not_stream_while_write<384, 774>::thread_sc_stream_buffer_not_stream_while_write' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:43 ; elapsed = 00:02:35 . Memory (MB): peak = 932.227 ; gain = 208.000 ; free physical = 274 ; free virtual = 10202
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_buffer_not_stream_while_write'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_buffer_not_stream_while_write::thread_sc_stream_buffer_not_stream_while_write': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_buffer_not_stream_while_write::thread_sc_stream_buffer_not_stream_while_write': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_buffer_not_stream_while_write'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_buffer_not_stream_while_write_thread_sc_stream_buffer_not_stream_while_write' to 'p_sc_stream_buffer_not_stream_while_write_thread_sc_stream_buffer_not_stream_while_write'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_buffer_not_stream_while_write' to 'p_sc_stream_buffer_not_stream_while_write'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_buffer_not_stream_while_write'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_buffer_not_stream_while_write_thread_sc_stream_buffer_not_stream_while_write' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:7:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
1 warning generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/pipes/streamresizedown.h:6:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:324:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/pipes/streamresizedown.h:220:39: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize_down_skipper = ::_sc_stream_resize_down_skipper<W, Nin, Nout>;
                                      ^
../src/./hwcore/pipes/streamresizedown.h:221:72: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_fast = ::_sc_stream_resize_down_fast<W, Nin, Nout>;
                                                                       ^
../src/./hwcore/pipes/streamresizedown.h:223:39: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize_down_fast_v2 = ::_sc_stream_resize_down_fast_v2<W, Nin, Nout>;
                                      ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 585 ; free virtual = 22578
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 585 ; free virtual = 22578
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:160) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<96, 8>::getKeep<32>' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:162).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<96, 8>::EOP' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:168).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:170).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<96, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:176).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/pipes/streamresizedown.h:170).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 562 ; free virtual = 22564
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:218: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 554 ; free virtual = 22556
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../src/./hwcore/pipes/streamresizedown.h:157) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:160) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 523 ; free virtual = 22527
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamresizedown.h:157:8) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 916.223 ; gain = 192.000 ; free physical = 504 ; free virtual = 22509
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_fast_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_fast_v2::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_fast_v2::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_fast_v2'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_fast_v2_thread' to 'p_sc_stream_resize_down_fast_v2_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_fast_v2' to 'p_sc_stream_resize_down_fast_v2'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_fast_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_fast_v2_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_fast_v2_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_fast_v2_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.57 seconds; current allocated memory: 137.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 138.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_fast_v2_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_fast_v2_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 138.918 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_fast_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_fast_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 140.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 140.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_fast_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_fast_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.101 MB.
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'generic/scmodule.cpp' ... 
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:7:
../src/./hwcore/pipes/streamresizedown.h:10:2: warning: __tag not defined!!! [-W#warnings]
#warning __tag not defined!!!
 ^
1 warning generated.
WARNING: [HLS 200-40] In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
In file included from ../src/./hwcore/pipes/streamresizedown.h:6:
../src/./hwcore/pipes/data_types.h:108:24: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
 template <int pW, int pkeepW = 8> inline void fit(const SC_DATA_STREAM_t<pW, pkeepW> &ref) {
                       ^        ~
../src/./hwcore/pipes/data_types.h:324:43: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W> using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1 * W>::interface_T;
                                          ^
In file included from generic/scmodule.cpp:1:
In file included from generic/scmodule.cpp:7:
../src/./hwcore/pipes/streamresizedown.h:215:39: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize_down_skipper = ::_sc_stream_resize_down_skipper<W, Nin, Nout>;
                                      ^
../src/./hwcore/pipes/streamresizedown.h:216:72: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
template <int W, int Nin, int Nout> using sc_stream_resize_down_fast = ::_sc_stream_resize_down_fast<W, Nin, Nout>;
                                                                       ^
../src/./hwcore/pipes/streamresizedown.h:218:39: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize_down_fast_v2 = ::_sc_stream_resize_down_fast_v2<W, Nin, Nout>;
                                      ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 604 ; free virtual = 22373
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:52 ; elapsed = 00:00:50 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 604 ; free virtual = 22373
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:159) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<96, 8>::getKeep<32>' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:161).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<96, 8>::EOP' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:167).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setEOP' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:169).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<96, 8>::getData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/streamresizedown.h:175).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::setKeep' into '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' (../src/./hwcore/pipes/data_types.h:149->../src/./hwcore/pipes/streamresizedown.h:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:54 ; elapsed = 00:00:52 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 613 ; free virtual = 22364
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/./hwcore/pipes/data_types.h:218: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:54 ; elapsed = 00:00:52 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 602 ; free virtual = 22353
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../src/./hwcore/pipes/streamresizedown.h:156) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../src/./hwcore/pipes/streamresizedown.h:159) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../src/./hwcore/pipes/data_types.h:164) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' completely with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:00:52 . Memory (MB): peak = 852.223 ; gain = 128.000 ; free physical = 551 ; free virtual = 22312
WARNING: [XFORM 203-561] 'Loop-1' (../src/./hwcore/pipes/streamresizedown.h:156:8) in function '_sc_stream_resize_down_fast_v2<32, 3, 1>::thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 916.223 ; gain = 192.000 ; free physical = 480 ; free virtual = 22259
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_down_fast_v2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_down_fast_v2::thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_down_fast_v2::thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'generic_module'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_down_fast_v2'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_fast_v2_thread' to 'p_sc_stream_resize_down_fast_v2_thread'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_down_fast_v2' to 'p_sc_stream_resize_down_fast_v2'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_down_fast_v2'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_down_fast_v2_thread' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_fast_v2_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_fast_v2_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.12 seconds; current allocated memory: 137.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 138.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_fast_v2_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_fast_v2_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 138.920 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_down_fast_v2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_down_fast_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 140.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 140.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_down_fast_v2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_down_fast_v2/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_down_fast_v2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.104 MB.
INFO: [HLS 200-10]