
DMA_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000116c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800129c  0800129c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800129c  0800129c  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  0800129c  0800129c  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800129c  0800129c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800129c  0800129c  0001129c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080012a0  080012a0  000112a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080012a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000018  080012bc  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000050  080012bc  00020050  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001333  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000557  00000000  00000000  00021374  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000190  00000000  00000000  000218d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000138  00000000  00000000  00021a60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001162  00000000  00000000  00021b98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000a55  00000000  00000000  00022cfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000467f  00000000  00000000  0002374f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00027dce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004c0  00000000  00000000  00027e4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000018 	.word	0x20000018
 800014c:	00000000 	.word	0x00000000
 8000150:	08001284 	.word	0x08001284

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000001c 	.word	0x2000001c
 800016c:	08001284 	.word	0x08001284

08000170 <DMA_enuDmaChannelInit>:



/*This function is used to initialize a specific DMA Channel*/
ES_t DMA_enuDmaChannelInit(const DMA_ConfigStr_t* Copy_PstrDmaChannelConfig)
{
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
	ES_t Local_enuErrorState = ES_OK;
 8000178:	2300      	movs	r3, #0
 800017a:	73fb      	strb	r3, [r7, #15]
	if(Copy_PstrDmaChannelConfig)
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b00      	cmp	r3, #0
 8000180:	f000 8383 	beq.w	800088a <DMA_enuDmaChannelInit+0x71a>
	{
		switch(Copy_PstrDmaChannelConfig ->ChannelNumber)
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	3b01      	subs	r3, #1
 800018a:	2b06      	cmp	r3, #6
 800018c:	f200 837a 	bhi.w	8000884 <DMA_enuDmaChannelInit+0x714>
 8000190:	a201      	add	r2, pc, #4	; (adr r2, 8000198 <DMA_enuDmaChannelInit+0x28>)
 8000192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000196:	bf00      	nop
 8000198:	080001b5 	.word	0x080001b5
 800019c:	080002a7 	.word	0x080002a7
 80001a0:	08000399 	.word	0x08000399
 80001a4:	08000491 	.word	0x08000491
 80001a8:	08000583 	.word	0x08000583
 80001ac:	08000679 	.word	0x08000679
 80001b0:	0800076b 	.word	0x0800076b
		{
		case DMA_u8Channel_1:
			DMA -> CCR1 = ZERO;
 80001b4:	4b96      	ldr	r3, [pc, #600]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80001b6:	2200      	movs	r2, #0
 80001b8:	609a      	str	r2, [r3, #8]
			DMA -> CCR1 |= ( Copy_PstrDmaChannelConfig ->ChannelPriority << 12 ); // SET Channel priority
 80001ba:	4b95      	ldr	r3, [pc, #596]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80001bc:	689b      	ldr	r3, [r3, #8]
 80001be:	687a      	ldr	r2, [r7, #4]
 80001c0:	7852      	ldrb	r2, [r2, #1]
 80001c2:	0312      	lsls	r2, r2, #12
 80001c4:	4611      	mov	r1, r2
 80001c6:	4a92      	ldr	r2, [pc, #584]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80001c8:	430b      	orrs	r3, r1
 80001ca:	6093      	str	r3, [r2, #8]
			DMA -> CCR1 |= ( Copy_PstrDmaChannelConfig ->DataSize << 10 );        // set memory size
 80001cc:	4b90      	ldr	r3, [pc, #576]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80001ce:	689b      	ldr	r3, [r3, #8]
 80001d0:	687a      	ldr	r2, [r7, #4]
 80001d2:	7892      	ldrb	r2, [r2, #2]
 80001d4:	0292      	lsls	r2, r2, #10
 80001d6:	4611      	mov	r1, r2
 80001d8:	4a8d      	ldr	r2, [pc, #564]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80001da:	430b      	orrs	r3, r1
 80001dc:	6093      	str	r3, [r2, #8]
			DMA -> CCR1 |= ( Copy_PstrDmaChannelConfig ->DataSize << 8 );         // set pripheral size
 80001de:	4b8c      	ldr	r3, [pc, #560]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80001e0:	689b      	ldr	r3, [r3, #8]
 80001e2:	687a      	ldr	r2, [r7, #4]
 80001e4:	7892      	ldrb	r2, [r2, #2]
 80001e6:	0212      	lsls	r2, r2, #8
 80001e8:	4611      	mov	r1, r2
 80001ea:	4a89      	ldr	r2, [pc, #548]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80001ec:	430b      	orrs	r3, r1
 80001ee:	6093      	str	r3, [r2, #8]
			switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	78db      	ldrb	r3, [r3, #3]
 80001f4:	2b01      	cmp	r3, #1
 80001f6:	d00a      	beq.n	800020e <DMA_enuDmaChannelInit+0x9e>
 80001f8:	2b02      	cmp	r3, #2
 80001fa:	d00f      	beq.n	800021c <DMA_enuDmaChannelInit+0xac>
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d114      	bne.n	800022a <DMA_enuDmaChannelInit+0xba>
			{
			case DMA_u8Peripheral2MEM:
				CLEARBIT(DMA -> CCR1 , 4); //SET peripheral to memory mode
 8000200:	4b83      	ldr	r3, [pc, #524]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000202:	689b      	ldr	r3, [r3, #8]
 8000204:	4a82      	ldr	r2, [pc, #520]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000206:	f023 0310 	bic.w	r3, r3, #16
 800020a:	6093      	str	r3, [r2, #8]
				break;
 800020c:	e010      	b.n	8000230 <DMA_enuDmaChannelInit+0xc0>
			case DMA_u8MEM2Peripheral:
				SETBIT(DMA -> CCR1 , 4);   //SET memory to  peripheral mode
 800020e:	4b80      	ldr	r3, [pc, #512]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000210:	689b      	ldr	r3, [r3, #8]
 8000212:	4a7f      	ldr	r2, [pc, #508]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000214:	f043 0310 	orr.w	r3, r3, #16
 8000218:	6093      	str	r3, [r2, #8]
				break;
 800021a:	e009      	b.n	8000230 <DMA_enuDmaChannelInit+0xc0>
			case DMA_u8MEM2MEM:
				SETBIT(DMA -> CCR1 , 14);  //SET memory to  memory mode
 800021c:	4b7c      	ldr	r3, [pc, #496]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800021e:	689b      	ldr	r3, [r3, #8]
 8000220:	4a7b      	ldr	r2, [pc, #492]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000222:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000226:	6093      	str	r3, [r2, #8]
				break;
 8000228:	e002      	b.n	8000230 <DMA_enuDmaChannelInit+0xc0>
			default:
				Local_enuErrorState = ES_Out_Of_Range;break;
 800022a:	2303      	movs	r3, #3
 800022c:	73fb      	strb	r3, [r7, #15]
 800022e:	bf00      	nop
			}

			if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->IncrementMode)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	791b      	ldrb	r3, [r3, #4]
 8000234:	2b01      	cmp	r3, #1
 8000236:	d10c      	bne.n	8000252 <DMA_enuDmaChannelInit+0xe2>
			{
				//set Increment Mode
				SETBIT(DMA -> CCR1 , 6);
 8000238:	4b75      	ldr	r3, [pc, #468]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800023a:	689b      	ldr	r3, [r3, #8]
 800023c:	4a74      	ldr	r2, [pc, #464]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800023e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000242:	6093      	str	r3, [r2, #8]
				SETBIT(DMA -> CCR1 , 7);
 8000244:	4b72      	ldr	r3, [pc, #456]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000246:	689b      	ldr	r3, [r3, #8]
 8000248:	4a71      	ldr	r2, [pc, #452]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800024a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800024e:	6093      	str	r3, [r2, #8]
 8000250:	e005      	b.n	800025e <DMA_enuDmaChannelInit+0xee>
			}
			else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->IncrementMode){}
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	791b      	ldrb	r3, [r3, #4]
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <DMA_enuDmaChannelInit+0xee>
			else
			{
				Local_enuErrorState = ES_Out_Of_Range;
 800025a:	2303      	movs	r3, #3
 800025c:	73fb      	strb	r3, [r7, #15]
			}
			if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->EnableTCINT)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	795b      	ldrb	r3, [r3, #5]
 8000262:	2b01      	cmp	r3, #1
 8000264:	d106      	bne.n	8000274 <DMA_enuDmaChannelInit+0x104>
			{
				SETBIT(DMA -> CCR1 , 1);//Enable Complete transfer INT
 8000266:	4b6a      	ldr	r3, [pc, #424]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000268:	689b      	ldr	r3, [r3, #8]
 800026a:	4a69      	ldr	r2, [pc, #420]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800026c:	f043 0302 	orr.w	r3, r3, #2
 8000270:	6093      	str	r3, [r2, #8]
 8000272:	e005      	b.n	8000280 <DMA_enuDmaChannelInit+0x110>

			}
			else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableTCINT){}
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	795b      	ldrb	r3, [r3, #5]
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <DMA_enuDmaChannelInit+0x110>
			else
			{
				Local_enuErrorState = ES_Out_Of_Range;
 800027c:	2303      	movs	r3, #3
 800027e:	73fb      	strb	r3, [r7, #15]
			}
			if(DMA_u8Enable == Copy_PstrDmaChannelConfig -> EnableCircMod)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	799b      	ldrb	r3, [r3, #6]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d106      	bne.n	8000296 <DMA_enuDmaChannelInit+0x126>
			{
				SETBIT(DMA -> CCR1 , 5);//Enable Circular mode
 8000288:	4b61      	ldr	r3, [pc, #388]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	4a60      	ldr	r2, [pc, #384]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800028e:	f043 0320 	orr.w	r3, r3, #32
 8000292:	6093      	str	r3, [r2, #8]
			else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
			else
			{
				Local_enuErrorState = ES_Out_Of_Range;
			}
			break;
 8000294:	e2fc      	b.n	8000890 <DMA_enuDmaChannelInit+0x720>
			else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	799b      	ldrb	r3, [r3, #6]
 800029a:	2b00      	cmp	r3, #0
 800029c:	f000 82f8 	beq.w	8000890 <DMA_enuDmaChannelInit+0x720>
				Local_enuErrorState = ES_Out_Of_Range;
 80002a0:	2303      	movs	r3, #3
 80002a2:	73fb      	strb	r3, [r7, #15]
			break;
 80002a4:	e2f4      	b.n	8000890 <DMA_enuDmaChannelInit+0x720>
			case DMA_u8Channel_2:
				DMA -> CCR2 = ZERO;
 80002a6:	4b5a      	ldr	r3, [pc, #360]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	61da      	str	r2, [r3, #28]
				DMA -> CCR2 |= Copy_PstrDmaChannelConfig ->ChannelPriority << 12; // SET Channel priority
 80002ac:	4b58      	ldr	r3, [pc, #352]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002ae:	69db      	ldr	r3, [r3, #28]
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	7852      	ldrb	r2, [r2, #1]
 80002b4:	0312      	lsls	r2, r2, #12
 80002b6:	4611      	mov	r1, r2
 80002b8:	4a55      	ldr	r2, [pc, #340]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002ba:	430b      	orrs	r3, r1
 80002bc:	61d3      	str	r3, [r2, #28]
				DMA -> CCR2 |= Copy_PstrDmaChannelConfig ->DataSize << 10;        // set memory size
 80002be:	4b54      	ldr	r3, [pc, #336]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002c0:	69db      	ldr	r3, [r3, #28]
 80002c2:	687a      	ldr	r2, [r7, #4]
 80002c4:	7892      	ldrb	r2, [r2, #2]
 80002c6:	0292      	lsls	r2, r2, #10
 80002c8:	4611      	mov	r1, r2
 80002ca:	4a51      	ldr	r2, [pc, #324]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002cc:	430b      	orrs	r3, r1
 80002ce:	61d3      	str	r3, [r2, #28]
				DMA -> CCR2 |= Copy_PstrDmaChannelConfig ->DataSize << 8;         // set pripheral size
 80002d0:	4b4f      	ldr	r3, [pc, #316]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002d2:	69db      	ldr	r3, [r3, #28]
 80002d4:	687a      	ldr	r2, [r7, #4]
 80002d6:	7892      	ldrb	r2, [r2, #2]
 80002d8:	0212      	lsls	r2, r2, #8
 80002da:	4611      	mov	r1, r2
 80002dc:	4a4c      	ldr	r2, [pc, #304]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002de:	430b      	orrs	r3, r1
 80002e0:	61d3      	str	r3, [r2, #28]
				switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	78db      	ldrb	r3, [r3, #3]
 80002e6:	2b01      	cmp	r3, #1
 80002e8:	d00a      	beq.n	8000300 <DMA_enuDmaChannelInit+0x190>
 80002ea:	2b02      	cmp	r3, #2
 80002ec:	d00f      	beq.n	800030e <DMA_enuDmaChannelInit+0x19e>
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d114      	bne.n	800031c <DMA_enuDmaChannelInit+0x1ac>
				{
				case DMA_u8Peripheral2MEM:
					CLEARBIT(DMA -> CCR2 , 4);    //SET peripheral to memory mode
 80002f2:	4b47      	ldr	r3, [pc, #284]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002f4:	69db      	ldr	r3, [r3, #28]
 80002f6:	4a46      	ldr	r2, [pc, #280]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80002f8:	f023 0310 	bic.w	r3, r3, #16
 80002fc:	61d3      	str	r3, [r2, #28]
					break;
 80002fe:	e010      	b.n	8000322 <DMA_enuDmaChannelInit+0x1b2>
				case DMA_u8MEM2Peripheral:
					SETBIT(DMA -> CCR2 , 4);      //SET memory to  peripheral mode
 8000300:	4b43      	ldr	r3, [pc, #268]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000302:	69db      	ldr	r3, [r3, #28]
 8000304:	4a42      	ldr	r2, [pc, #264]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000306:	f043 0310 	orr.w	r3, r3, #16
 800030a:	61d3      	str	r3, [r2, #28]
					break;
 800030c:	e009      	b.n	8000322 <DMA_enuDmaChannelInit+0x1b2>
				case DMA_u8MEM2MEM:
					SETBIT(DMA -> CCR2 , 14);     //SET memory to  memory mode
 800030e:	4b40      	ldr	r3, [pc, #256]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000310:	69db      	ldr	r3, [r3, #28]
 8000312:	4a3f      	ldr	r2, [pc, #252]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000318:	61d3      	str	r3, [r2, #28]
					break;
 800031a:	e002      	b.n	8000322 <DMA_enuDmaChannelInit+0x1b2>
				default:
					Local_enuErrorState = ES_Out_Of_Range;break;
 800031c:	2303      	movs	r3, #3
 800031e:	73fb      	strb	r3, [r7, #15]
 8000320:	bf00      	nop
				}

				if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->IncrementMode)
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	791b      	ldrb	r3, [r3, #4]
 8000326:	2b01      	cmp	r3, #1
 8000328:	d10c      	bne.n	8000344 <DMA_enuDmaChannelInit+0x1d4>
				{
					//set Increment Mode
					SETBIT(DMA -> CCR2 , 6);
 800032a:	4b39      	ldr	r3, [pc, #228]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	4a38      	ldr	r2, [pc, #224]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000334:	61d3      	str	r3, [r2, #28]
					SETBIT(DMA -> CCR2 , 7);
 8000336:	4b36      	ldr	r3, [pc, #216]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000338:	69db      	ldr	r3, [r3, #28]
 800033a:	4a35      	ldr	r2, [pc, #212]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800033c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000340:	61d3      	str	r3, [r2, #28]
 8000342:	e005      	b.n	8000350 <DMA_enuDmaChannelInit+0x1e0>
				}
				else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->IncrementMode){}
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	791b      	ldrb	r3, [r3, #4]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <DMA_enuDmaChannelInit+0x1e0>
				else
				{
					Local_enuErrorState = ES_Out_Of_Range;
 800034c:	2303      	movs	r3, #3
 800034e:	73fb      	strb	r3, [r7, #15]
				}
				if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->EnableTCINT)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	795b      	ldrb	r3, [r3, #5]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d106      	bne.n	8000366 <DMA_enuDmaChannelInit+0x1f6>
				{
					SETBIT(DMA -> CCR2 , 1);          //Enable Complete transfer INT
 8000358:	4b2d      	ldr	r3, [pc, #180]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800035a:	69db      	ldr	r3, [r3, #28]
 800035c:	4a2c      	ldr	r2, [pc, #176]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800035e:	f043 0302 	orr.w	r3, r3, #2
 8000362:	61d3      	str	r3, [r2, #28]
 8000364:	e005      	b.n	8000372 <DMA_enuDmaChannelInit+0x202>

				}
				else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableTCINT){}
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	795b      	ldrb	r3, [r3, #5]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <DMA_enuDmaChannelInit+0x202>
				else
				{
					Local_enuErrorState = ES_Out_Of_Range;
 800036e:	2303      	movs	r3, #3
 8000370:	73fb      	strb	r3, [r7, #15]
				}
				if(DMA_u8Enable == Copy_PstrDmaChannelConfig -> EnableCircMod)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	799b      	ldrb	r3, [r3, #6]
 8000376:	2b01      	cmp	r3, #1
 8000378:	d106      	bne.n	8000388 <DMA_enuDmaChannelInit+0x218>
				{
					SETBIT(DMA -> CCR2 , 5);         //Enable Circular mode
 800037a:	4b25      	ldr	r3, [pc, #148]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	4a24      	ldr	r2, [pc, #144]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000380:	f043 0320 	orr.w	r3, r3, #32
 8000384:	61d3      	str	r3, [r2, #28]
				else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
				else
				{
					Local_enuErrorState = ES_Out_Of_Range;
				}
				break;
 8000386:	e285      	b.n	8000894 <DMA_enuDmaChannelInit+0x724>
				else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	799b      	ldrb	r3, [r3, #6]
 800038c:	2b00      	cmp	r3, #0
 800038e:	f000 8281 	beq.w	8000894 <DMA_enuDmaChannelInit+0x724>
					Local_enuErrorState = ES_Out_Of_Range;
 8000392:	2303      	movs	r3, #3
 8000394:	73fb      	strb	r3, [r7, #15]
				break;
 8000396:	e27d      	b.n	8000894 <DMA_enuDmaChannelInit+0x724>
				case DMA_u8Channel_3:
					DMA -> CCR3 = ZERO;
 8000398:	4b1d      	ldr	r3, [pc, #116]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 800039a:	2200      	movs	r2, #0
 800039c:	631a      	str	r2, [r3, #48]	; 0x30
					DMA -> CCR3 |= Copy_PstrDmaChannelConfig ->ChannelPriority << 12;    // SET Channel priority
 800039e:	4b1c      	ldr	r3, [pc, #112]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a2:	687a      	ldr	r2, [r7, #4]
 80003a4:	7852      	ldrb	r2, [r2, #1]
 80003a6:	0312      	lsls	r2, r2, #12
 80003a8:	4611      	mov	r1, r2
 80003aa:	4a19      	ldr	r2, [pc, #100]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003ac:	430b      	orrs	r3, r1
 80003ae:	6313      	str	r3, [r2, #48]	; 0x30
					DMA -> CCR3 |= Copy_PstrDmaChannelConfig ->DataSize << 10;           // set memory size
 80003b0:	4b17      	ldr	r3, [pc, #92]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b4:	687a      	ldr	r2, [r7, #4]
 80003b6:	7892      	ldrb	r2, [r2, #2]
 80003b8:	0292      	lsls	r2, r2, #10
 80003ba:	4611      	mov	r1, r2
 80003bc:	4a14      	ldr	r2, [pc, #80]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003be:	430b      	orrs	r3, r1
 80003c0:	6313      	str	r3, [r2, #48]	; 0x30
					DMA -> CCR3 |= Copy_PstrDmaChannelConfig ->DataSize << 8;            // set pripheral size
 80003c2:	4b13      	ldr	r3, [pc, #76]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c6:	687a      	ldr	r2, [r7, #4]
 80003c8:	7892      	ldrb	r2, [r2, #2]
 80003ca:	0212      	lsls	r2, r2, #8
 80003cc:	4611      	mov	r1, r2
 80003ce:	4a10      	ldr	r2, [pc, #64]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003d0:	430b      	orrs	r3, r1
 80003d2:	6313      	str	r3, [r2, #48]	; 0x30
					switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	78db      	ldrb	r3, [r3, #3]
 80003d8:	2b01      	cmp	r3, #1
 80003da:	d00a      	beq.n	80003f2 <DMA_enuDmaChannelInit+0x282>
 80003dc:	2b02      	cmp	r3, #2
 80003de:	d00f      	beq.n	8000400 <DMA_enuDmaChannelInit+0x290>
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d117      	bne.n	8000414 <DMA_enuDmaChannelInit+0x2a4>
					{
					case DMA_u8Peripheral2MEM:
						CLEARBIT(DMA -> CCR3 , 4);  //SET peripheral to memory mode
 80003e4:	4b0a      	ldr	r3, [pc, #40]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e8:	4a09      	ldr	r2, [pc, #36]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003ea:	f023 0310 	bic.w	r3, r3, #16
 80003ee:	6313      	str	r3, [r2, #48]	; 0x30
						break;
 80003f0:	e013      	b.n	800041a <DMA_enuDmaChannelInit+0x2aa>
					case DMA_u8MEM2Peripheral:
						SETBIT(DMA -> CCR3 , 4);    //SET memory to  peripheral mode
 80003f2:	4b07      	ldr	r3, [pc, #28]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f6:	4a06      	ldr	r2, [pc, #24]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 80003f8:	f043 0310 	orr.w	r3, r3, #16
 80003fc:	6313      	str	r3, [r2, #48]	; 0x30
						break;
 80003fe:	e00c      	b.n	800041a <DMA_enuDmaChannelInit+0x2aa>
					case DMA_u8MEM2MEM:
						SETBIT(DMA -> CCR3 , 14);   //SET memory to  memory mode
 8000400:	4b03      	ldr	r3, [pc, #12]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000404:	4a02      	ldr	r2, [pc, #8]	; (8000410 <DMA_enuDmaChannelInit+0x2a0>)
 8000406:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800040a:	6313      	str	r3, [r2, #48]	; 0x30
						break;
 800040c:	e005      	b.n	800041a <DMA_enuDmaChannelInit+0x2aa>
 800040e:	bf00      	nop
 8000410:	40020000 	.word	0x40020000
					default:
						Local_enuErrorState = ES_Out_Of_Range;break;
 8000414:	2303      	movs	r3, #3
 8000416:	73fb      	strb	r3, [r7, #15]
 8000418:	bf00      	nop
					}

					if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->IncrementMode)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	791b      	ldrb	r3, [r3, #4]
 800041e:	2b01      	cmp	r3, #1
 8000420:	d10c      	bne.n	800043c <DMA_enuDmaChannelInit+0x2cc>
					{
						//set Increment Mode
						SETBIT(DMA -> CCR3 , 6);
 8000422:	4b94      	ldr	r3, [pc, #592]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000426:	4a93      	ldr	r2, [pc, #588]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000428:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800042c:	6313      	str	r3, [r2, #48]	; 0x30
						SETBIT(DMA -> CCR3 , 7);
 800042e:	4b91      	ldr	r3, [pc, #580]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000432:	4a90      	ldr	r2, [pc, #576]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000438:	6313      	str	r3, [r2, #48]	; 0x30
 800043a:	e005      	b.n	8000448 <DMA_enuDmaChannelInit+0x2d8>
					}
					else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->IncrementMode){}
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	791b      	ldrb	r3, [r3, #4]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <DMA_enuDmaChannelInit+0x2d8>
					else
					{
						Local_enuErrorState = ES_Out_Of_Range;
 8000444:	2303      	movs	r3, #3
 8000446:	73fb      	strb	r3, [r7, #15]
					}
					if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->EnableTCINT)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	795b      	ldrb	r3, [r3, #5]
 800044c:	2b01      	cmp	r3, #1
 800044e:	d106      	bne.n	800045e <DMA_enuDmaChannelInit+0x2ee>
					{
						SETBIT(DMA -> CCR3 , 1);      //Enable Complete transfer INT
 8000450:	4b88      	ldr	r3, [pc, #544]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000454:	4a87      	ldr	r2, [pc, #540]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000456:	f043 0302 	orr.w	r3, r3, #2
 800045a:	6313      	str	r3, [r2, #48]	; 0x30
 800045c:	e005      	b.n	800046a <DMA_enuDmaChannelInit+0x2fa>

					}
					else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableTCINT){}
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	795b      	ldrb	r3, [r3, #5]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <DMA_enuDmaChannelInit+0x2fa>
					else
					{
						Local_enuErrorState = ES_Out_Of_Range;
 8000466:	2303      	movs	r3, #3
 8000468:	73fb      	strb	r3, [r7, #15]
					}
					if(DMA_u8Enable == Copy_PstrDmaChannelConfig -> EnableCircMod)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	799b      	ldrb	r3, [r3, #6]
 800046e:	2b01      	cmp	r3, #1
 8000470:	d106      	bne.n	8000480 <DMA_enuDmaChannelInit+0x310>
					{
						SETBIT(DMA -> CCR3 , 5);               //Enable Circular mode
 8000472:	4b80      	ldr	r3, [pc, #512]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000476:	4a7f      	ldr	r2, [pc, #508]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000478:	f043 0320 	orr.w	r3, r3, #32
 800047c:	6313      	str	r3, [r2, #48]	; 0x30
					else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
					else
					{
						Local_enuErrorState = ES_Out_Of_Range;
					}
					break;
 800047e:	e20b      	b.n	8000898 <DMA_enuDmaChannelInit+0x728>
					else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	799b      	ldrb	r3, [r3, #6]
 8000484:	2b00      	cmp	r3, #0
 8000486:	f000 8207 	beq.w	8000898 <DMA_enuDmaChannelInit+0x728>
						Local_enuErrorState = ES_Out_Of_Range;
 800048a:	2303      	movs	r3, #3
 800048c:	73fb      	strb	r3, [r7, #15]
					break;
 800048e:	e203      	b.n	8000898 <DMA_enuDmaChannelInit+0x728>
					case DMA_u8Channel_4:
						DMA -> CCR4 = ZERO;
 8000490:	4b78      	ldr	r3, [pc, #480]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000492:	2200      	movs	r2, #0
 8000494:	645a      	str	r2, [r3, #68]	; 0x44
						DMA -> CCR4 |= Copy_PstrDmaChannelConfig ->ChannelPriority << 12;    // SET Channel priority
 8000496:	4b77      	ldr	r3, [pc, #476]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800049a:	687a      	ldr	r2, [r7, #4]
 800049c:	7852      	ldrb	r2, [r2, #1]
 800049e:	0312      	lsls	r2, r2, #12
 80004a0:	4611      	mov	r1, r2
 80004a2:	4a74      	ldr	r2, [pc, #464]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004a4:	430b      	orrs	r3, r1
 80004a6:	6453      	str	r3, [r2, #68]	; 0x44
						DMA -> CCR4 |= Copy_PstrDmaChannelConfig ->DataSize << 10;           // set memory size
 80004a8:	4b72      	ldr	r3, [pc, #456]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004ac:	687a      	ldr	r2, [r7, #4]
 80004ae:	7892      	ldrb	r2, [r2, #2]
 80004b0:	0292      	lsls	r2, r2, #10
 80004b2:	4611      	mov	r1, r2
 80004b4:	4a6f      	ldr	r2, [pc, #444]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004b6:	430b      	orrs	r3, r1
 80004b8:	6453      	str	r3, [r2, #68]	; 0x44
						DMA -> CCR4 |= Copy_PstrDmaChannelConfig ->DataSize << 8;            // set pripheral size
 80004ba:	4b6e      	ldr	r3, [pc, #440]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	7892      	ldrb	r2, [r2, #2]
 80004c2:	0212      	lsls	r2, r2, #8
 80004c4:	4611      	mov	r1, r2
 80004c6:	4a6b      	ldr	r2, [pc, #428]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004c8:	430b      	orrs	r3, r1
 80004ca:	6453      	str	r3, [r2, #68]	; 0x44
						switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	78db      	ldrb	r3, [r3, #3]
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	d00a      	beq.n	80004ea <DMA_enuDmaChannelInit+0x37a>
 80004d4:	2b02      	cmp	r3, #2
 80004d6:	d00f      	beq.n	80004f8 <DMA_enuDmaChannelInit+0x388>
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d114      	bne.n	8000506 <DMA_enuDmaChannelInit+0x396>
						{
						case DMA_u8Peripheral2MEM:
							CLEARBIT(DMA -> CCR4 , 4);      //SET peripheral to memory mode
 80004dc:	4b65      	ldr	r3, [pc, #404]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004e0:	4a64      	ldr	r2, [pc, #400]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004e2:	f023 0310 	bic.w	r3, r3, #16
 80004e6:	6453      	str	r3, [r2, #68]	; 0x44
							break;
 80004e8:	e010      	b.n	800050c <DMA_enuDmaChannelInit+0x39c>
						case DMA_u8MEM2Peripheral:
							SETBIT(DMA -> CCR4 , 4);        //SET memory to  peripheral mode
 80004ea:	4b62      	ldr	r3, [pc, #392]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004ee:	4a61      	ldr	r2, [pc, #388]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004f0:	f043 0310 	orr.w	r3, r3, #16
 80004f4:	6453      	str	r3, [r2, #68]	; 0x44
							break;
 80004f6:	e009      	b.n	800050c <DMA_enuDmaChannelInit+0x39c>
						case DMA_u8MEM2MEM:
							SETBIT(DMA -> CCR4 , 14);       //SET memory to  memory mode
 80004f8:	4b5e      	ldr	r3, [pc, #376]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004fc:	4a5d      	ldr	r2, [pc, #372]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80004fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000502:	6453      	str	r3, [r2, #68]	; 0x44
							break;
 8000504:	e002      	b.n	800050c <DMA_enuDmaChannelInit+0x39c>
						default:
							Local_enuErrorState = ES_Out_Of_Range;break;
 8000506:	2303      	movs	r3, #3
 8000508:	73fb      	strb	r3, [r7, #15]
 800050a:	bf00      	nop
						}

						if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->IncrementMode)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	791b      	ldrb	r3, [r3, #4]
 8000510:	2b01      	cmp	r3, #1
 8000512:	d10c      	bne.n	800052e <DMA_enuDmaChannelInit+0x3be>
						{
							//set Increment Mode
							SETBIT(DMA -> CCR4 , 6);
 8000514:	4b57      	ldr	r3, [pc, #348]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000518:	4a56      	ldr	r2, [pc, #344]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 800051a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800051e:	6453      	str	r3, [r2, #68]	; 0x44
							SETBIT(DMA -> CCR4 , 7);
 8000520:	4b54      	ldr	r3, [pc, #336]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000524:	4a53      	ldr	r2, [pc, #332]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000526:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800052a:	6453      	str	r3, [r2, #68]	; 0x44
 800052c:	e005      	b.n	800053a <DMA_enuDmaChannelInit+0x3ca>
						}
						else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->IncrementMode){}
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	791b      	ldrb	r3, [r3, #4]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <DMA_enuDmaChannelInit+0x3ca>
						else
						{
							Local_enuErrorState = ES_Out_Of_Range;
 8000536:	2303      	movs	r3, #3
 8000538:	73fb      	strb	r3, [r7, #15]
						}
						if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->EnableTCINT)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	795b      	ldrb	r3, [r3, #5]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d106      	bne.n	8000550 <DMA_enuDmaChannelInit+0x3e0>
						{
							SETBIT(DMA -> CCR4 , 1);  //Enable Complete transfer INT
 8000542:	4b4c      	ldr	r3, [pc, #304]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000546:	4a4b      	ldr	r2, [pc, #300]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000548:	f043 0302 	orr.w	r3, r3, #2
 800054c:	6453      	str	r3, [r2, #68]	; 0x44
 800054e:	e005      	b.n	800055c <DMA_enuDmaChannelInit+0x3ec>

						}
						else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableTCINT){}
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	795b      	ldrb	r3, [r3, #5]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <DMA_enuDmaChannelInit+0x3ec>
						else
						{
							Local_enuErrorState = ES_Out_Of_Range;
 8000558:	2303      	movs	r3, #3
 800055a:	73fb      	strb	r3, [r7, #15]
						}
						if(DMA_u8Enable == Copy_PstrDmaChannelConfig -> EnableCircMod)
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	799b      	ldrb	r3, [r3, #6]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d106      	bne.n	8000572 <DMA_enuDmaChannelInit+0x402>
						{
							SETBIT(DMA -> CCR4 , 5);         //Enable Circular mode
 8000564:	4b43      	ldr	r3, [pc, #268]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000568:	4a42      	ldr	r2, [pc, #264]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	6453      	str	r3, [r2, #68]	; 0x44
						else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
						else
						{
							Local_enuErrorState = ES_Out_Of_Range;
						}
						break;
 8000570:	e194      	b.n	800089c <DMA_enuDmaChannelInit+0x72c>
						else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	799b      	ldrb	r3, [r3, #6]
 8000576:	2b00      	cmp	r3, #0
 8000578:	f000 8190 	beq.w	800089c <DMA_enuDmaChannelInit+0x72c>
							Local_enuErrorState = ES_Out_Of_Range;
 800057c:	2303      	movs	r3, #3
 800057e:	73fb      	strb	r3, [r7, #15]
						break;
 8000580:	e18c      	b.n	800089c <DMA_enuDmaChannelInit+0x72c>
						case DMA_u8Channel_5:
							DMA -> CCR5 = ZERO;
 8000582:	4b3c      	ldr	r3, [pc, #240]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000584:	2200      	movs	r2, #0
 8000586:	659a      	str	r2, [r3, #88]	; 0x58
							DMA -> CCR5 |= Copy_PstrDmaChannelConfig ->ChannelPriority << 12;   // SET Channel priority
 8000588:	4b3a      	ldr	r3, [pc, #232]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 800058a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800058c:	687a      	ldr	r2, [r7, #4]
 800058e:	7852      	ldrb	r2, [r2, #1]
 8000590:	0312      	lsls	r2, r2, #12
 8000592:	4611      	mov	r1, r2
 8000594:	4a37      	ldr	r2, [pc, #220]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000596:	430b      	orrs	r3, r1
 8000598:	6593      	str	r3, [r2, #88]	; 0x58
							DMA -> CCR5 |= Copy_PstrDmaChannelConfig ->DataSize << 10;          // set memory size
 800059a:	4b36      	ldr	r3, [pc, #216]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 800059c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	7892      	ldrb	r2, [r2, #2]
 80005a2:	0292      	lsls	r2, r2, #10
 80005a4:	4611      	mov	r1, r2
 80005a6:	4a33      	ldr	r2, [pc, #204]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005a8:	430b      	orrs	r3, r1
 80005aa:	6593      	str	r3, [r2, #88]	; 0x58
							DMA -> CCR5 |= Copy_PstrDmaChannelConfig ->DataSize << 8;           // set pripheral size
 80005ac:	4b31      	ldr	r3, [pc, #196]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	7892      	ldrb	r2, [r2, #2]
 80005b4:	0212      	lsls	r2, r2, #8
 80005b6:	4611      	mov	r1, r2
 80005b8:	4a2e      	ldr	r2, [pc, #184]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005ba:	430b      	orrs	r3, r1
 80005bc:	6593      	str	r3, [r2, #88]	; 0x58
							switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	78db      	ldrb	r3, [r3, #3]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d00a      	beq.n	80005dc <DMA_enuDmaChannelInit+0x46c>
 80005c6:	2b02      	cmp	r3, #2
 80005c8:	d00f      	beq.n	80005ea <DMA_enuDmaChannelInit+0x47a>
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d114      	bne.n	80005f8 <DMA_enuDmaChannelInit+0x488>
							{
							case DMA_u8Peripheral2MEM:
								CLEARBIT(DMA -> CCR5 , 4);    //SET peripheral to memory mode
 80005ce:	4b29      	ldr	r3, [pc, #164]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005d2:	4a28      	ldr	r2, [pc, #160]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005d4:	f023 0310 	bic.w	r3, r3, #16
 80005d8:	6593      	str	r3, [r2, #88]	; 0x58
								break;
 80005da:	e010      	b.n	80005fe <DMA_enuDmaChannelInit+0x48e>
							case DMA_u8MEM2Peripheral:
								SETBIT(DMA -> CCR5 , 4);      //SET memory to  peripheral mode
 80005dc:	4b25      	ldr	r3, [pc, #148]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005e0:	4a24      	ldr	r2, [pc, #144]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005e2:	f043 0310 	orr.w	r3, r3, #16
 80005e6:	6593      	str	r3, [r2, #88]	; 0x58
								break;
 80005e8:	e009      	b.n	80005fe <DMA_enuDmaChannelInit+0x48e>
							case DMA_u8MEM2MEM:
								SETBIT(DMA -> CCR5 , 14);     //SET memory to  memory mode
 80005ea:	4b22      	ldr	r3, [pc, #136]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005ee:	4a21      	ldr	r2, [pc, #132]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 80005f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005f4:	6593      	str	r3, [r2, #88]	; 0x58
								break;
 80005f6:	e002      	b.n	80005fe <DMA_enuDmaChannelInit+0x48e>
							default:
								Local_enuErrorState = ES_Out_Of_Range;break;
 80005f8:	2303      	movs	r3, #3
 80005fa:	73fb      	strb	r3, [r7, #15]
 80005fc:	bf00      	nop
							}

							if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->IncrementMode)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	2b01      	cmp	r3, #1
 8000604:	d10c      	bne.n	8000620 <DMA_enuDmaChannelInit+0x4b0>
							{
								//set Increment Mode
								SETBIT(DMA -> CCR5 , 6);
 8000606:	4b1b      	ldr	r3, [pc, #108]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800060a:	4a1a      	ldr	r2, [pc, #104]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 800060c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000610:	6593      	str	r3, [r2, #88]	; 0x58
								SETBIT(DMA -> CCR5 , 7);
 8000612:	4b18      	ldr	r3, [pc, #96]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000616:	4a17      	ldr	r2, [pc, #92]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800061c:	6593      	str	r3, [r2, #88]	; 0x58
 800061e:	e005      	b.n	800062c <DMA_enuDmaChannelInit+0x4bc>
							}
							else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->IncrementMode){}
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	791b      	ldrb	r3, [r3, #4]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <DMA_enuDmaChannelInit+0x4bc>
							else
							{
								Local_enuErrorState = ES_Out_Of_Range;
 8000628:	2303      	movs	r3, #3
 800062a:	73fb      	strb	r3, [r7, #15]
							}
							if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->EnableTCINT)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	795b      	ldrb	r3, [r3, #5]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d106      	bne.n	8000642 <DMA_enuDmaChannelInit+0x4d2>
							{
								SETBIT(DMA -> CCR5 , 1);
 8000634:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000638:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 800063a:	f043 0302 	orr.w	r3, r3, #2
 800063e:	6593      	str	r3, [r2, #88]	; 0x58
 8000640:	e005      	b.n	800064e <DMA_enuDmaChannelInit+0x4de>

							}
							else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableTCINT){}
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	795b      	ldrb	r3, [r3, #5]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <DMA_enuDmaChannelInit+0x4de>
							else
							{
								Local_enuErrorState = ES_Out_Of_Range;
 800064a:	2303      	movs	r3, #3
 800064c:	73fb      	strb	r3, [r7, #15]
							}
							if(DMA_u8Enable == Copy_PstrDmaChannelConfig -> EnableCircMod)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	799b      	ldrb	r3, [r3, #6]
 8000652:	2b01      	cmp	r3, #1
 8000654:	d106      	bne.n	8000664 <DMA_enuDmaChannelInit+0x4f4>
							{
								SETBIT(DMA -> CCR5 , 5);      //Enable Circular mode
 8000656:	4b07      	ldr	r3, [pc, #28]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 8000658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800065a:	4a06      	ldr	r2, [pc, #24]	; (8000674 <DMA_enuDmaChannelInit+0x504>)
 800065c:	f043 0320 	orr.w	r3, r3, #32
 8000660:	6593      	str	r3, [r2, #88]	; 0x58
							else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
							else
							{
								Local_enuErrorState = ES_Out_Of_Range;
							}
							break;
 8000662:	e11d      	b.n	80008a0 <DMA_enuDmaChannelInit+0x730>
							else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	799b      	ldrb	r3, [r3, #6]
 8000668:	2b00      	cmp	r3, #0
 800066a:	f000 8119 	beq.w	80008a0 <DMA_enuDmaChannelInit+0x730>
								Local_enuErrorState = ES_Out_Of_Range;
 800066e:	2303      	movs	r3, #3
 8000670:	73fb      	strb	r3, [r7, #15]
							break;
 8000672:	e115      	b.n	80008a0 <DMA_enuDmaChannelInit+0x730>
 8000674:	40020000 	.word	0x40020000
							case DMA_u8Channel_6:
								DMA -> CCR6 = ZERO;
 8000678:	4b8f      	ldr	r3, [pc, #572]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800067a:	2200      	movs	r2, #0
 800067c:	66da      	str	r2, [r3, #108]	; 0x6c
								DMA -> CCR6 |= Copy_PstrDmaChannelConfig ->ChannelPriority << 12;   // SET Channel priority
 800067e:	4b8e      	ldr	r3, [pc, #568]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000680:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	7852      	ldrb	r2, [r2, #1]
 8000686:	0312      	lsls	r2, r2, #12
 8000688:	4611      	mov	r1, r2
 800068a:	4a8b      	ldr	r2, [pc, #556]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800068c:	430b      	orrs	r3, r1
 800068e:	66d3      	str	r3, [r2, #108]	; 0x6c
								DMA -> CCR6 |= Copy_PstrDmaChannelConfig ->DataSize << 10;          // set memory size
 8000690:	4b89      	ldr	r3, [pc, #548]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000692:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000694:	687a      	ldr	r2, [r7, #4]
 8000696:	7892      	ldrb	r2, [r2, #2]
 8000698:	0292      	lsls	r2, r2, #10
 800069a:	4611      	mov	r1, r2
 800069c:	4a86      	ldr	r2, [pc, #536]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800069e:	430b      	orrs	r3, r1
 80006a0:	66d3      	str	r3, [r2, #108]	; 0x6c
								DMA -> CCR6 |= Copy_PstrDmaChannelConfig ->DataSize << 8;           // set pripheral size
 80006a2:	4b85      	ldr	r3, [pc, #532]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80006a6:	687a      	ldr	r2, [r7, #4]
 80006a8:	7892      	ldrb	r2, [r2, #2]
 80006aa:	0212      	lsls	r2, r2, #8
 80006ac:	4611      	mov	r1, r2
 80006ae:	4a82      	ldr	r2, [pc, #520]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006b0:	430b      	orrs	r3, r1
 80006b2:	66d3      	str	r3, [r2, #108]	; 0x6c
								switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	78db      	ldrb	r3, [r3, #3]
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	d00a      	beq.n	80006d2 <DMA_enuDmaChannelInit+0x562>
 80006bc:	2b02      	cmp	r3, #2
 80006be:	d00f      	beq.n	80006e0 <DMA_enuDmaChannelInit+0x570>
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d114      	bne.n	80006ee <DMA_enuDmaChannelInit+0x57e>
								{
								case DMA_u8Peripheral2MEM:
									CLEARBIT(DMA -> CCR6 , 4);     //SET peripheral to memory mode
 80006c4:	4b7c      	ldr	r3, [pc, #496]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80006c8:	4a7b      	ldr	r2, [pc, #492]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006ca:	f023 0310 	bic.w	r3, r3, #16
 80006ce:	66d3      	str	r3, [r2, #108]	; 0x6c
									break;
 80006d0:	e010      	b.n	80006f4 <DMA_enuDmaChannelInit+0x584>
								case DMA_u8MEM2Peripheral:
									SETBIT(DMA -> CCR6 , 4);       //SET memory to  peripheral mode
 80006d2:	4b79      	ldr	r3, [pc, #484]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80006d6:	4a78      	ldr	r2, [pc, #480]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006d8:	f043 0310 	orr.w	r3, r3, #16
 80006dc:	66d3      	str	r3, [r2, #108]	; 0x6c
									break;
 80006de:	e009      	b.n	80006f4 <DMA_enuDmaChannelInit+0x584>
								case DMA_u8MEM2MEM:
									SETBIT(DMA -> CCR6 , 14);      //SET memory to  memory mode
 80006e0:	4b75      	ldr	r3, [pc, #468]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80006e4:	4a74      	ldr	r2, [pc, #464]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ea:	66d3      	str	r3, [r2, #108]	; 0x6c
									break;
 80006ec:	e002      	b.n	80006f4 <DMA_enuDmaChannelInit+0x584>
								default:
									Local_enuErrorState = ES_Out_Of_Range;break;
 80006ee:	2303      	movs	r3, #3
 80006f0:	73fb      	strb	r3, [r7, #15]
 80006f2:	bf00      	nop
								}

								if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->IncrementMode)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	791b      	ldrb	r3, [r3, #4]
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d10c      	bne.n	8000716 <DMA_enuDmaChannelInit+0x5a6>
								{
									//set Increment Mode
									SETBIT(DMA -> CCR6 , 6);
 80006fc:	4b6e      	ldr	r3, [pc, #440]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80006fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000700:	4a6d      	ldr	r2, [pc, #436]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000706:	66d3      	str	r3, [r2, #108]	; 0x6c
									SETBIT(DMA -> CCR6 , 7);
 8000708:	4b6b      	ldr	r3, [pc, #428]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800070a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800070c:	4a6a      	ldr	r2, [pc, #424]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800070e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000712:	66d3      	str	r3, [r2, #108]	; 0x6c
 8000714:	e005      	b.n	8000722 <DMA_enuDmaChannelInit+0x5b2>
								}
								else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->IncrementMode){}
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	791b      	ldrb	r3, [r3, #4]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <DMA_enuDmaChannelInit+0x5b2>
								else
								{
									Local_enuErrorState = ES_Out_Of_Range;
 800071e:	2303      	movs	r3, #3
 8000720:	73fb      	strb	r3, [r7, #15]
								}
								if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->EnableTCINT)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	795b      	ldrb	r3, [r3, #5]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d106      	bne.n	8000738 <DMA_enuDmaChannelInit+0x5c8>
								{
									SETBIT(DMA -> CCR6 , 1);     //Enable Complete transfer INT
 800072a:	4b63      	ldr	r3, [pc, #396]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800072c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800072e:	4a62      	ldr	r2, [pc, #392]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000730:	f043 0302 	orr.w	r3, r3, #2
 8000734:	66d3      	str	r3, [r2, #108]	; 0x6c
 8000736:	e005      	b.n	8000744 <DMA_enuDmaChannelInit+0x5d4>

								}
								else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableTCINT){}
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	795b      	ldrb	r3, [r3, #5]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <DMA_enuDmaChannelInit+0x5d4>
								else
								{
									Local_enuErrorState = ES_Out_Of_Range;
 8000740:	2303      	movs	r3, #3
 8000742:	73fb      	strb	r3, [r7, #15]
								}
								if(DMA_u8Enable == Copy_PstrDmaChannelConfig -> EnableCircMod)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	799b      	ldrb	r3, [r3, #6]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d106      	bne.n	800075a <DMA_enuDmaChannelInit+0x5ea>
								{
									SETBIT(DMA -> CCR6 , 5);       //Enable Circular mode
 800074c:	4b5a      	ldr	r3, [pc, #360]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800074e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000750:	4a59      	ldr	r2, [pc, #356]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000752:	f043 0320 	orr.w	r3, r3, #32
 8000756:	66d3      	str	r3, [r2, #108]	; 0x6c
								else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
								else
								{
									Local_enuErrorState = ES_Out_Of_Range;
								}
								break;
 8000758:	e0a4      	b.n	80008a4 <DMA_enuDmaChannelInit+0x734>
								else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	799b      	ldrb	r3, [r3, #6]
 800075e:	2b00      	cmp	r3, #0
 8000760:	f000 80a0 	beq.w	80008a4 <DMA_enuDmaChannelInit+0x734>
									Local_enuErrorState = ES_Out_Of_Range;
 8000764:	2303      	movs	r3, #3
 8000766:	73fb      	strb	r3, [r7, #15]
								break;
 8000768:	e09c      	b.n	80008a4 <DMA_enuDmaChannelInit+0x734>
								case DMA_u8Channel_7:
									DMA -> CCR7 = ZERO;
 800076a:	4b53      	ldr	r3, [pc, #332]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800076c:	2200      	movs	r2, #0
 800076e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
									DMA -> CCR7 |= Copy_PstrDmaChannelConfig ->ChannelPriority << 12; // SET Channel priority
 8000772:	4b51      	ldr	r3, [pc, #324]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000774:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000778:	687a      	ldr	r2, [r7, #4]
 800077a:	7852      	ldrb	r2, [r2, #1]
 800077c:	0312      	lsls	r2, r2, #12
 800077e:	4611      	mov	r1, r2
 8000780:	4a4d      	ldr	r2, [pc, #308]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000782:	430b      	orrs	r3, r1
 8000784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
									DMA -> CCR7 |= Copy_PstrDmaChannelConfig ->DataSize << 10;        // set memory size
 8000788:	4b4b      	ldr	r3, [pc, #300]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800078a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	7892      	ldrb	r2, [r2, #2]
 8000792:	0292      	lsls	r2, r2, #10
 8000794:	4611      	mov	r1, r2
 8000796:	4a48      	ldr	r2, [pc, #288]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000798:	430b      	orrs	r3, r1
 800079a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
									DMA -> CCR7 |= Copy_PstrDmaChannelConfig ->DataSize << 8;         // set pripheral size
 800079e:	4b46      	ldr	r3, [pc, #280]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	7892      	ldrb	r2, [r2, #2]
 80007a8:	0212      	lsls	r2, r2, #8
 80007aa:	4611      	mov	r1, r2
 80007ac:	4a42      	ldr	r2, [pc, #264]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007ae:	430b      	orrs	r3, r1
 80007b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
									switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	78db      	ldrb	r3, [r3, #3]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d00c      	beq.n	80007d6 <DMA_enuDmaChannelInit+0x666>
 80007bc:	2b02      	cmp	r3, #2
 80007be:	d013      	beq.n	80007e8 <DMA_enuDmaChannelInit+0x678>
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d11a      	bne.n	80007fa <DMA_enuDmaChannelInit+0x68a>
									{
									case DMA_u8Peripheral2MEM:
										CLEARBIT(DMA -> CCR7 , 4);    //SET peripheral to memory mode
 80007c4:	4b3c      	ldr	r3, [pc, #240]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007ca:	4a3b      	ldr	r2, [pc, #236]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007cc:	f023 0310 	bic.w	r3, r3, #16
 80007d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
										break;
 80007d4:	e014      	b.n	8000800 <DMA_enuDmaChannelInit+0x690>
									case DMA_u8MEM2Peripheral:
										SETBIT(DMA -> CCR7 , 4);      //SET memory to  peripheral mode
 80007d6:	4b38      	ldr	r3, [pc, #224]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007dc:	4a36      	ldr	r2, [pc, #216]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007de:	f043 0310 	orr.w	r3, r3, #16
 80007e2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
										break;
 80007e6:	e00b      	b.n	8000800 <DMA_enuDmaChannelInit+0x690>
									case DMA_u8MEM2MEM:
										SETBIT(DMA -> CCR7 , 14);     //SET memory to  memory mode
 80007e8:	4b33      	ldr	r3, [pc, #204]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80007ee:	4a32      	ldr	r2, [pc, #200]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 80007f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
										break;
 80007f8:	e002      	b.n	8000800 <DMA_enuDmaChannelInit+0x690>
									default:
										Local_enuErrorState = ES_Out_Of_Range;break;
 80007fa:	2303      	movs	r3, #3
 80007fc:	73fb      	strb	r3, [r7, #15]
 80007fe:	bf00      	nop
									}

									if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->IncrementMode)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	791b      	ldrb	r3, [r3, #4]
 8000804:	2b01      	cmp	r3, #1
 8000806:	d110      	bne.n	800082a <DMA_enuDmaChannelInit+0x6ba>
									{
										//set Increment Mode
										SETBIT(DMA -> CCR7 , 6);
 8000808:	4b2b      	ldr	r3, [pc, #172]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800080a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800080e:	4a2a      	ldr	r2, [pc, #168]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000814:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
										SETBIT(DMA -> CCR7 , 7);
 8000818:	4b27      	ldr	r3, [pc, #156]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800081a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800081e:	4a26      	ldr	r2, [pc, #152]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000824:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000828:	e005      	b.n	8000836 <DMA_enuDmaChannelInit+0x6c6>
									}
									else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->IncrementMode){}
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	791b      	ldrb	r3, [r3, #4]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <DMA_enuDmaChannelInit+0x6c6>
									else
									{
										Local_enuErrorState = ES_Out_Of_Range;
 8000832:	2303      	movs	r3, #3
 8000834:	73fb      	strb	r3, [r7, #15]
									}
									if(DMA_u8Enable == Copy_PstrDmaChannelConfig ->EnableTCINT)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	795b      	ldrb	r3, [r3, #5]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d108      	bne.n	8000850 <DMA_enuDmaChannelInit+0x6e0>
									{
										SETBIT(DMA -> CCR7 , 1);             //Enable Complete transfer INT
 800083e:	4b1e      	ldr	r3, [pc, #120]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000840:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000844:	4a1c      	ldr	r2, [pc, #112]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000846:	f043 0302 	orr.w	r3, r3, #2
 800084a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800084e:	e005      	b.n	800085c <DMA_enuDmaChannelInit+0x6ec>

									}
									else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableTCINT){}
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	795b      	ldrb	r3, [r3, #5]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <DMA_enuDmaChannelInit+0x6ec>
									else
									{
										Local_enuErrorState = ES_Out_Of_Range;
 8000858:	2303      	movs	r3, #3
 800085a:	73fb      	strb	r3, [r7, #15]
									}
									if(DMA_u8Enable == Copy_PstrDmaChannelConfig -> EnableCircMod)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	799b      	ldrb	r3, [r3, #6]
 8000860:	2b01      	cmp	r3, #1
 8000862:	d108      	bne.n	8000876 <DMA_enuDmaChannelInit+0x706>
									{
										SETBIT(DMA -> CCR7 , 5);                      //Enable Circular mode
 8000864:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 8000866:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800086a:	4a13      	ldr	r2, [pc, #76]	; (80008b8 <DMA_enuDmaChannelInit+0x748>)
 800086c:	f043 0320 	orr.w	r3, r3, #32
 8000870:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
									else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
									else
									{
										Local_enuErrorState = ES_Out_Of_Range;
									}
									break;
 8000874:	e018      	b.n	80008a8 <DMA_enuDmaChannelInit+0x738>
									else if(DMA_u8Disable == Copy_PstrDmaChannelConfig ->EnableCircMod){}
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	799b      	ldrb	r3, [r3, #6]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d014      	beq.n	80008a8 <DMA_enuDmaChannelInit+0x738>
										Local_enuErrorState = ES_Out_Of_Range;
 800087e:	2303      	movs	r3, #3
 8000880:	73fb      	strb	r3, [r7, #15]
									break;
 8000882:	e011      	b.n	80008a8 <DMA_enuDmaChannelInit+0x738>
									default:
										Local_enuErrorState = ES_Out_Of_Range;
 8000884:	2303      	movs	r3, #3
 8000886:	73fb      	strb	r3, [r7, #15]
 8000888:	e00f      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
		}
	}
	else
	{
		Local_enuErrorState = ES_NULLPOINTER;
 800088a:	2302      	movs	r3, #2
 800088c:	73fb      	strb	r3, [r7, #15]
 800088e:	e00c      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
			break;
 8000890:	bf00      	nop
 8000892:	e00a      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
				break;
 8000894:	bf00      	nop
 8000896:	e008      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
					break;
 8000898:	bf00      	nop
 800089a:	e006      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
						break;
 800089c:	bf00      	nop
 800089e:	e004      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
							break;
 80008a0:	bf00      	nop
 80008a2:	e002      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
								break;
 80008a4:	bf00      	nop
 80008a6:	e000      	b.n	80008aa <DMA_enuDmaChannelInit+0x73a>
									break;
 80008a8:	bf00      	nop
	}


	return Local_enuErrorState;
 80008aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3714      	adds	r7, #20
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	40020000 	.word	0x40020000

080008bc <DMA_enuDmaAsyncChannelTrans>:

/*This function is used to transfer data by DMA from source to destination (by interrupt)*/
ES_t DMA_enuDmaAsyncChannelTrans(const DMA_ConfigStr_t* Copy_PstrDmaChannelConfig , u32 Copy_u32SrcAddress , u32 Copy_u32DesAddress , u16 Copy_u16NumOfTrans)
{
 80008bc:	b480      	push	{r7}
 80008be:	b087      	sub	sp, #28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
 80008c8:	807b      	strh	r3, [r7, #2]
	ES_t Local_enuErrorState = ES_OK;
 80008ca:	2300      	movs	r3, #0
 80008cc:	75fb      	strb	r3, [r7, #23]
	if(DMA_u8Channel_1 <= Copy_PstrDmaChannelConfig -> ChannelNumber && DMA_u8Channel_7 >= Copy_PstrDmaChannelConfig -> ChannelNumber && 65535 >= Copy_u16NumOfTrans)
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	f000 8172 	beq.w	8000bbc <DMA_enuDmaAsyncChannelTrans+0x300>
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b07      	cmp	r3, #7
 80008de:	f200 816d 	bhi.w	8000bbc <DMA_enuDmaAsyncChannelTrans+0x300>
	{

		switch(Copy_PstrDmaChannelConfig -> ChannelNumber)
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	2b06      	cmp	r3, #6
 80008ea:	f200 816a 	bhi.w	8000bc2 <DMA_enuDmaAsyncChannelTrans+0x306>
 80008ee:	a201      	add	r2, pc, #4	; (adr r2, 80008f4 <DMA_enuDmaAsyncChannelTrans+0x38>)
 80008f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f4:	08000911 	.word	0x08000911
 80008f8:	08000971 	.word	0x08000971
 80008fc:	080009d1 	.word	0x080009d1
 8000900:	08000a31 	.word	0x08000a31
 8000904:	08000a91 	.word	0x08000a91
 8000908:	08000af1 	.word	0x08000af1
 800090c:	08000b55 	.word	0x08000b55
		{
		case DMA_u8Channel_1:
			CLEARBIT(DMA -> CCR1 , 0);                        // Disable Channel
 8000910:	4b8a      	ldr	r3, [pc, #552]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000912:	689b      	ldr	r3, [r3, #8]
 8000914:	4a89      	ldr	r2, [pc, #548]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000916:	f023 0301 	bic.w	r3, r3, #1
 800091a:	6093      	str	r3, [r2, #8]
			DMA -> CNDTR1 = Copy_u16NumOfTrans;				  // set number of transfer
 800091c:	4a87      	ldr	r2, [pc, #540]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 800091e:	887b      	ldrh	r3, [r7, #2]
 8000920:	60d3      	str	r3, [r2, #12]
			switch(Copy_PstrDmaChannelConfig ->DataTransType)
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	78db      	ldrb	r3, [r3, #3]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d00a      	beq.n	8000940 <DMA_enuDmaAsyncChannelTrans+0x84>
 800092a:	2b02      	cmp	r3, #2
 800092c:	d00f      	beq.n	800094e <DMA_enuDmaAsyncChannelTrans+0x92>
 800092e:	2b00      	cmp	r3, #0
 8000930:	d114      	bne.n	800095c <DMA_enuDmaAsyncChannelTrans+0xa0>
			{
			case DMA_u8Peripheral2MEM:
				DMA -> CPAR1 = Copy_u32SrcAddress;			  // set Peripheral address as a SrcAddress
 8000932:	4a82      	ldr	r2, [pc, #520]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	6113      	str	r3, [r2, #16]
				DMA -> CMAR1 = Copy_u32DesAddress;			  // set memory address as a DesAddress
 8000938:	4a80      	ldr	r2, [pc, #512]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6153      	str	r3, [r2, #20]

				break;
 800093e:	e010      	b.n	8000962 <DMA_enuDmaAsyncChannelTrans+0xa6>
			case DMA_u8MEM2Peripheral:
				DMA -> CMAR1 = Copy_u32SrcAddress;			  // set memory address as a SrcAddress
 8000940:	4a7e      	ldr	r2, [pc, #504]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000942:	68bb      	ldr	r3, [r7, #8]
 8000944:	6153      	str	r3, [r2, #20]
				DMA -> CPAR1 = Copy_u32DesAddress;			  // set Peripheral address as a DesAddress
 8000946:	4a7d      	ldr	r2, [pc, #500]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	6113      	str	r3, [r2, #16]
				break;
 800094c:	e009      	b.n	8000962 <DMA_enuDmaAsyncChannelTrans+0xa6>
			case DMA_u8MEM2MEM:
				DMA -> CPAR1 = Copy_u32SrcAddress;            // set Peripheral address as a SrcAddress
 800094e:	4a7b      	ldr	r2, [pc, #492]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	6113      	str	r3, [r2, #16]
				DMA -> CMAR1 = Copy_u32DesAddress;            // set memory address as a DesAddress
 8000954:	4a79      	ldr	r2, [pc, #484]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6153      	str	r3, [r2, #20]
				break;
 800095a:	e002      	b.n	8000962 <DMA_enuDmaAsyncChannelTrans+0xa6>
			default:
				Local_enuErrorState = ES_Out_Of_Range;break;
 800095c:	2303      	movs	r3, #3
 800095e:	75fb      	strb	r3, [r7, #23]
 8000960:	bf00      	nop
			}
			SETBIT(DMA -> CCR1 , 0);						  // Enable Channel
 8000962:	4b76      	ldr	r3, [pc, #472]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000964:	689b      	ldr	r3, [r3, #8]
 8000966:	4a75      	ldr	r2, [pc, #468]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6093      	str	r3, [r2, #8]
			break;
 800096e:	e124      	b.n	8000bba <DMA_enuDmaAsyncChannelTrans+0x2fe>
			case DMA_u8Channel_2:
				CLEARBIT(DMA -> CCR2 , 0);                            // Disable Channel
 8000970:	4b72      	ldr	r3, [pc, #456]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000972:	69db      	ldr	r3, [r3, #28]
 8000974:	4a71      	ldr	r2, [pc, #452]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000976:	f023 0301 	bic.w	r3, r3, #1
 800097a:	61d3      	str	r3, [r2, #28]
				DMA -> CNDTR2 = Copy_u16NumOfTrans;                   // set number of transfer
 800097c:	4a6f      	ldr	r2, [pc, #444]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 800097e:	887b      	ldrh	r3, [r7, #2]
 8000980:	6213      	str	r3, [r2, #32]
				switch(Copy_PstrDmaChannelConfig ->DataTransType)
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	78db      	ldrb	r3, [r3, #3]
 8000986:	2b01      	cmp	r3, #1
 8000988:	d00a      	beq.n	80009a0 <DMA_enuDmaAsyncChannelTrans+0xe4>
 800098a:	2b02      	cmp	r3, #2
 800098c:	d00f      	beq.n	80009ae <DMA_enuDmaAsyncChannelTrans+0xf2>
 800098e:	2b00      	cmp	r3, #0
 8000990:	d114      	bne.n	80009bc <DMA_enuDmaAsyncChannelTrans+0x100>
				{
				case DMA_u8Peripheral2MEM:
					DMA -> CPAR2 = Copy_u32SrcAddress;                // set Peripheral address as a SrcAddress
 8000992:	4a6a      	ldr	r2, [pc, #424]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	6253      	str	r3, [r2, #36]	; 0x24
					DMA -> CMAR2 = Copy_u32DesAddress;                // set memory address as a DesAddress
 8000998:	4a68      	ldr	r2, [pc, #416]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	6293      	str	r3, [r2, #40]	; 0x28

					break;
 800099e:	e010      	b.n	80009c2 <DMA_enuDmaAsyncChannelTrans+0x106>
				case DMA_u8MEM2Peripheral:
					DMA -> CMAR2 = Copy_u32SrcAddress;                // set memory address as a SrcAddress
 80009a0:	4a66      	ldr	r2, [pc, #408]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009a2:	68bb      	ldr	r3, [r7, #8]
 80009a4:	6293      	str	r3, [r2, #40]	; 0x28
					DMA -> CPAR2 = Copy_u32DesAddress;                // set Peripheral address as a DesAddress
 80009a6:	4a65      	ldr	r2, [pc, #404]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6253      	str	r3, [r2, #36]	; 0x24
					break;
 80009ac:	e009      	b.n	80009c2 <DMA_enuDmaAsyncChannelTrans+0x106>
				case DMA_u8MEM2MEM:
					DMA -> CPAR2 = Copy_u32SrcAddress;                // set Peripheral address as a SrcAddress
 80009ae:	4a63      	ldr	r2, [pc, #396]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	6253      	str	r3, [r2, #36]	; 0x24
					DMA -> CMAR2 = Copy_u32DesAddress;                // set memory address as a DesAddress
 80009b4:	4a61      	ldr	r2, [pc, #388]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6293      	str	r3, [r2, #40]	; 0x28
					break;
 80009ba:	e002      	b.n	80009c2 <DMA_enuDmaAsyncChannelTrans+0x106>
				default:
					Local_enuErrorState = ES_Out_Of_Range;break;
 80009bc:	2303      	movs	r3, #3
 80009be:	75fb      	strb	r3, [r7, #23]
 80009c0:	bf00      	nop
				}
				SETBIT(DMA -> CCR2 , 0);                              // Enable Channel
 80009c2:	4b5e      	ldr	r3, [pc, #376]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	4a5d      	ldr	r2, [pc, #372]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	61d3      	str	r3, [r2, #28]
				break;
 80009ce:	e0f4      	b.n	8000bba <DMA_enuDmaAsyncChannelTrans+0x2fe>
				case DMA_u8Channel_3:
					CLEARBIT(DMA -> CCR3 , 0);                           // Disable Channel
 80009d0:	4b5a      	ldr	r3, [pc, #360]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d4:	4a59      	ldr	r2, [pc, #356]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009d6:	f023 0301 	bic.w	r3, r3, #1
 80009da:	6313      	str	r3, [r2, #48]	; 0x30
					DMA -> CNDTR3 = Copy_u16NumOfTrans;                  // set number of transfer
 80009dc:	4a57      	ldr	r2, [pc, #348]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009de:	887b      	ldrh	r3, [r7, #2]
 80009e0:	6353      	str	r3, [r2, #52]	; 0x34
					switch(Copy_PstrDmaChannelConfig ->DataTransType)
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	78db      	ldrb	r3, [r3, #3]
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d00a      	beq.n	8000a00 <DMA_enuDmaAsyncChannelTrans+0x144>
 80009ea:	2b02      	cmp	r3, #2
 80009ec:	d00f      	beq.n	8000a0e <DMA_enuDmaAsyncChannelTrans+0x152>
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d114      	bne.n	8000a1c <DMA_enuDmaAsyncChannelTrans+0x160>
					{
					case DMA_u8Peripheral2MEM:
						DMA -> CPAR3 = Copy_u32SrcAddress;               // set Peripheral address as a SrcAddress
 80009f2:	4a52      	ldr	r2, [pc, #328]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	6393      	str	r3, [r2, #56]	; 0x38
						DMA -> CMAR3 = Copy_u32DesAddress;               // set memory address as a DesAddress
 80009f8:	4a50      	ldr	r2, [pc, #320]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	63d3      	str	r3, [r2, #60]	; 0x3c

						break;
 80009fe:	e010      	b.n	8000a22 <DMA_enuDmaAsyncChannelTrans+0x166>
					case DMA_u8MEM2Peripheral:
						DMA -> CMAR3 = Copy_u32SrcAddress;               // set memory address as a SrcAddress
 8000a00:	4a4e      	ldr	r2, [pc, #312]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	63d3      	str	r3, [r2, #60]	; 0x3c
						DMA -> CPAR3 = Copy_u32DesAddress;               // set Peripheral address as a DesAddress
 8000a06:	4a4d      	ldr	r2, [pc, #308]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6393      	str	r3, [r2, #56]	; 0x38
						break;
 8000a0c:	e009      	b.n	8000a22 <DMA_enuDmaAsyncChannelTrans+0x166>
					case DMA_u8MEM2MEM:
						DMA -> CPAR3 = Copy_u32SrcAddress;               // set Peripheral address as a SrcAddress
 8000a0e:	4a4b      	ldr	r2, [pc, #300]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	6393      	str	r3, [r2, #56]	; 0x38
						DMA -> CMAR3 = Copy_u32DesAddress;               // set memory address as a DesAddress
 8000a14:	4a49      	ldr	r2, [pc, #292]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	63d3      	str	r3, [r2, #60]	; 0x3c
						break;
 8000a1a:	e002      	b.n	8000a22 <DMA_enuDmaAsyncChannelTrans+0x166>
					default:
						Local_enuErrorState = ES_Out_Of_Range;break;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	75fb      	strb	r3, [r7, #23]
 8000a20:	bf00      	nop
					}
					SETBIT(DMA -> CCR3 , 0);                             // Enable Channel
 8000a22:	4b46      	ldr	r3, [pc, #280]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a45      	ldr	r2, [pc, #276]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
					break;
 8000a2e:	e0c4      	b.n	8000bba <DMA_enuDmaAsyncChannelTrans+0x2fe>
					case DMA_u8Channel_4:
						CLEARBIT(DMA -> CCR4 , 0);                             // Disable Channel
 8000a30:	4b42      	ldr	r3, [pc, #264]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a34:	4a41      	ldr	r2, [pc, #260]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a36:	f023 0301 	bic.w	r3, r3, #1
 8000a3a:	6453      	str	r3, [r2, #68]	; 0x44
						DMA -> CNDTR4 = Copy_u16NumOfTrans;                    // set number of transfer
 8000a3c:	4a3f      	ldr	r2, [pc, #252]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a3e:	887b      	ldrh	r3, [r7, #2]
 8000a40:	6493      	str	r3, [r2, #72]	; 0x48
						switch(Copy_PstrDmaChannelConfig ->DataTransType)
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	78db      	ldrb	r3, [r3, #3]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d00a      	beq.n	8000a60 <DMA_enuDmaAsyncChannelTrans+0x1a4>
 8000a4a:	2b02      	cmp	r3, #2
 8000a4c:	d00f      	beq.n	8000a6e <DMA_enuDmaAsyncChannelTrans+0x1b2>
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d114      	bne.n	8000a7c <DMA_enuDmaAsyncChannelTrans+0x1c0>
						{
						case DMA_u8Peripheral2MEM:
							DMA -> CPAR4 = Copy_u32SrcAddress;                 // set Peripheral address as a SrcAddress
 8000a52:	4a3a      	ldr	r2, [pc, #232]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	64d3      	str	r3, [r2, #76]	; 0x4c
							DMA -> CMAR4 = Copy_u32DesAddress;                 // set memory address as a DesAddress
 8000a58:	4a38      	ldr	r2, [pc, #224]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6513      	str	r3, [r2, #80]	; 0x50

							break;
 8000a5e:	e010      	b.n	8000a82 <DMA_enuDmaAsyncChannelTrans+0x1c6>
						case DMA_u8MEM2Peripheral:
							DMA -> CMAR4 = Copy_u32SrcAddress;                 // set memory address as a SrcAddress
 8000a60:	4a36      	ldr	r2, [pc, #216]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	6513      	str	r3, [r2, #80]	; 0x50
							DMA -> CPAR4 = Copy_u32DesAddress;                 // set Peripheral address as a DesAddress
 8000a66:	4a35      	ldr	r2, [pc, #212]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	64d3      	str	r3, [r2, #76]	; 0x4c
							break;
 8000a6c:	e009      	b.n	8000a82 <DMA_enuDmaAsyncChannelTrans+0x1c6>
						case DMA_u8MEM2MEM:
							DMA -> CPAR4 = Copy_u32SrcAddress;                 // set Peripheral address as a SrcAddress
 8000a6e:	4a33      	ldr	r2, [pc, #204]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	64d3      	str	r3, [r2, #76]	; 0x4c
							DMA -> CMAR4 = Copy_u32DesAddress;                 // set memory address as a DesAddress
 8000a74:	4a31      	ldr	r2, [pc, #196]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6513      	str	r3, [r2, #80]	; 0x50
							break;
 8000a7a:	e002      	b.n	8000a82 <DMA_enuDmaAsyncChannelTrans+0x1c6>
						default:
							Local_enuErrorState = ES_Out_Of_Range;break;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	75fb      	strb	r3, [r7, #23]
 8000a80:	bf00      	nop
						}
						SETBIT(DMA -> CCR4 , 0);                               // Enable Channel
 8000a82:	4b2e      	ldr	r3, [pc, #184]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a86:	4a2d      	ldr	r2, [pc, #180]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6453      	str	r3, [r2, #68]	; 0x44
						break;
 8000a8e:	e094      	b.n	8000bba <DMA_enuDmaAsyncChannelTrans+0x2fe>
						case DMA_u8Channel_5:
							CLEARBIT(DMA -> CCR5 , 0);                           // Disable Channel
 8000a90:	4b2a      	ldr	r3, [pc, #168]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a94:	4a29      	ldr	r2, [pc, #164]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a96:	f023 0301 	bic.w	r3, r3, #1
 8000a9a:	6593      	str	r3, [r2, #88]	; 0x58
							DMA -> CNDTR5 = Copy_u16NumOfTrans;                  // set number of transfer
 8000a9c:	4a27      	ldr	r2, [pc, #156]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000a9e:	887b      	ldrh	r3, [r7, #2]
 8000aa0:	65d3      	str	r3, [r2, #92]	; 0x5c
							switch(Copy_PstrDmaChannelConfig ->DataTransType)
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	78db      	ldrb	r3, [r3, #3]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d00a      	beq.n	8000ac0 <DMA_enuDmaAsyncChannelTrans+0x204>
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d00f      	beq.n	8000ace <DMA_enuDmaAsyncChannelTrans+0x212>
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d114      	bne.n	8000adc <DMA_enuDmaAsyncChannelTrans+0x220>
							{
							case DMA_u8Peripheral2MEM:
								DMA -> CPAR5 = Copy_u32SrcAddress;               // set Peripheral address as a SrcAddress
 8000ab2:	4a22      	ldr	r2, [pc, #136]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	6613      	str	r3, [r2, #96]	; 0x60
								DMA -> CMAR5 = Copy_u32DesAddress;               // set memory address as a DesAddress
 8000ab8:	4a20      	ldr	r2, [pc, #128]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6653      	str	r3, [r2, #100]	; 0x64

								break;
 8000abe:	e010      	b.n	8000ae2 <DMA_enuDmaAsyncChannelTrans+0x226>
							case DMA_u8MEM2Peripheral:
								DMA -> CMAR5 = Copy_u32SrcAddress;               // set memory address as a SrcAddress
 8000ac0:	4a1e      	ldr	r2, [pc, #120]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	6653      	str	r3, [r2, #100]	; 0x64
								DMA -> CPAR5 = Copy_u32DesAddress;               // set Peripheral address as a DesAddress
 8000ac6:	4a1d      	ldr	r2, [pc, #116]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6613      	str	r3, [r2, #96]	; 0x60
								break;
 8000acc:	e009      	b.n	8000ae2 <DMA_enuDmaAsyncChannelTrans+0x226>
							case DMA_u8MEM2MEM:
								DMA -> CPAR5 = Copy_u32SrcAddress;               // set Peripheral address as a SrcAddress
 8000ace:	4a1b      	ldr	r2, [pc, #108]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	6613      	str	r3, [r2, #96]	; 0x60
								DMA -> CMAR5 = Copy_u32DesAddress;               // set memory address as a DesAddress
 8000ad4:	4a19      	ldr	r2, [pc, #100]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6653      	str	r3, [r2, #100]	; 0x64
								break;
 8000ada:	e002      	b.n	8000ae2 <DMA_enuDmaAsyncChannelTrans+0x226>
							default:
								Local_enuErrorState = ES_Out_Of_Range;break;
 8000adc:	2303      	movs	r3, #3
 8000ade:	75fb      	strb	r3, [r7, #23]
 8000ae0:	bf00      	nop
							}
							SETBIT(DMA -> CCR5 , 0);                             // Enable Channel
 8000ae2:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ae6:	4a15      	ldr	r2, [pc, #84]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	6593      	str	r3, [r2, #88]	; 0x58
							break;
 8000aee:	e064      	b.n	8000bba <DMA_enuDmaAsyncChannelTrans+0x2fe>
							case DMA_u8Channel_6:
								CLEARBIT(DMA -> CCR6 , 0);                          // Disable Channel
 8000af0:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000af2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000af4:	4a11      	ldr	r2, [pc, #68]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000af6:	f023 0301 	bic.w	r3, r3, #1
 8000afa:	66d3      	str	r3, [r2, #108]	; 0x6c
								DMA -> CNDTR6 = Copy_u16NumOfTrans;                 // set number of transfer
 8000afc:	4a0f      	ldr	r2, [pc, #60]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000afe:	887b      	ldrh	r3, [r7, #2]
 8000b00:	6713      	str	r3, [r2, #112]	; 0x70
								switch(Copy_PstrDmaChannelConfig ->DataTransType)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	78db      	ldrb	r3, [r3, #3]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d00a      	beq.n	8000b20 <DMA_enuDmaAsyncChannelTrans+0x264>
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	d00f      	beq.n	8000b2e <DMA_enuDmaAsyncChannelTrans+0x272>
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d116      	bne.n	8000b40 <DMA_enuDmaAsyncChannelTrans+0x284>
								{
								case DMA_u8Peripheral2MEM:
									DMA -> CPAR6 = Copy_u32SrcAddress;              // set Peripheral address as a SrcAddress
 8000b12:	4a0a      	ldr	r2, [pc, #40]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	6753      	str	r3, [r2, #116]	; 0x74
									DMA -> CMAR6 = Copy_u32DesAddress;              // set memory address as a DesAddress
 8000b18:	4a08      	ldr	r2, [pc, #32]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6793      	str	r3, [r2, #120]	; 0x78

									break;
 8000b1e:	e012      	b.n	8000b46 <DMA_enuDmaAsyncChannelTrans+0x28a>
								case DMA_u8MEM2Peripheral:
									DMA -> CMAR6 = Copy_u32SrcAddress;              // set memory address as a SrcAddress
 8000b20:	4a06      	ldr	r2, [pc, #24]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	6793      	str	r3, [r2, #120]	; 0x78
									DMA -> CPAR6 = Copy_u32DesAddress;              // set Peripheral address as a DesAddress
 8000b26:	4a05      	ldr	r2, [pc, #20]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6753      	str	r3, [r2, #116]	; 0x74
									break;
 8000b2c:	e00b      	b.n	8000b46 <DMA_enuDmaAsyncChannelTrans+0x28a>
								case DMA_u8MEM2MEM:
									DMA -> CPAR6 = Copy_u32SrcAddress;              // set Peripheral address as a SrcAddress
 8000b2e:	4a03      	ldr	r2, [pc, #12]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	6753      	str	r3, [r2, #116]	; 0x74
									DMA -> CMAR6 = Copy_u32DesAddress;              // set memory address as a DesAddress
 8000b34:	4a01      	ldr	r2, [pc, #4]	; (8000b3c <DMA_enuDmaAsyncChannelTrans+0x280>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6793      	str	r3, [r2, #120]	; 0x78
									break;
 8000b3a:	e004      	b.n	8000b46 <DMA_enuDmaAsyncChannelTrans+0x28a>
 8000b3c:	40020000 	.word	0x40020000
								default:
									Local_enuErrorState = ES_Out_Of_Range;break;
 8000b40:	2303      	movs	r3, #3
 8000b42:	75fb      	strb	r3, [r7, #23]
 8000b44:	bf00      	nop
								}
								SETBIT(DMA -> CCR6 , 0);                            // Enable Channel
 8000b46:	4b22      	ldr	r3, [pc, #136]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000b4a:	4a21      	ldr	r2, [pc, #132]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	66d3      	str	r3, [r2, #108]	; 0x6c
								break;
 8000b52:	e032      	b.n	8000bba <DMA_enuDmaAsyncChannelTrans+0x2fe>
								case DMA_u8Channel_7:
									CLEARBIT(DMA -> CCR7 , 0);                           // Disable Channel
 8000b54:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000b5a:	4a1d      	ldr	r2, [pc, #116]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b5c:	f023 0301 	bic.w	r3, r3, #1
 8000b60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
									DMA -> CNDTR7 = Copy_u16NumOfTrans;                  // set number of transfer
 8000b64:	4a1a      	ldr	r2, [pc, #104]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b66:	887b      	ldrh	r3, [r7, #2]
 8000b68:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
									switch(Copy_PstrDmaChannelConfig ->DataTransType)
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	78db      	ldrb	r3, [r3, #3]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d00c      	beq.n	8000b8e <DMA_enuDmaAsyncChannelTrans+0x2d2>
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d013      	beq.n	8000ba0 <DMA_enuDmaAsyncChannelTrans+0x2e4>
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d11a      	bne.n	8000bb2 <DMA_enuDmaAsyncChannelTrans+0x2f6>
									{
									case DMA_u8Peripheral2MEM:
										DMA -> CPAR7 = Copy_u32SrcAddress;               // set Peripheral address as a SrcAddress
 8000b7c:	4a14      	ldr	r2, [pc, #80]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b7e:	68bb      	ldr	r3, [r7, #8]
 8000b80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
										DMA -> CMAR7 = Copy_u32DesAddress;               // set memory address as a DesAddress
 8000b84:	4a12      	ldr	r2, [pc, #72]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

										break;
 8000b8c:	e014      	b.n	8000bb8 <DMA_enuDmaAsyncChannelTrans+0x2fc>
									case DMA_u8MEM2Peripheral:
										DMA -> CMAR7 = Copy_u32SrcAddress;               // set memory address as a SrcAddress
 8000b8e:	4a10      	ldr	r2, [pc, #64]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
										DMA -> CPAR7 = Copy_u32DesAddress;               // set Peripheral address as a DesAddress
 8000b96:	4a0e      	ldr	r2, [pc, #56]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
										break;
 8000b9e:	e00b      	b.n	8000bb8 <DMA_enuDmaAsyncChannelTrans+0x2fc>
									case DMA_u8MEM2MEM:
										DMA -> CPAR7 = Copy_u32SrcAddress;               // set Peripheral address as a SrcAddress
 8000ba0:	4a0b      	ldr	r2, [pc, #44]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
										DMA -> CMAR7 = Copy_u32DesAddress;               // set memory address as a DesAddress
 8000ba8:	4a09      	ldr	r2, [pc, #36]	; (8000bd0 <DMA_enuDmaAsyncChannelTrans+0x314>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
										break;
 8000bb0:	e002      	b.n	8000bb8 <DMA_enuDmaAsyncChannelTrans+0x2fc>
									default:
										Local_enuErrorState = ES_Out_Of_Range;break;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	75fb      	strb	r3, [r7, #23]
 8000bb6:	bf00      	nop
										SETBIT(DMA -> CCR7 , 0);
									}                                                    // Enable Channel
									break;
 8000bb8:	bf00      	nop
		}
	}
 8000bba:	e002      	b.n	8000bc2 <DMA_enuDmaAsyncChannelTrans+0x306>
	else
	{
		Local_enuErrorState = ES_Out_Of_Range;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	75fb      	strb	r3, [r7, #23]
 8000bc0:	e000      	b.n	8000bc4 <DMA_enuDmaAsyncChannelTrans+0x308>
	}
 8000bc2:	bf00      	nop
	}


	return Local_enuErrorState;
 8000bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	371c      	adds	r7, #28
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr
 8000bd0:	40020000 	.word	0x40020000

08000bd4 <DMA_enuCallBack>:
	return Local_enuErrorState;
}

/*This function is used to set ISR functions*/
ES_t DMA_enuCallBack(const DMA_ConfigStr_t* Copy_PstrDmaChannelConfig , void (*DMA_vidPtr2Fun)(void) )
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	6039      	str	r1, [r7, #0]
	ES_t Local_enuErrorState = ES_OK;
 8000bde:	2300      	movs	r3, #0
 8000be0:	73fb      	strb	r3, [r7, #15]

	if(DMA_vidPtr2Fun)
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d012      	beq.n	8000c0e <DMA_enuCallBack+0x3a>
	{
		if(DMA_u8Channel_1 <= Copy_PstrDmaChannelConfig -> ChannelNumber && DMA_u8Channel_7 >= Copy_PstrDmaChannelConfig -> ChannelNumber)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d00b      	beq.n	8000c08 <DMA_enuCallBack+0x34>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b07      	cmp	r3, #7
 8000bf6:	d807      	bhi.n	8000c08 <DMA_enuCallBack+0x34>
		{
			DMA_AVidPtr2Fun[Copy_PstrDmaChannelConfig -> ChannelNumber - ONE] = DMA_vidPtr2Fun;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	4908      	ldr	r1, [pc, #32]	; (8000c20 <DMA_enuCallBack+0x4c>)
 8000c00:	683a      	ldr	r2, [r7, #0]
 8000c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000c06:	e004      	b.n	8000c12 <DMA_enuCallBack+0x3e>
		}
		else
		{
			Local_enuErrorState = ES_Out_Of_Range;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	73fb      	strb	r3, [r7, #15]
 8000c0c:	e001      	b.n	8000c12 <DMA_enuCallBack+0x3e>
		}
	}
	else
	{
		Local_enuErrorState = ES_NULLPOINTER;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	73fb      	strb	r3, [r7, #15]
	}

	return Local_enuErrorState;
 8000c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3714      	adds	r7, #20
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bc80      	pop	{r7}
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000034 	.word	0x20000034

08000c24 <DMA1_Channel1_IRQHandler>:




void DMA1_Channel1_IRQHandler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
	SETBIT(DMA -> IFCR , 1);// clear transfer complete flag
 8000c28:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <DMA1_Channel1_IRQHandler+0x24>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	4a06      	ldr	r2, [pc, #24]	; (8000c48 <DMA1_Channel1_IRQHandler+0x24>)
 8000c2e:	f043 0302 	orr.w	r3, r3, #2
 8000c32:	6053      	str	r3, [r2, #4]
	if(DMA_AVidPtr2Fun[DMA_u8Channel_1 - ONE])
 8000c34:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <DMA1_Channel1_IRQHandler+0x28>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d002      	beq.n	8000c42 <DMA1_Channel1_IRQHandler+0x1e>
	{
		DMA_AVidPtr2Fun[DMA_u8Channel_1 - ONE]();
 8000c3c:	4b03      	ldr	r3, [pc, #12]	; (8000c4c <DMA1_Channel1_IRQHandler+0x28>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4798      	blx	r3
	}

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40020000 	.word	0x40020000
 8000c4c:	20000034 	.word	0x20000034

08000c50 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
	SETBIT(DMA -> IFCR , 5);// clear transfer complete flag
 8000c54:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <DMA1_Channel2_IRQHandler+0x24>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	4a06      	ldr	r2, [pc, #24]	; (8000c74 <DMA1_Channel2_IRQHandler+0x24>)
 8000c5a:	f043 0320 	orr.w	r3, r3, #32
 8000c5e:	6053      	str	r3, [r2, #4]
		if(DMA_AVidPtr2Fun[DMA_u8Channel_2 - ONE])
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <DMA1_Channel2_IRQHandler+0x28>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <DMA1_Channel2_IRQHandler+0x1e>
		{
			DMA_AVidPtr2Fun[DMA_u8Channel_2 - ONE]();
 8000c68:	4b03      	ldr	r3, [pc, #12]	; (8000c78 <DMA1_Channel2_IRQHandler+0x28>)
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	4798      	blx	r3
		}
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40020000 	.word	0x40020000
 8000c78:	20000034 	.word	0x20000034

08000c7c <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
	SETBIT(DMA -> IFCR , 9);// clear transfer complete flag
 8000c80:	4b07      	ldr	r3, [pc, #28]	; (8000ca0 <DMA1_Channel3_IRQHandler+0x24>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <DMA1_Channel3_IRQHandler+0x24>)
 8000c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c8a:	6053      	str	r3, [r2, #4]
		if(DMA_AVidPtr2Fun[DMA_u8Channel_3 - ONE])
 8000c8c:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <DMA1_Channel3_IRQHandler+0x28>)
 8000c8e:	689b      	ldr	r3, [r3, #8]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d002      	beq.n	8000c9a <DMA1_Channel3_IRQHandler+0x1e>
		{
			DMA_AVidPtr2Fun[DMA_u8Channel_3 - ONE]();
 8000c94:	4b03      	ldr	r3, [pc, #12]	; (8000ca4 <DMA1_Channel3_IRQHandler+0x28>)
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	4798      	blx	r3
		}
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40020000 	.word	0x40020000
 8000ca4:	20000034 	.word	0x20000034

08000ca8 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
	SETBIT(DMA -> IFCR , 13);// clear transfer complete flag
 8000cac:	4b07      	ldr	r3, [pc, #28]	; (8000ccc <DMA1_Channel4_IRQHandler+0x24>)
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	4a06      	ldr	r2, [pc, #24]	; (8000ccc <DMA1_Channel4_IRQHandler+0x24>)
 8000cb2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cb6:	6053      	str	r3, [r2, #4]
		if(DMA_AVidPtr2Fun[DMA_u8Channel_4 - ONE])
 8000cb8:	4b05      	ldr	r3, [pc, #20]	; (8000cd0 <DMA1_Channel4_IRQHandler+0x28>)
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d002      	beq.n	8000cc6 <DMA1_Channel4_IRQHandler+0x1e>
		{
			DMA_AVidPtr2Fun[DMA_u8Channel_4 - ONE]();
 8000cc0:	4b03      	ldr	r3, [pc, #12]	; (8000cd0 <DMA1_Channel4_IRQHandler+0x28>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	4798      	blx	r3
		}
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40020000 	.word	0x40020000
 8000cd0:	20000034 	.word	0x20000034

08000cd4 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
	SETBIT(DMA -> IFCR , 17);// clear transfer complete flag
 8000cd8:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <DMA1_Channel5_IRQHandler+0x24>)
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	4a06      	ldr	r2, [pc, #24]	; (8000cf8 <DMA1_Channel5_IRQHandler+0x24>)
 8000cde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ce2:	6053      	str	r3, [r2, #4]
		if(DMA_AVidPtr2Fun[DMA_u8Channel_5 - ONE])
 8000ce4:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <DMA1_Channel5_IRQHandler+0x28>)
 8000ce6:	691b      	ldr	r3, [r3, #16]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d002      	beq.n	8000cf2 <DMA1_Channel5_IRQHandler+0x1e>
		{
			DMA_AVidPtr2Fun[DMA_u8Channel_5 - ONE]();
 8000cec:	4b03      	ldr	r3, [pc, #12]	; (8000cfc <DMA1_Channel5_IRQHandler+0x28>)
 8000cee:	691b      	ldr	r3, [r3, #16]
 8000cf0:	4798      	blx	r3
		}
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40020000 	.word	0x40020000
 8000cfc:	20000034 	.word	0x20000034

08000d00 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
	SETBIT(DMA -> IFCR , 21);// clear transfer complete flag
 8000d04:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <DMA1_Channel6_IRQHandler+0x24>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	4a06      	ldr	r2, [pc, #24]	; (8000d24 <DMA1_Channel6_IRQHandler+0x24>)
 8000d0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d0e:	6053      	str	r3, [r2, #4]
		if(DMA_AVidPtr2Fun[DMA_u8Channel_6 - ONE])
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <DMA1_Channel6_IRQHandler+0x28>)
 8000d12:	695b      	ldr	r3, [r3, #20]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d002      	beq.n	8000d1e <DMA1_Channel6_IRQHandler+0x1e>
		{
			DMA_AVidPtr2Fun[DMA_u8Channel_6 - ONE]();
 8000d18:	4b03      	ldr	r3, [pc, #12]	; (8000d28 <DMA1_Channel6_IRQHandler+0x28>)
 8000d1a:	695b      	ldr	r3, [r3, #20]
 8000d1c:	4798      	blx	r3
		}
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40020000 	.word	0x40020000
 8000d28:	20000034 	.word	0x20000034

08000d2c <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
	SETBIT(DMA -> IFCR , 25); // clear transfer complete flag
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <DMA1_Channel7_IRQHandler+0x24>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	4a06      	ldr	r2, [pc, #24]	; (8000d50 <DMA1_Channel7_IRQHandler+0x24>)
 8000d36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d3a:	6053      	str	r3, [r2, #4]
		if(DMA_AVidPtr2Fun[DMA_u8Channel_7 - ONE])
 8000d3c:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <DMA1_Channel7_IRQHandler+0x28>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <DMA1_Channel7_IRQHandler+0x1e>
		{
			DMA_AVidPtr2Fun[DMA_u8Channel_7 - ONE]();
 8000d44:	4b03      	ldr	r3, [pc, #12]	; (8000d54 <DMA1_Channel7_IRQHandler+0x28>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	4798      	blx	r3
		}
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40020000 	.word	0x40020000
 8000d54:	20000034 	.word	0x20000034

08000d58 <GPIO_enuSetPinMode>:
};



ES_t GPIO_enuSetPinMode				(const GPIO_PinCongig_t * Copy_PstrPinConfig)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	ES_t Local_enuErrorState = ES_NOK;
 8000d60:	2301      	movs	r3, #1
 8000d62:	73fb      	strb	r3, [r7, #15]
	u8 Local_u8PinMode = Copy_PstrPinConfig->PinMode;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	789b      	ldrb	r3, [r3, #2]
 8000d68:	73bb      	strb	r3, [r7, #14]
	if(NULL != Copy_PstrPinConfig)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	f000 80b1 	beq.w	8000ed4 <GPIO_enuSetPinMode+0x17c>
	{
		if(GPIO_u8GPIO_A <= Copy_PstrPinConfig->PortId && GPIO_u8GPIO_C >= Copy_PstrPinConfig->PortId)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	f200 80a9 	bhi.w	8000ece <GPIO_enuSetPinMode+0x176>
		{
			if(GPIO_u8InputPullDown == Local_u8PinMode || GPIO_u8InputPullUp == Local_u8PinMode)
 8000d7c:	7bbb      	ldrb	r3, [r7, #14]
 8000d7e:	2b08      	cmp	r3, #8
 8000d80:	d002      	beq.n	8000d88 <GPIO_enuSetPinMode+0x30>
 8000d82:	7bbb      	ldrb	r3, [r7, #14]
 8000d84:	2b09      	cmp	r3, #9
 8000d86:	d133      	bne.n	8000df0 <GPIO_enuSetPinMode+0x98>
			{
				if(GETBIT(Local_u8PinMode,0))//if condition true it's pullup else it's pulldown
 8000d88:	7bbb      	ldrb	r3, [r7, #14]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d018      	beq.n	8000dc4 <GPIO_enuSetPinMode+0x6c>
				{
					SETBIT(Private_AptrTostrOfGPIOx[Copy_PstrPinConfig->PortId]->ODR,Copy_PstrPinConfig->PinId);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	461a      	mov	r2, r3
 8000d98:	4b52      	ldr	r3, [pc, #328]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	785b      	ldrb	r3, [r3, #1]
 8000da4:	4619      	mov	r1, r3
 8000da6:	2301      	movs	r3, #1
 8000da8:	408b      	lsls	r3, r1
 8000daa:	4619      	mov	r1, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4618      	mov	r0, r3
 8000db2:	4b4c      	ldr	r3, [pc, #304]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000db4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000db8:	430a      	orrs	r2, r1
 8000dba:	60da      	str	r2, [r3, #12]
					Local_u8PinMode--;
 8000dbc:	7bbb      	ldrb	r3, [r7, #14]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	73bb      	strb	r3, [r7, #14]
 8000dc2:	e015      	b.n	8000df0 <GPIO_enuSetPinMode+0x98>
				}
				else
				{
					CLEARBIT(Private_AptrTostrOfGPIOx[Copy_PstrPinConfig->PortId]->ODR,Copy_PstrPinConfig->PinId);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4b46      	ldr	r3, [pc, #280]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dd0:	68da      	ldr	r2, [r3, #12]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	785b      	ldrb	r3, [r3, #1]
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	2301      	movs	r3, #1
 8000dda:	408b      	lsls	r3, r1
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	4619      	mov	r1, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	4618      	mov	r0, r3
 8000de6:	4b3f      	ldr	r3, [pc, #252]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000de8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000dec:	400a      	ands	r2, r1
 8000dee:	60da      	str	r2, [r3, #12]
				}

			}
			if(GPIO_u8PIN0 <= Copy_PstrPinConfig->PinId && GPIO_u8PIN7 >= Copy_PstrPinConfig->PinId)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	785b      	ldrb	r3, [r3, #1]
 8000df4:	2b07      	cmp	r3, #7
 8000df6:	d82e      	bhi.n	8000e56 <GPIO_enuSetPinMode+0xfe>
			{
				//clear mode bits(4-its) to make it ready to configured
				Private_AptrTostrOfGPIOx[Copy_PstrPinConfig->PortId]->CRL &= ~(0xfUL<<(Copy_PstrPinConfig->PinId * 4)); //0xf = 0000 0000 0000 0000 0000 0000 0000 1111
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	4b39      	ldr	r3, [pc, #228]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e04:	6819      	ldr	r1, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	785b      	ldrb	r3, [r3, #1]
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	220f      	movs	r2, #15
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	43da      	mvns	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	4b32      	ldr	r3, [pc, #200]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000e1c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000e20:	400a      	ands	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]
				// set PIN mode
				Private_AptrTostrOfGPIOx[Copy_PstrPinConfig->PortId]->CRL |= (Local_u8PinMode<<(Copy_PstrPinConfig->PinId * 4));
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4b2e      	ldr	r3, [pc, #184]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	7bb9      	ldrb	r1, [r7, #14]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	785b      	ldrb	r3, [r3, #1]
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3e:	4619      	mov	r1, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	4618      	mov	r0, r3
 8000e46:	4b27      	ldr	r3, [pc, #156]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000e48:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	601a      	str	r2, [r3, #0]
				Local_enuErrorState = ES_OK;
 8000e50:	2300      	movs	r3, #0
 8000e52:	73fb      	strb	r3, [r7, #15]
 8000e54:	e040      	b.n	8000ed8 <GPIO_enuSetPinMode+0x180>
			}
			else if (GPIO_u8PIN8 <= Copy_PstrPinConfig->PinId && GPIO_u8PIN15 >= Copy_PstrPinConfig->PinId)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	785b      	ldrb	r3, [r3, #1]
 8000e5a:	2b07      	cmp	r3, #7
 8000e5c:	d934      	bls.n	8000ec8 <GPIO_enuSetPinMode+0x170>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	785b      	ldrb	r3, [r3, #1]
 8000e62:	2b0f      	cmp	r3, #15
 8000e64:	d830      	bhi.n	8000ec8 <GPIO_enuSetPinMode+0x170>
			{
				//clear mode bits(4-its) to make it ready to configured
				Private_AptrTostrOfGPIOx[Copy_PstrPinConfig->PortId]->CRH &= ~(0xfUL<<((Copy_PstrPinConfig->PinId - 8)* 4)); //0xf = 0000 0000 0000 0000 0000 0000 0000 1111
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e72:	6859      	ldr	r1, [r3, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	785b      	ldrb	r3, [r3, #1]
 8000e78:	3b08      	subs	r3, #8
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	220f      	movs	r2, #15
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43da      	mvns	r2, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000e8c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000e90:	400a      	ands	r2, r1
 8000e92:	605a      	str	r2, [r3, #4]
				// set PIN mode
				Private_AptrTostrOfGPIOx[Copy_PstrPinConfig->PortId]->CRH |= (Local_u8PinMode<<((Copy_PstrPinConfig->PinId - 8) * 4));
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b12      	ldr	r3, [pc, #72]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea0:	685a      	ldr	r2, [r3, #4]
 8000ea2:	7bb9      	ldrb	r1, [r7, #14]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	785b      	ldrb	r3, [r3, #1]
 8000ea8:	3b08      	subs	r3, #8
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <GPIO_enuSetPinMode+0x18c>)
 8000eba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	605a      	str	r2, [r3, #4]
				Local_enuErrorState = ES_OK;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	73fb      	strb	r3, [r7, #15]
 8000ec6:	e007      	b.n	8000ed8 <GPIO_enuSetPinMode+0x180>
			}
			else
			{
				Local_enuErrorState = ES_Out_Of_Range;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	73fb      	strb	r3, [r7, #15]
 8000ecc:	e004      	b.n	8000ed8 <GPIO_enuSetPinMode+0x180>
			}
		}
		else
		{
			Local_enuErrorState = ES_Out_Of_Range;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	73fb      	strb	r3, [r7, #15]
 8000ed2:	e001      	b.n	8000ed8 <GPIO_enuSetPinMode+0x180>
		}
	}
	else
	{
		Local_enuErrorState = ES_NULLPOINTER;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	73fb      	strb	r3, [r7, #15]
	}
	return Local_enuErrorState;
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr
 8000ee4:	20000000 	.word	0x20000000

08000ee8 <GPIO_enuTogPinVal>:
		Local_enuErrorState = ES_NULLPOINTER;
	}
	return Local_enuErrorState;
}
ES_t GPIO_enuTogPinVal		        (const GPIO_PinCongig_t * Copy_PstrPinConfig)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	ES_t Local_enuErrorState = ES_NOK;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	73fb      	strb	r3, [r7, #15]
	if(NULL != Copy_PstrPinConfig)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d015      	beq.n	8000f26 <GPIO_enuTogPinVal+0x3e>
	{
		TOOGLEBIT(Private_AptrTostrOfGPIOx[Copy_PstrPinConfig->PortId]->ODR,Copy_PstrPinConfig->PinId);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <GPIO_enuTogPinVal+0x50>)
 8000f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f06:	68da      	ldr	r2, [r3, #12]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	785b      	ldrb	r3, [r3, #1]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	2301      	movs	r3, #1
 8000f10:	408b      	lsls	r3, r1
 8000f12:	4619      	mov	r1, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <GPIO_enuTogPinVal+0x50>)
 8000f1c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000f20:	404a      	eors	r2, r1
 8000f22:	60da      	str	r2, [r3, #12]
 8000f24:	e001      	b.n	8000f2a <GPIO_enuTogPinVal+0x42>
	}
	else
	{
		Local_enuErrorState = ES_NULLPOINTER;
 8000f26:	2302      	movs	r3, #2
 8000f28:	73fb      	strb	r3, [r7, #15]
	}


	return Local_enuErrorState;
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3714      	adds	r7, #20
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	20000000 	.word	0x20000000

08000f3c <NVIC_enuEnableINT>:
#include"NVIC/NVIC_Private.h"
#include"NVIC/NVIC_Config.h"
#include"NVIC/NVIC_Interface.h"

ES_t NVIC_enuEnableINT       (u8 Copy_u8PrephiralID)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b085      	sub	sp, #20
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
	ES_t Local_enuErrorState = ES_NOK;
 8000f46:	2301      	movs	r3, #1
 8000f48:	73fb      	strb	r3, [r7, #15]

	if(NVIC_u8_I2C1_EV >= Copy_u8PrephiralID)
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	2b1f      	cmp	r3, #31
 8000f4e:	d80c      	bhi.n	8000f6a <NVIC_enuEnableINT+0x2e>
	{

		SETBIT(NVIC->ISER[0],Copy_u8PrephiralID);
 8000f50:	4b1e      	ldr	r3, [pc, #120]	; (8000fcc <NVIC_enuEnableINT+0x90>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	79fa      	ldrb	r2, [r7, #7]
 8000f56:	2101      	movs	r1, #1
 8000f58:	fa01 f202 	lsl.w	r2, r1, r2
 8000f5c:	4611      	mov	r1, r2
 8000f5e:	4a1b      	ldr	r2, [pc, #108]	; (8000fcc <NVIC_enuEnableINT+0x90>)
 8000f60:	430b      	orrs	r3, r1
 8000f62:	6013      	str	r3, [r2, #0]
		Local_enuErrorState = ES_OK;
 8000f64:	2300      	movs	r3, #0
 8000f66:	73fb      	strb	r3, [r7, #15]
 8000f68:	e029      	b.n	8000fbe <NVIC_enuEnableINT+0x82>
	}
	else if(NVIC_u8_I2C1_ER <= Copy_u8PrephiralID && NVIC_u8_DMA2_Channel4_5 >= Copy_u8PrephiralID)
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2b1f      	cmp	r3, #31
 8000f6e:	d910      	bls.n	8000f92 <NVIC_enuEnableINT+0x56>
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	2b3b      	cmp	r3, #59	; 0x3b
 8000f74:	d80d      	bhi.n	8000f92 <NVIC_enuEnableINT+0x56>
	{
		SETBIT(NVIC->ISER[1],(Copy_u8PrephiralID - NVIC_u8_I2C1_ER));
 8000f76:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <NVIC_enuEnableINT+0x90>)
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	79fa      	ldrb	r2, [r7, #7]
 8000f7c:	3a20      	subs	r2, #32
 8000f7e:	2101      	movs	r1, #1
 8000f80:	fa01 f202 	lsl.w	r2, r1, r2
 8000f84:	4611      	mov	r1, r2
 8000f86:	4a11      	ldr	r2, [pc, #68]	; (8000fcc <NVIC_enuEnableINT+0x90>)
 8000f88:	430b      	orrs	r3, r1
 8000f8a:	6053      	str	r3, [r2, #4]
		Local_enuErrorState = ES_OK;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	73fb      	strb	r3, [r7, #15]
 8000f90:	e015      	b.n	8000fbe <NVIC_enuEnableINT+0x82>
	}
	else if(NVIC_u8_CAN2_RX0 <= Copy_u8PrephiralID && NVIC_u8_OTG_FS >= Copy_u8PrephiralID)
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	2b3f      	cmp	r3, #63	; 0x3f
 8000f96:	d910      	bls.n	8000fba <NVIC_enuEnableINT+0x7e>
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	2b43      	cmp	r3, #67	; 0x43
 8000f9c:	d80d      	bhi.n	8000fba <NVIC_enuEnableINT+0x7e>
	{
		SETBIT(NVIC->ISER[2],(Copy_u8PrephiralID - NVIC_u8_CAN2_RX0));
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <NVIC_enuEnableINT+0x90>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	79fa      	ldrb	r2, [r7, #7]
 8000fa4:	3a40      	subs	r2, #64	; 0x40
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fac:	4611      	mov	r1, r2
 8000fae:	4a07      	ldr	r2, [pc, #28]	; (8000fcc <NVIC_enuEnableINT+0x90>)
 8000fb0:	430b      	orrs	r3, r1
 8000fb2:	6093      	str	r3, [r2, #8]
		Local_enuErrorState = ES_OK;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	73fb      	strb	r3, [r7, #15]
 8000fb8:	e001      	b.n	8000fbe <NVIC_enuEnableINT+0x82>
	}
	else
	{
		Local_enuErrorState = ES_Out_Of_Range;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	73fb      	strb	r3, [r7, #15]
	}


	return Local_enuErrorState;
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	e000e100 	.word	0xe000e100

08000fd0 <RCC_VidInitSysClk>:
#include"RCC/RCC_Config.h"
#include"RCC/RCC_Prive.h"


void RCC_VidInitSysClk(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0

	CLEARBIT(RCC->CFGR,0); CLEARBIT(RCC->CFGR,1);
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	4a13      	ldr	r2, [pc, #76]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8000fda:	f023 0301 	bic.w	r3, r3, #1
 8000fde:	6053      	str	r3, [r2, #4]
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	4a10      	ldr	r2, [pc, #64]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8000fe6:	f023 0302 	bic.w	r3, r3, #2
 8000fea:	6053      	str	r3, [r2, #4]

#if RCC_U8_CLK_SYS == HIGH_SPEED_INTERNAL_CLOCK

	while(!GETBIT(RCC->CR,1));
 8000fec:	bf00      	nop
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	085b      	lsrs	r3, r3, #1
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0f8      	beq.n	8000fee <RCC_VidInitSysClk+0x1e>

	SETBIT(RCC->CR,0);//enable hsi
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a09      	ldr	r2, [pc, #36]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	6013      	str	r3, [r2, #0]
	CLEARBIT(RCC->CFGR,0); CLEARBIT(RCC->CFGR,1);//select HSI as a system clk source
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <RCC_VidInitSysClk+0x58>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <RCC_VidInitSysClk+0x58>)
 800100e:	f023 0301 	bic.w	r3, r3, #1
 8001012:	6053      	str	r3, [r2, #4]
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <RCC_VidInitSysClk+0x58>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	4a03      	ldr	r2, [pc, #12]	; (8001028 <RCC_VidInitSysClk+0x58>)
 800101a:	f023 0302 	bic.w	r3, r3, #2
 800101e:	6053      	str	r3, [r2, #4]
	SETBIT(RCC->CFGR,1);//pll selected as a sys clk

#else
#error"Wrong selection"
#endif
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr
 8001028:	40021000 	.word	0x40021000

0800102c <RCC_enuStatePeripheralClk>:
ES_t RCC_enuStatePeripheralClk(u8 Copy_u8Peripheral,u8 Copy_u8State)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	460a      	mov	r2, r1
 8001036:	71fb      	strb	r3, [r7, #7]
 8001038:	4613      	mov	r3, r2
 800103a:	71bb      	strb	r3, [r7, #6]
	ES_t Local_enuErrorState = ES_NOK;
 800103c:	2301      	movs	r3, #1
 800103e:	73fb      	strb	r3, [r7, #15]

	if(Copy_u8Peripheral>=DMA1 && Copy_u8Peripheral<= SDIO)
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	2b0a      	cmp	r3, #10
 8001044:	d820      	bhi.n	8001088 <RCC_enuStatePeripheralClk+0x5c>
	{
		if(ENABLE == Copy_u8State)
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d10c      	bne.n	8001066 <RCC_enuStatePeripheralClk+0x3a>
		{
			SETBIT(RCC->AHBENR,Copy_u8Peripheral);
 800104c:	4b3b      	ldr	r3, [pc, #236]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 800104e:	695b      	ldr	r3, [r3, #20]
 8001050:	79fa      	ldrb	r2, [r7, #7]
 8001052:	2101      	movs	r1, #1
 8001054:	fa01 f202 	lsl.w	r2, r1, r2
 8001058:	4611      	mov	r1, r2
 800105a:	4a38      	ldr	r2, [pc, #224]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 800105c:	430b      	orrs	r3, r1
 800105e:	6153      	str	r3, [r2, #20]
			Local_enuErrorState = ES_OK;
 8001060:	2300      	movs	r3, #0
 8001062:	73fb      	strb	r3, [r7, #15]
 8001064:	e063      	b.n	800112e <RCC_enuStatePeripheralClk+0x102>
		}
		else if (DISABLE == Copy_u8State)
 8001066:	79bb      	ldrb	r3, [r7, #6]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d160      	bne.n	800112e <RCC_enuStatePeripheralClk+0x102>
		{
			CLEARBIT(RCC->AHBENR,Copy_u8Peripheral);
 800106c:	4b33      	ldr	r3, [pc, #204]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	79fa      	ldrb	r2, [r7, #7]
 8001072:	2101      	movs	r1, #1
 8001074:	fa01 f202 	lsl.w	r2, r1, r2
 8001078:	43d2      	mvns	r2, r2
 800107a:	4611      	mov	r1, r2
 800107c:	4a2f      	ldr	r2, [pc, #188]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 800107e:	400b      	ands	r3, r1
 8001080:	6153      	str	r3, [r2, #20]
			Local_enuErrorState = ES_OK;
 8001082:	2300      	movs	r3, #0
 8001084:	73fb      	strb	r3, [r7, #15]
 8001086:	e052      	b.n	800112e <RCC_enuStatePeripheralClk+0x102>
		}
	}
	else if (Copy_u8Peripheral>=AFIO && Copy_u8Peripheral<= TIM11)
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b1f      	cmp	r3, #31
 800108c:	d925      	bls.n	80010da <RCC_enuStatePeripheralClk+0xae>
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	2b35      	cmp	r3, #53	; 0x35
 8001092:	d822      	bhi.n	80010da <RCC_enuStatePeripheralClk+0xae>
	{

		if(ENABLE == Copy_u8State)
 8001094:	79bb      	ldrb	r3, [r7, #6]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d10d      	bne.n	80010b6 <RCC_enuStatePeripheralClk+0x8a>
		{
			SETBIT(RCC->APB2ENR,(Copy_u8Peripheral-AFIO));
 800109a:	4b28      	ldr	r3, [pc, #160]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 800109c:	699b      	ldr	r3, [r3, #24]
 800109e:	79fa      	ldrb	r2, [r7, #7]
 80010a0:	3a20      	subs	r2, #32
 80010a2:	2101      	movs	r1, #1
 80010a4:	fa01 f202 	lsl.w	r2, r1, r2
 80010a8:	4611      	mov	r1, r2
 80010aa:	4a24      	ldr	r2, [pc, #144]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 80010ac:	430b      	orrs	r3, r1
 80010ae:	6193      	str	r3, [r2, #24]
			Local_enuErrorState = ES_OK;
 80010b0:	2300      	movs	r3, #0
 80010b2:	73fb      	strb	r3, [r7, #15]
		if(ENABLE == Copy_u8State)
 80010b4:	e03a      	b.n	800112c <RCC_enuStatePeripheralClk+0x100>
		}
		else if (DISABLE == Copy_u8State)
 80010b6:	79bb      	ldrb	r3, [r7, #6]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d137      	bne.n	800112c <RCC_enuStatePeripheralClk+0x100>
		{
			CLEARBIT(RCC->APB2ENR,(Copy_u8Peripheral-AFIO));
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	79fa      	ldrb	r2, [r7, #7]
 80010c2:	3a20      	subs	r2, #32
 80010c4:	2101      	movs	r1, #1
 80010c6:	fa01 f202 	lsl.w	r2, r1, r2
 80010ca:	43d2      	mvns	r2, r2
 80010cc:	4611      	mov	r1, r2
 80010ce:	4a1b      	ldr	r2, [pc, #108]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 80010d0:	400b      	ands	r3, r1
 80010d2:	6193      	str	r3, [r2, #24]
			Local_enuErrorState = ES_OK;
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
		if(ENABLE == Copy_u8State)
 80010d8:	e028      	b.n	800112c <RCC_enuStatePeripheralClk+0x100>
		}
	}
	else if (Copy_u8Peripheral>=TIM2 && Copy_u8Peripheral<= DAC)
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	2b3f      	cmp	r3, #63	; 0x3f
 80010de:	d926      	bls.n	800112e <RCC_enuStatePeripheralClk+0x102>
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	2b5d      	cmp	r3, #93	; 0x5d
 80010e4:	d823      	bhi.n	800112e <RCC_enuStatePeripheralClk+0x102>
	{
		if(ENABLE == Copy_u8State)
 80010e6:	79bb      	ldrb	r3, [r7, #6]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d10d      	bne.n	8001108 <RCC_enuStatePeripheralClk+0xdc>
		{
			SETBIT(RCC->APB1ENR,(Copy_u8Peripheral-TIM2));
 80010ec:	4b13      	ldr	r3, [pc, #76]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	79fa      	ldrb	r2, [r7, #7]
 80010f2:	3a40      	subs	r2, #64	; 0x40
 80010f4:	2101      	movs	r1, #1
 80010f6:	fa01 f202 	lsl.w	r2, r1, r2
 80010fa:	4611      	mov	r1, r2
 80010fc:	4a0f      	ldr	r2, [pc, #60]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 80010fe:	430b      	orrs	r3, r1
 8001100:	61d3      	str	r3, [r2, #28]
			Local_enuErrorState = ES_OK;
 8001102:	2300      	movs	r3, #0
 8001104:	73fb      	strb	r3, [r7, #15]
 8001106:	e012      	b.n	800112e <RCC_enuStatePeripheralClk+0x102>
		}
		else if (DISABLE == Copy_u8State)
 8001108:	79bb      	ldrb	r3, [r7, #6]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d10f      	bne.n	800112e <RCC_enuStatePeripheralClk+0x102>
		{
			CLEARBIT(RCC->APB1ENR,(Copy_u8Peripheral-TIM2));
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	79fa      	ldrb	r2, [r7, #7]
 8001114:	3a40      	subs	r2, #64	; 0x40
 8001116:	2101      	movs	r1, #1
 8001118:	fa01 f202 	lsl.w	r2, r1, r2
 800111c:	43d2      	mvns	r2, r2
 800111e:	4611      	mov	r1, r2
 8001120:	4a06      	ldr	r2, [pc, #24]	; (800113c <RCC_enuStatePeripheralClk+0x110>)
 8001122:	400b      	ands	r3, r1
 8001124:	61d3      	str	r3, [r2, #28]
			Local_enuErrorState = ES_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	73fb      	strb	r3, [r7, #15]
 800112a:	e000      	b.n	800112e <RCC_enuStatePeripheralClk+0x102>
		if(ENABLE == Copy_u8State)
 800112c:	bf00      	nop
		}

	}

	return Local_enuErrorState;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40021000 	.word	0x40021000

08001140 <tog>:
#include"DMA_Interface.h"

GPIO_PinCongig_t PC13 = {GPIO_u8GPIO_C , GPIO_u8PIN13 , GPIO_u8Output10MHzPushPull};
DMA_ConfigStr_t dma_channel1 = {DMA_u8Channel_1, DMA_u8Low , DMA_u8_1Byte , DMA_u8MEM2MEM , DMA_u8Enable,DMA_u8Enable,DMA_u8Disable};
void tog(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	GPIO_enuTogPinVal(&PC13);
 8001144:	4802      	ldr	r0, [pc, #8]	; (8001150 <tog+0x10>)
 8001146:	f7ff fecf 	bl	8000ee8 <GPIO_enuTogPinVal>
	return;
 800114a:	bf00      	nop
}
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	2000000c 	.word	0x2000000c

08001154 <main>:



int main(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	f5ad 6dfb 	sub.w	sp, sp, #2008	; 0x7d8
 800115a:	af00      	add	r7, sp, #0
	u16 i = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	f8a7 37d6 	strh.w	r3, [r7, #2006]	; 0x7d6
	u8 arr1[1000];
	u8 arr2[1000];
	RCC_VidInitSysClk();
 8001162:	f7ff ff35 	bl	8000fd0 <RCC_VidInitSysClk>
	RCC_enuStatePeripheralClk(IOPC, RCC_u8_ENABLE);
 8001166:	2101      	movs	r1, #1
 8001168:	2024      	movs	r0, #36	; 0x24
 800116a:	f7ff ff5f 	bl	800102c <RCC_enuStatePeripheralClk>
	RCC_enuStatePeripheralClk(DMA1, RCC_u8_ENABLE);
 800116e:	2101      	movs	r1, #1
 8001170:	2000      	movs	r0, #0
 8001172:	f7ff ff5b 	bl	800102c <RCC_enuStatePeripheralClk>

	GPIO_enuSetPinMode(&PC13);
 8001176:	4819      	ldr	r0, [pc, #100]	; (80011dc <main+0x88>)
 8001178:	f7ff fdee 	bl	8000d58 <GPIO_enuSetPinMode>

	DMA_enuDmaChannelInit(&dma_channel1);
 800117c:	4818      	ldr	r0, [pc, #96]	; (80011e0 <main+0x8c>)
 800117e:	f7fe fff7 	bl	8000170 <DMA_enuDmaChannelInit>

	NVIC_enuEnableINT(NVIC_u8_DMA1_Channel1);
 8001182:	200b      	movs	r0, #11
 8001184:	f7ff feda 	bl	8000f3c <NVIC_enuEnableINT>

	DMA_enuCallBack(&dma_channel1, tog);
 8001188:	4916      	ldr	r1, [pc, #88]	; (80011e4 <main+0x90>)
 800118a:	4815      	ldr	r0, [pc, #84]	; (80011e0 <main+0x8c>)
 800118c:	f7ff fd22 	bl	8000bd4 <DMA_enuCallBack>
	DMA_enuDmaAsyncChannelTrans(&dma_channel1, (u32)arr1, (u32)arr2, 1000);
 8001190:	f507 717b 	add.w	r1, r7, #1004	; 0x3ec
 8001194:	1d3a      	adds	r2, r7, #4
 8001196:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800119a:	4811      	ldr	r0, [pc, #68]	; (80011e0 <main+0x8c>)
 800119c:	f7ff fb8e 	bl	80008bc <DMA_enuDmaAsyncChannelTrans>

    /* Loop forever */
	for(i = 0;i < 1000;i++)
 80011a0:	2300      	movs	r3, #0
 80011a2:	f8a7 37d6 	strh.w	r3, [r7, #2006]	; 0x7d6
 80011a6:	e00d      	b.n	80011c4 <main+0x70>
	{
		arr2[i] = arr1[i];
 80011a8:	f8b7 27d6 	ldrh.w	r2, [r7, #2006]	; 0x7d6
 80011ac:	f8b7 37d6 	ldrh.w	r3, [r7, #2006]	; 0x7d6
 80011b0:	f507 717b 	add.w	r1, r7, #1004	; 0x3ec
 80011b4:	5c89      	ldrb	r1, [r1, r2]
 80011b6:	1d3a      	adds	r2, r7, #4
 80011b8:	54d1      	strb	r1, [r2, r3]
	for(i = 0;i < 1000;i++)
 80011ba:	f8b7 37d6 	ldrh.w	r3, [r7, #2006]	; 0x7d6
 80011be:	3301      	adds	r3, #1
 80011c0:	f8a7 37d6 	strh.w	r3, [r7, #2006]	; 0x7d6
 80011c4:	f8b7 37d6 	ldrh.w	r3, [r7, #2006]	; 0x7d6
 80011c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011cc:	d3ec      	bcc.n	80011a8 <main+0x54>
	}

	return 0;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	f507 67fb 	add.w	r7, r7, #2008	; 0x7d8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	2000000c 	.word	0x2000000c
 80011e0:	20000010 	.word	0x20000010
 80011e4:	08001141 	.word	0x08001141

080011e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011e8:	480d      	ldr	r0, [pc, #52]	; (8001220 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011ea:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80011ec:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f0:	480c      	ldr	r0, [pc, #48]	; (8001224 <LoopForever+0x6>)
  ldr r1, =_edata
 80011f2:	490d      	ldr	r1, [pc, #52]	; (8001228 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011f4:	4a0d      	ldr	r2, [pc, #52]	; (800122c <LoopForever+0xe>)
  movs r3, #0
 80011f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f8:	e002      	b.n	8001200 <LoopCopyDataInit>

080011fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011fe:	3304      	adds	r3, #4

08001200 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001200:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001202:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001204:	d3f9      	bcc.n	80011fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001206:	4a0a      	ldr	r2, [pc, #40]	; (8001230 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001208:	4c0a      	ldr	r4, [pc, #40]	; (8001234 <LoopForever+0x16>)
  movs r3, #0
 800120a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800120c:	e001      	b.n	8001212 <LoopFillZerobss>

0800120e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800120e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001210:	3204      	adds	r2, #4

08001212 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001212:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001214:	d3fb      	bcc.n	800120e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001216:	f000 f811 	bl	800123c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800121a:	f7ff ff9b 	bl	8001154 <main>

0800121e <LoopForever>:

LoopForever:
    b LoopForever
 800121e:	e7fe      	b.n	800121e <LoopForever>
  ldr   r0, =_estack
 8001220:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001224:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001228:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 800122c:	080012a4 	.word	0x080012a4
  ldr r2, =_sbss
 8001230:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001234:	20000050 	.word	0x20000050

08001238 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001238:	e7fe      	b.n	8001238 <ADC1_2_IRQHandler>
	...

0800123c <__libc_init_array>:
 800123c:	b570      	push	{r4, r5, r6, lr}
 800123e:	2500      	movs	r5, #0
 8001240:	4e0c      	ldr	r6, [pc, #48]	; (8001274 <__libc_init_array+0x38>)
 8001242:	4c0d      	ldr	r4, [pc, #52]	; (8001278 <__libc_init_array+0x3c>)
 8001244:	1ba4      	subs	r4, r4, r6
 8001246:	10a4      	asrs	r4, r4, #2
 8001248:	42a5      	cmp	r5, r4
 800124a:	d109      	bne.n	8001260 <__libc_init_array+0x24>
 800124c:	f000 f81a 	bl	8001284 <_init>
 8001250:	2500      	movs	r5, #0
 8001252:	4e0a      	ldr	r6, [pc, #40]	; (800127c <__libc_init_array+0x40>)
 8001254:	4c0a      	ldr	r4, [pc, #40]	; (8001280 <__libc_init_array+0x44>)
 8001256:	1ba4      	subs	r4, r4, r6
 8001258:	10a4      	asrs	r4, r4, #2
 800125a:	42a5      	cmp	r5, r4
 800125c:	d105      	bne.n	800126a <__libc_init_array+0x2e>
 800125e:	bd70      	pop	{r4, r5, r6, pc}
 8001260:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001264:	4798      	blx	r3
 8001266:	3501      	adds	r5, #1
 8001268:	e7ee      	b.n	8001248 <__libc_init_array+0xc>
 800126a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800126e:	4798      	blx	r3
 8001270:	3501      	adds	r5, #1
 8001272:	e7f2      	b.n	800125a <__libc_init_array+0x1e>
 8001274:	0800129c 	.word	0x0800129c
 8001278:	0800129c 	.word	0x0800129c
 800127c:	0800129c 	.word	0x0800129c
 8001280:	080012a0 	.word	0x080012a0

08001284 <_init>:
 8001284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001286:	bf00      	nop
 8001288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800128a:	bc08      	pop	{r3}
 800128c:	469e      	mov	lr, r3
 800128e:	4770      	bx	lr

08001290 <_fini>:
 8001290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001292:	bf00      	nop
 8001294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001296:	bc08      	pop	{r3}
 8001298:	469e      	mov	lr, r3
 800129a:	4770      	bx	lr
