

================================================================
== Vitis HLS Report for 'wGenerator'
================================================================
* Date:           Wed Jul 16 21:48:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        wGenerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.329 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  170|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_wGenerator_Pipeline_VITIS_LOOP_7_1_fu_24   |wGenerator_Pipeline_VITIS_LOOP_7_1   |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_wGenerator_Pipeline_VITIS_LOOP_10_2_fu_32  |wGenerator_Pipeline_VITIS_LOOP_10_2  |      148|      148|  1.480 us|  1.480 us|  147|  147|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     -|     -|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        -|   -|   143|   476|    -|
|Memory           |        -|   -|     -|     -|    -|
|Multiplexer      |        -|   -|     0|    96|    -|
|Register         |        -|   -|     6|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        0|   0|   149|   572|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |        0|   0|     1|    15|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_wGenerator_Pipeline_VITIS_LOOP_10_2_fu_32  |wGenerator_Pipeline_VITIS_LOOP_10_2  |        0|   0|  130|  411|    0|
    |grp_wGenerator_Pipeline_VITIS_LOOP_7_1_fu_24   |wGenerator_Pipeline_VITIS_LOOP_7_1   |        0|   0|   13|   65|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  143|  476|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  27|          5|    1|          5|
    |wout_address0  |  15|          3|    6|         18|
    |wout_ce0       |  15|          3|    1|          3|
    |wout_ce1       |   9|          2|    1|          2|
    |wout_d0        |  15|          3|   32|         96|
    |wout_we0       |  15|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          |  96|         19|   42|        127|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_wGenerator_Pipeline_VITIS_LOOP_10_2_fu_32_ap_start_reg  |  1|   0|    1|          0|
    |grp_wGenerator_Pipeline_VITIS_LOOP_7_1_fu_24_ap_start_reg   |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  6|   0|    6|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    wGenerator|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    wGenerator|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    wGenerator|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    wGenerator|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    wGenerator|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    wGenerator|  return value|
|win_address0   |  out|    4|   ap_memory|           win|         array|
|win_ce0        |  out|    1|   ap_memory|           win|         array|
|win_q0         |   in|   32|   ap_memory|           win|         array|
|wout_address0  |  out|    6|   ap_memory|          wout|         array|
|wout_ce0       |  out|    1|   ap_memory|          wout|         array|
|wout_we0       |  out|    1|   ap_memory|          wout|         array|
|wout_d0        |  out|   32|   ap_memory|          wout|         array|
|wout_q0        |   in|   32|   ap_memory|          wout|         array|
|wout_address1  |  out|    6|   ap_memory|          wout|         array|
|wout_ce1       |  out|    1|   ap_memory|          wout|         array|
|wout_q1        |   in|   32|   ap_memory|          wout|         array|
+---------------+-----+-----+------------+--------------+--------------+

