$date
	Wed Aug  9 09:26:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rsr_tb $end
$var wire 1 ! q_tb $end
$var reg 1 " c $end
$var reg 1 # d_tb $end
$var reg 1 $ r_tb $end
$scope module u_rsr0 $end
$var wire 1 " C $end
$var wire 1 # D $end
$var wire 1 $ R $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
0!
$end
#10000
0"
#20000
1"
#30000
0"
#40000
1!
1"
1#
0$
#50000
0"
#60000
1"
#70000
0"
#80000
0!
1"
0#
#90000
0"
#100000
1"
#110000
0"
#120000
1"
