<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xtft_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xtft_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file defines the macros and definitions for the Xilinx TFT Controller device.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver    Who   Date      Changes
 -----  ----  --------  -----------------------------------------------
 1.00a  sg    03/24/08  First release
 2.00a	 ktn   07/06/09	 Added Interrupt Enable and Status Register Offset and,
			 bit masks.
 3.00a  ktn   10/22/09  Updated driver to use the HAL APIs/macros.
		         Removed the macros XTft_mSetPixel and XTft_mGetPixel.
 </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>TFT Register offsets</h2></td></tr>
<tr><td colspan="2">The following definitions provide access to each of the registers of the TFT device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#b02e992c599f9f6391f8864f6e075598">XTFT_AR_OFFSET</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#378c4dfb6c1eae5101ad107c27f193b3">XTFT_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#2c900e79bf625e1d9186c86dabb5d9b3">XTFT_IESR_OFFSET</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td colspan="2"><br><h2>TFT Control Register (CR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#d9c1224747f2a0841fcd270ad3a88d3b">XTFT_CR_TDE_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#c022218696b0cfee8b0ad80e78b40305">XTFT_CR_DPS_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td colspan="2"><br><h2>TFT Interrupt Enable and Status Register (IESR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#e6151ccfe32b870681fe16cbf416e973">XTFT_IESR_VADDRLATCH_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#c6acf34d18f3d345f824c755f259b348">XTFT_IESR_IE_MASK</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#17d580e9a8ea6cc1b20cebbc5ee56a73">XTFT_CHAR_WIDTH</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#26c598cb7af2097e3ddbb62f5ecec9a2">XTFT_CHAR_HEIGHT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#bfb96b9e9418fa75e07712cf1b1e3dc6">XTFT_DISPLAY_WIDTH</a>&nbsp;&nbsp;&nbsp;640</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#fb8b4cd42953a63461aaf65a80b9f500">XTFT_DISPLAY_HEIGHT</a>&nbsp;&nbsp;&nbsp;480</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#045ebf2f3b0a555b238902dfa3102bdf">XTFT_DISPLAY_BUFFER_WIDTH</a>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtft__hw_8h.html#16534bce9c0396cc84a89602087dec0c">XTFT_DCR_REG_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="b02e992c599f9f6391f8864f6e075598"></a><!-- doxytag: member="xtft_hw.h::XTFT_AR_OFFSET" ref="b02e992c599f9f6391f8864f6e075598" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_AR_OFFSET&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address Reg (Video memory) Offset     </td>
  </tr>
</table>
<a class="anchor" name="26c598cb7af2097e3ddbb62f5ecec9a2"></a><!-- doxytag: member="xtft_hw.h::XTFT_CHAR_HEIGHT" ref="26c598cb7af2097e3ddbb62f5ecec9a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_CHAR_HEIGHT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Character height     </td>
  </tr>
</table>
<a class="anchor" name="17d580e9a8ea6cc1b20cebbc5ee56a73"></a><!-- doxytag: member="xtft_hw.h::XTFT_CHAR_WIDTH" ref="17d580e9a8ea6cc1b20cebbc5ee56a73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_CHAR_WIDTH&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dimension Definitions Character width     </td>
  </tr>
</table>
<a class="anchor" name="c022218696b0cfee8b0ad80e78b40305"></a><!-- doxytag: member="xtft_hw.h::XTFT_CR_DPS_MASK" ref="c022218696b0cfee8b0ad80e78b40305" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_CR_DPS_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TFT Display Scan Control Bit Mask     </td>
  </tr>
</table>
<a class="anchor" name="378c4dfb6c1eae5101ad107c27f193b3"></a><!-- doxytag: member="xtft_hw.h::XTFT_CR_OFFSET" ref="378c4dfb6c1eae5101ad107c27f193b3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_CR_OFFSET&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control Register Offset     </td>
  </tr>
</table>
<a class="anchor" name="d9c1224747f2a0841fcd270ad3a88d3b"></a><!-- doxytag: member="xtft_hw.h::XTFT_CR_TDE_MASK" ref="d9c1224747f2a0841fcd270ad3a88d3b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_CR_TDE_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TFT Display Enable Bit Mask     </td>
  </tr>
</table>
<a class="anchor" name="16534bce9c0396cc84a89602087dec0c"></a><!-- doxytag: member="xtft_hw.h::XTFT_DCR_REG_SHIFT" ref="16534bce9c0396cc84a89602087dec0c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_DCR_REG_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reg Shift for DCR Access     </td>
  </tr>
</table>
<a class="anchor" name="045ebf2f3b0a555b238902dfa3102bdf"></a><!-- doxytag: member="xtft_hw.h::XTFT_DISPLAY_BUFFER_WIDTH" ref="045ebf2f3b0a555b238902dfa3102bdf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_DISPLAY_BUFFER_WIDTH&nbsp;&nbsp;&nbsp;1024          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Buffer width of a line     </td>
  </tr>
</table>
<a class="anchor" name="fb8b4cd42953a63461aaf65a80b9f500"></a><!-- doxytag: member="xtft_hw.h::XTFT_DISPLAY_HEIGHT" ref="fb8b4cd42953a63461aaf65a80b9f500" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_DISPLAY_HEIGHT&nbsp;&nbsp;&nbsp;480          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Height of the screen     </td>
  </tr>
</table>
<a class="anchor" name="bfb96b9e9418fa75e07712cf1b1e3dc6"></a><!-- doxytag: member="xtft_hw.h::XTFT_DISPLAY_WIDTH" ref="bfb96b9e9418fa75e07712cf1b1e3dc6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_DISPLAY_WIDTH&nbsp;&nbsp;&nbsp;640          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Width of the screen     </td>
  </tr>
</table>
<a class="anchor" name="c6acf34d18f3d345f824c755f259b348"></a><!-- doxytag: member="xtft_hw.h::XTFT_IESR_IE_MASK" ref="c6acf34d18f3d345f824c755f259b348" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_IESR_IE_MASK&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TFT Interrupt Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="2c900e79bf625e1d9186c86dabb5d9b3"></a><!-- doxytag: member="xtft_hw.h::XTFT_IESR_OFFSET" ref="2c900e79bf625e1d9186c86dabb5d9b3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_IESR_OFFSET&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enable and Status Reg Offset     </td>
  </tr>
</table>
<a class="anchor" name="e6151ccfe32b870681fe16cbf416e973"></a><!-- doxytag: member="xtft_hw.h::XTFT_IESR_VADDRLATCH_STATUS_MASK" ref="e6151ccfe32b870681fe16cbf416e973" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XTFT_IESR_VADDRLATCH_STATUS_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TFT Video Address Latch Status Bit Mask     </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
