### Question:
create a not gate

### Verilog:
 ```
 module top_module(
 input in,
 output reg w,x,y,z
 ); 
 always@(*) begin
w=a; x=b; y=b; z=c;
 end
 endmodule
 ```

### System-Verilog:
```
module top_module(
input logic a,b,c,
output logic w,x,y,z
);
always_comb begin
w=a; x=b; y=b; z=c;

end
endmodule
```

### Suggested Testbench:
```
module top_tb;
logic a,b,c;
logic w,x,y,z;
top_module dut (.a(a),.b(b),.c(c),.w(w),.x(x),.y(y),.z(z));
initial begin
$monitor("time=%t, INPUTS: a=%b, b=%b, c=%b || OUTPUTS: w=%b,x=%b, y=%b, z=%b", $time, a,b,c,w,x,y,z);
a=1'b1; b=1'b1; c=1'b0;
#10
a=1'b0; b=1'b0; c=1'b1;
#10
$finish;
end
endmodule
```