Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 144fff327ad645088bda81066f1e568f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixtop_sat_behav xil_defaultlib.tb_fixtop_sat xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=4)
Compiling module xil_defaultlib.fixtop_sat(NBITS_OUT=4)
Compiling module xil_defaultlib.tb_fixtop_sat
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixtop_sat_behav
