--Controller
--This component holds the CVNZ value
library ieee;
use ieee.std_logic_1164.all;
----------------------------Schematic block symbol---------------------------------------
entity AddressDecoder is
	port(
		COND: in std_logic_vector(3 downto 0);
		OP: in std_logic_vector(1 downto 0);
		FUNCT: in std_logic_vector(5 downto 0);
		ROT: in std_logic_vector(3 downto 0);
		C, V, N, Z: in std_logic;
		PCSRC, PCWR, REGDST, REGWR: out std_logic;
		EXTS: out std_logic_vector(1 downto 0);
		ALUSRCB: out std_logic;
		ALUS: out STD_logic_vector(2 downto 0);
		CPSRWR, MEMRD, MEMWR, REGSRC: out std_logic; 
		ROTATE: out std_logic_vector(3 downto 0)--
	);
end entity AddressDecoder;

-----------------------------Circuit description-----------------------------------------
architecture dataflow of AddressDecoder is
	signal CMD: std_logic_vector(3 downto 0);
	signal I: std_logic;
	signal P: std_logic;
	signal U: std_logic;
	signal B: std_logic;
	signal W: std_logic;
	signal L: std_logic;
	
	begin
	cmd <= FUNCT(4 downto 1);
	I <= FUNCT(5);
	P <= FUNCT(4);
	U <= FUNCT(3);
	B <= FUNCT(2);
	W <= FUNCT(1);
	L <= FUNCT(0);

	PCSRC 	<= '0' when COND = X"E" and OP = "10" else
					'0' when COND = X"0" and Z='1' and OP = "10" else
					'0' when COND = X"1" and Z='0' and OP = "10" else
					'1';
	
	PCWR		<= '1';
	
	REGDST	<= '1' when OP = "01" else -- str
					'0'; -- everything else
	
	REGWR		<= '0' when (OP = "00" and CMD = "1010") or (OP = "01" and L = '0') or (OP = "10" and P = '0') else
					'1';
					
	EXTS		<= OP;
	
	ROTATE	<= "0000";
	
	ALUSRCB	<= I when op = "01" else
					not I;
	
	ALUS 		<=	"001" when CMD = "1010" OR CMD = "0010" else -- -
					"010" when CMD = "0000" else -- and
					"011"	when CMD = "1100" else -- or
					"100" when CMD = "0001" else -- XOR
					"110" when CMD = "1101" else -- INTB
					"000";--+
					
	
	CPSRWR	<= '1' when CMD = "1010" else
					'0';
	
	MEMWR		<= '1' when OP = "01" and B = '0' and L = '0' else
					'0';
				
	REGSRC	<= '0' when OP = "01" and B = '0' and L = '1' else
					'1';
					
	MEMRD		<= '1' when OP = "01" and B = '0' and L = '1' else
					'0';

end architecture dataflow;