`timescale 1ns / 1ps
module CPU (
	input clk,
	input reset,
	input IntReq,
	input IntReturn,
	input [31:0] EPC,
	input [31:0] i_inst_rdata,//IMå–å¾—çš„æŒ‡ï¿
    input [31:0] m_data_rdata,//DMå–å¾—çš„æ•°ï¿
	input [31:0] CP0Result,
    output [31:0] i_inst_addr,//IMå–æŒ‡å¯¹åº”çš„PC
    output [31:0] m_data_addr,//DMå¾…å†™å…¥åœ°å€
    output [31:0] m_data_wdata,//DMå¾…å†™å…¥æ•°ï¿
    output [3:0] m_data_byteen,//å­—èŠ‚ä½¿èƒ½ä¿¡å·
    output [31:0] m_inst_addr,//Mçº§PC(ç”¨äºè¾“å‡ºä¿¡æ¯)
	output [4:0] M_rd,//use for the CP0
	output [4:0] M_ExcCode,
	output M_CP0Write,
	output M_BD,
	output M_eret,
    output w_grf_we,//grfå†™ä½¿èƒ½ä¿¡ï¿
    output [4:0] w_grf_addr,//grfå¾…å†™å…¥å¯„å­˜å™¨ç¼–å·
    output [31:0] w_grf_wdata,//grfå¾…å†™å…¥æ•°ï¿
    output [31:0] w_inst_addr//Wçº§PC(ç”¨äºè¾“å‡ºä¿¡æ¯)
	);
	
    //å£°æ˜éƒ¨åˆ†
	
	//Fçº§è¾“å‡ºä¿¡ï¿
	wire [31:0] F_Instr, F_PC, F_PC8;
	wire [4:0] F_ExcCode;
	wire F_BD;
	//Dçº§è¾“å‡ºä¿¡ï¿
	wire [31:0] D_Instr, D_PC, D_RegData, D_RD1, D_RD2, EXT_Imm;
	wire [25:0] D_Instr_index;
	wire [4:0] D_RegAddr, D_rs, D_rt, D_ExcCode;
	wire [2:0] D_Move;
	wire D_RegWrite, Stall, D_eret, D_BD, BrWE;
	//Eçº§è¾“å‡ºä¿¡ï¿
	wire [31:0] E_Instr, E_PC, E_RegData, E_FRegData, ALUResult, E_RD2;
	wire [4:0] E_RegAddr, E_rs, E_rt, E_rd, E_ExcCode;
	wire E_RegWrite, E_CP0Write;
	wire [2:0] E_Tnew;
	wire E_Busy, E_BD;
	//Mçº§è¾“å‡ºä¿¡ï¿
	wire [31:0] M_Instr, M_PC, M_FRegData, M_RegData;
	wire [4:0] M_RegAddr, M_rt, M_rd;
	wire M_RegWrite, M_CP0Write;
	wire [2:0] M_Tnew;
	//Wçº§è¾“å‡ºä¿¡ï¿
	wire [31:0] W_Instr, W_PC, W_RegData, W_FRegData;
	wire [4:0] W_RegAddr;
	wire W_RegWrite;
	//å›å†™æ§åˆ¶å™¨è¾“å‡ºä¿¡ï¿
	wire [2:0] NPCFMUXSrc, CMP1FMUXSrc, CMP2FMUXSrc, EAFMUXSrc, EBFMUXSrc, DMWDFMUXSrc;

    //å„çº§éƒ¨åˆ†è¿æ¥
	F f(.clk(clk),
	    .reset(reset),
		.D_Enable(Stall),
		.D_PC(D_PC),
		.D_offset(EXT_Imm),
		.D_Instr_index(D_Instr_index),
		.D_GRF_rs(D_RD1),//ä¼ å…¥çš„æ˜¯ç»è¿‡è½¬å‘åçš„GRF[rs]
		.EPC(EPC),
		.D_Move(D_Move),
		.D_BrWE(BrWE),
		.IntReq(IntReq),
		.D_eret(D_eret),
		.F_PC(F_PC),
		.F_PC8(F_PC8),
		.F_ExcCode(F_ExcCode),
		.F_BD(F_BD));
	
	assign i_inst_addr = F_PC;//ç»™å¤–ç½®IMä¼ å…¥PC
	assign F_Instr = i_inst_rdata;//ä»å¤–ç½®çš„IMä¸­å–å‡ºæŒ‡ï¿

	D d(.clk(clk),
	    .reset(reset),
		.IntReq(IntReq),
		.F_Instr(F_Instr),
		.F_PC(F_PC),
		.F_PC8(F_PC8),
		.F_ExcCode(F_ExcCode),
		.F_BD(F_BD),
		.W_RegWrite(w_grf_we),
		.W_RegAddr(w_grf_addr),
		.W_RegData(w_grf_wdata),
		.W_PC(w_inst_addr),
		.E_Busy(E_Busy),
		.E_CP0Write(E_CP0Write),
		.E_Tnew(E_Tnew),
		.E_rd(E_rd),
		.E_RegAddr(E_RegAddr),
		.E_FRegData(E_FRegData),
		.M_CP0Write(M_CP0Write),
		.M_Tnew(M_Tnew),
		.M_rd(M_rd),
		.M_RegAddr(M_RegAddr),
		.M_FRegData(M_FRegData),
		.CMP1FMUXSrc(CMP1FMUXSrc),
		.CMP2FMUXSrc(CMP2FMUXSrc),
		.D_Instr(D_Instr),
		.D_PC(D_PC),
		.D_RD1(D_RD1),
		.D_RD2(D_RD2),
		.EXT_Imm(EXT_Imm),
		.Instr_index(D_Instr_index),
		.D_Move(D_Move),
		.D_RegData(D_RegData),
		.D_RegAddr(D_RegAddr),
		.D_rs(D_rs),
		.D_rt(D_rt),
		.D_RegWrite(D_RegWrite),
		.Stall(Stall),
		.D_ExcCode(D_ExcCode),
		.D_BD(D_BD),
		.D_eret(D_eret),
		.BrWE(BrWE));

	E e(.clk(clk),
	    .reset(reset),
		.IntReq(IntReq),
		.Stall(Stall),
		.EAFMUXSrc(EAFMUXSrc),
		.EBFMUXSrc(EBFMUXSrc),
		.D_Instr(D_Instr),
		.D_PC(D_PC),
		.D_RegData(D_RegData),
		.GRF_RD1(D_RD1),
		.GRF_RD2(D_RD2),
		.EXT_Imm(EXT_Imm),
		.D_RegAddr(D_RegAddr),
		.D_RegWrite(D_RegWrite),
		.D_ExcCode(D_ExcCode),
		.D_BD(D_BD),
		.M_FRegData(M_FRegData),
		.W_FRegData(W_FRegData),
		.E_Instr(E_Instr),
		.E_PC(E_PC),
		.E_RegData(E_RegData),
		.E_FRegData(E_FRegData),
		.ALUResult(ALUResult),
		.E_RD2(E_RD2),
		.E_RegAddr(E_RegAddr),
		.E_rs(E_rs),
		.E_rt(E_rt),
		.E_rd(E_rd),
		.E_RegWrite(E_RegWrite),
		.E_CP0Write(E_CP0Write),
		.E_Tnew(E_Tnew),
		.E_Busy(E_Busy),
		.E_ExcCode(E_ExcCode),
		.E_BD(E_BD));

	M m(.clk(clk),
	    .reset(reset),
		.IntReturn(IntReturn),
		.IntReq(IntReq),
		.CP0Result(CP0Result),
		.m_data_rdata(m_data_rdata),
		.DMWDFMUXSrc(DMWDFMUXSrc),
		.E_Instr(E_Instr),
		.E_PC(E_PC),
		.E_RegData(E_RegData),
		.ALUResult(ALUResult),
		.E_RD2(E_RD2),
		.E_RegAddr(E_RegAddr),
		.E_RegWrite(E_RegWrite),
		.E_ExcCode(E_ExcCode),
		.E_BD(E_BD),
		.W_FRegData(W_FRegData),
		.m_data_wdata(m_data_wdata),
		.m_data_addr(m_data_addr),
		.m_data_byteen(m_data_byteen),
		.M_Instr(M_Instr),
		.M_PC(M_PC),
		.M_FRegData(M_FRegData),
		.M_RegData(M_RegData),
		.M_RegAddr(M_RegAddr),
		.M_rt(M_rt),
		.M_rd(M_rd),
		.M_RegWrite(M_RegWrite),
		.M_CP0Write(M_CP0Write),
		.M_Tnew(M_Tnew),
		.M_ExcCode(M_ExcCode),
		.M_BD(M_BD),
		.M_eret(M_eret));

	assign 	m_inst_addr = M_PC;

	W w(.clk(clk),
	    .reset(reset),
		.IntReq(IntReq),
		.M_Instr(M_Instr),
		.M_PC(M_PC),
		.M_RegData(M_RegData),
		.M_RegAddr(M_RegAddr),
		.M_RegWrite(M_RegWrite),
		.W_Instr(W_Instr),
		.W_PC(w_inst_addr),
		.W_RegData(w_grf_wdata),
		.W_FRegData(W_FRegData),
		.W_RegAddr(w_grf_addr),
		.W_RegWrite(w_grf_we));

   	Forward forward(.CMP1_ReadAddr(D_rs),
					.CMP2_ReadAddr(D_rt),
					.EA_ReadAddr(E_rs),
					.EB_ReadAddr(E_rt),
					.DMWD_ReadAddr(M_rt),
					.E_RegAddr(E_RegAddr),
					.E_RegWrite(E_RegWrite),
					.M_RegAddr(M_RegAddr),
					.M_RegWrite(M_RegWrite),
					.W_RegAddr(w_grf_addr),
					.W_RegWrite(w_grf_we),
					.CMP1FMUXSrc(CMP1FMUXSrc),
					.CMP2FMUXSrc(CMP2FMUXSrc),
					.EAFMUXSrc(EAFMUXSrc),
					.EBFMUXSrc(EBFMUXSrc),
					.DMWDFMUXSrc(DMWDFMUXSrc));	

endmodule