// Seed: 106195066
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  parameter id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  supply0 id_3;
  logic   id_4 = id_4;
  assign id_3 = -1;
endmodule
