INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/inst_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_register
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/reg0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
