OASISFormat: 0.4
Name:        hardcaml-yosys
Version:     0.1.0
Synopsis:    Import Verilog designs into HardCaml 
Description: Use yosys to convert a Verilog design into JSON then 
             use this library to load it as a HardCaml design.

Authors:     Andy Ray
Maintainers: Andy Ray <andy.ray@ujamjar.com>
Homepage:    https://github.com/ujamjar/hardcaml-yosys
License:     ISC
Plugins:     META (0.4)
BuildTools:  ocamlbuild

Library HardCamlYosys
  Path:          src
  Findlibname:   hardcaml-yosys
  Pack:          true
  Modules:       Yosys_atd_t, Yosys_atd_j, Io, Lvt, Techlib, Cell, Import
  BuildDepends:  hardcaml.syntax, atdgen
  XMETARequires: hardcaml, atdgen

Executable convert
  Path:               test
  MainIs:             convert.ml
  Build:              true
  Custom:             true
  CompiledObject:     best
  Install:            false
  BuildDepends:       hardcaml,hardcaml-yosys

Executable mram
  Path:               test
  MainIs:             mram.ml
  Build:              true
  Custom:             true
  CompiledObject:     best
  Install:            false
  BuildDepends:       hardcaml,hardcaml.syntax,hardcaml-yosys,hardcaml-waveterm.lterm

Executable wrram
  Path:               test
  MainIs:             wrram.ml
  Build:              true
  Custom:             true
  CompiledObject:     best
  Install:            false
  BuildDepends:       hardcaml,hardcaml.syntax,hardcaml-yosys,hardcaml-waveterm.lterm

Document HardCamlYosys
  Title:                HardCaml documentation
  Type:                 ocamlbuild (0.3)
  BuildTools+:          ocamldoc
  Install:              false
  XOCamlbuildPath:      src
  XOCamlbuildLibraries: hardcaml-yosys
