
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/courses/University courses/Design Automation/Homeworks/project/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/courses/University courses/Design Automation/Homeworks/project/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/courses/University courses/Design Automation/Homeworks/project/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/courses/University courses/Design Automation/Homeworks/project/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/courses/University courses/Design Automation/Homeworks/project/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 381.305 ; gain = 172.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1384' bound to instance 'design_1_i' of component 'design_1' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1397]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1642]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_mdm_1_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1683]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:957]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:825]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (3#1) [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:825]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1317]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (4#1) [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:957]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:252]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:462]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:516]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:544]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:598]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:626]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (5#1) [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:252]
INFO: [Synth 8-3491] module 'design_1_myip_0_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_myip_0_0_stub.vhdl:5' bound to instance 'myip_0' of component 'design_1_myip_0_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1828]
INFO: [Synth 8-638] synthesizing module 'design_1_myip_0_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_myip_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1852]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1397]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 420.492 ; gain = 211.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 420.492 ; gain = 211.219
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_1_0' instantiated as 'design_1_i/clk_wiz_1' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1642]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:462]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:516]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:544]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:598]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:626]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1650]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_0' instantiated as 'design_1_i/microblaze_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1683]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_myip_0_0' instantiated as 'design_1_i/myip_0' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1828]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_1_100M_0' instantiated as 'design_1_i/rst_clk_wiz_1_100M' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1852]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1317]
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_2/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_2/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_4/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_4/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_5/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_5/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_6/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_6/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_7/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_7/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_8/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_8/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_9/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_9/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_10/design_1_myip_0_0_in_context.xdc] for cell 'design_1_i/myip_0'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_10/design_1_myip_0_0_in_context.xdc] for cell 'design_1_i/myip_0'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 828.965 ; gain = 0.004
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  {D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_8/design_1_clk_wiz_1_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  {D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_8/design_1_clk_wiz_1_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  {D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_8/design_1_clk_wiz_1_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  {D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/.Xil/Vivado-2880-DESKTOP-QFI1E31/dcp_8/design_1_clk_wiz_1_0_in_context.xdc}, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_clk_wiz_1_0          |         1|
|2     |design_1_mdm_1_0              |         1|
|3     |design_1_microblaze_0_0       |         1|
|4     |design_1_xbar_0               |         1|
|5     |design_1_myip_0_0             |         1|
|6     |design_1_rst_clk_wiz_1_100M_0 |         1|
|7     |design_1_dlmb_bram_if_cntlr_0 |         1|
|8     |design_1_dlmb_v10_0           |         1|
|9     |design_1_ilmb_bram_if_cntlr_0 |         1|
|10    |design_1_ilmb_v10_0           |         1|
|11    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_clk_wiz_1_0_bbox          |     1|
|2     |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|3     |design_1_dlmb_v10_0_bbox           |     1|
|4     |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|5     |design_1_ilmb_v10_0_bbox           |     1|
|6     |design_1_lmb_bram_0_bbox           |     1|
|7     |design_1_mdm_1_0_bbox              |     1|
|8     |design_1_microblaze_0_0_bbox       |     1|
|9     |design_1_myip_0_0_bbox             |     1|
|10    |design_1_rst_clk_wiz_1_100M_0_bbox |     1|
|11    |design_1_xbar_0_bbox               |     1|
|12    |IBUF                               |     2|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1084|
|2     |  design_1_i                  |design_1                              |  1082|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 828.965 ; gain = 80.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 828.965 ; gain = 619.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 828.965 ; gain = 527.855
INFO: [Common 17-1381] The checkpoint 'D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 828.965 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 15 10:23:03 2017...
