# This is the template file for creating symbols with tragesym
# every line starting with '#' is a comment line.

[options]
# wordswap swaps labels if the pin is on the right side an looks like this:
#   "PB1 (CLK)". That's useful for micro controller port labels
# rotate_labels rotates the pintext of top and bottom pins
#   this is useful for large symbols like FPGAs with more than 100 pins
# sort_labels will sort the pins by it's labels
#   useful for address ports, busses, ...
wordswap=yes
rotate_labels=no
sort_labels=no
generate_pinseq=yes
sym_width=4000
pinwidthvertical=400
pinwidthhorizontal=400

[geda_attr]
# name will be printed in the top of the symbol
# name is only some graphical text, not an attribute
# version specifies a gschem version.
# if you have a device with slots, you'll have to use slot= and slotdef=
# use comment= if there are special information you want to add
version=20060113 1
name=LSM9DS1
device=LSM9DS1
refdes=U?
footprint=LGA24_35x30
description=
documentation=
author=
dist-license=
use-license=
numslots=0
#slot=1
#slotdef=1:
#slotdef=2:
#slotdef=3:
#slotdef=4:
#comment=
#comment=
#comment=

[pins]
# tabseparated list of pin descriptions
# ----------------------------------------
# pinnr is the physical number of the pin
# seq is the pinseq= attribute, leave it blank if it doesn't matter
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
# style can be (line,dot,clk,dotclk,spacer,none). none if only want to add a net
# posit. can be (l,r,t,b) or empty for nets.
# net specifies the name of the net. Vcc or GND for example.
# label represents the pinlabel.
#	negation lines can be added with "\_" example: \_enable\_ 
#	if you want to write a "\" use "\\" as escape sequence
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
22		pwr	line	t		VDD
23		pwr	line	t		VDD
1		pwr	line	t		VDDIO
3		pwr	line	t		VDDIO

2		io	line	l		SCL/SPC
4		io	line	l		SDA/SDI/SDO
5		io	line	l		SDO_A/G
6		io	line	l		SDO_M
7		in	line	l		CS_A/G
8		in	line	l		CS_M
			spacer	l		
13		in	line	l		DEN_A/G

9		out	line	r		DRDY_M
10		out	line	r		INT_M
11		out	line	r		INT1_A/G
12		out	line	r		INT2_A/G

19		pwr	line	b		GND
20		pwr	line	b		GND
14		pas	line	b		RES
15		pas	line	b		RES
16		pas	line	b		RES
17		pas	line	b		RES
18		pas	line	b		RES
21		pas	line	b		CAP
24		pas	line	b		C1
