library IEEE;
use IEEE.std_logic_1164.all;

entity topLevel is
    port (
        -- Gloabals
        fpga_clk_50        : in  std_logic;             -- clock.clk
		  
        -- I/Os
        fpga_led_pio       : out std_logic_vector(5 downto 0)
	);
end entity topLevel;

component niosHello is
  port (
		clk_clk       : in  std_logic                    := 'X'; -- clk
		leds_export   : out std_logic_vector(5 downto 0);        -- export
		reset_reset_n : in  std_logic                    := 'X'  -- reset_n
  );
end component niosHello;

u0 : component niosHello
  port map (
		clk_clk       => CONNECTED_TO_clk_clk,       --   clk.clk
		leds_export   => CONNECTED_TO_leds_export,   --  leds.export
		reset_reset_n => CONNECTED_TO_reset_reset_n  -- reset.reset_n
  );
