<stg><name>correlator_Pipeline_Offload_Loop</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_23, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_13, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_12, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_03, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_02, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_01, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_33, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_22, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_11, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_00, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:31 %zext_ln76_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:32 %store_ln97 = store i11 0, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:33 %br_ln0 = br void %VITIS_LOOP_112_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_112_4:0 %k_1 = load i11 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_112_4:1 %icmp_ln97 = icmp_eq  i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_112_4:2 %add_ln97 = add i11 %k_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4:3 %br_ln97 = br i1 %icmp_ln97, void %VITIS_LOOP_112_4.split, void %mergeST.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:0 %add_ln100 = add i11 %zext_ln76_read, i11 %k_1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:1 %zext_ln100 = zext i11 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:2 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:3 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:4 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:5 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:6 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:7 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:8 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:9 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:10 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:12 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:13 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:14 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:15 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:16 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:17 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:18 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:19 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:20 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:21 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:25 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:26 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:30 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:31 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:35 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:36 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:40 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:41 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:45 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:46 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:49 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:50 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:53 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:54 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:57 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:58 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:61 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:62 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:65 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:66 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:69 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:70 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:71 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:72 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:73 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:74 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:75 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:76 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:77 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:78 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:79 %store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:80 %store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:81 %store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:82 %store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:83 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:84 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:85 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:86 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:87 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:88 %store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:89 %store_ln97 = store i11 %add_ln97, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0">
<![CDATA[
mergeST.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:22 %specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln98"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:23 %speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln97"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:24 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:25 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:26 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_112_4.split:27 %zext_ln17 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:28 %packed = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="packed"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:29 %write_ln100 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_00, i128 %packed

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:30 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:31 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_112_4.split:32 %zext_ln17_1 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:33 %packed_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="packed_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:34 %write_ln101 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_11, i128 %packed_4

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:35 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:36 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_112_4.split:37 %zext_ln17_2 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:38 %packed_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="packed_5"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:39 %write_ln102 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_22, i128 %packed_5

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:40 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:41 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_112_4.split:42 %zext_ln17_3 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:43 %packed_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="packed_6"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:44 %write_ln103 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_33, i128 %packed_6

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:45 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:46 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:47 %packed_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101

]]></Node>
<StgValue><ssdm name="packed_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:48 %write_ln105 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_01, i128 %packed_7

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:49 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:50 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:51 %packed_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103

]]></Node>
<StgValue><ssdm name="packed_8"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:52 %write_ln106 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_02, i128 %packed_8

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:53 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:54 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:55 %packed_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105

]]></Node>
<StgValue><ssdm name="packed_9"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:56 %write_ln107 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_03, i128 %packed_9

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:57 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:58 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:59 %packed_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107

]]></Node>
<StgValue><ssdm name="packed_10"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:60 %write_ln108 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_12, i128 %packed_10

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:61 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:62 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:63 %packed_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109

]]></Node>
<StgValue><ssdm name="packed_11"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:64 %write_ln109 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_13, i128 %packed_11

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:65 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_112_4.split:66 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_112_4.split:67 %packed_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111

]]></Node>
<StgValue><ssdm name="packed_12"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
VITIS_LOOP_112_4.split:68 %write_ln110 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_23, i128 %packed_12

]]></Node>
<StgValue><ssdm name="write_ln110"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_112_4.split:90 %br_ln97 = br void %VITIS_LOOP_112_4

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
