<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mb86960reg.h source code [netbsd/sys/dev/ic/mb86960reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/mb86960reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='mb86960reg.h.html'>mb86960reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: mb86960reg.h,v 1.10 2005/12/11 12:21:27 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * All Rights Reserved, Copyright (C) Fujitsu Limited 1995</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This software may be used, modified, copied, distributed, and sold, in</i></td></tr>
<tr><th id="7">7</th><td><i> * both source and binary form provided that the above copyright, these</i></td></tr>
<tr><th id="8">8</th><td><i> * terms and the following disclaimer are retained.  The name of the author</i></td></tr>
<tr><th id="9">9</th><td><i> * and/or the contributor may not be used to endorse or promote products</i></td></tr>
<tr><th id="10">10</th><td><i> * derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND THE CONTRIBUTOR ``AS IS'' AND</i></td></tr>
<tr><th id="13">13</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="14">14</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="15">15</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR THE CONTRIBUTOR BE LIABLE</i></td></tr>
<tr><th id="16">16</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="17">17</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="18">18</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="19">19</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="20">20</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="21">21</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="22">22</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>/*</i></td></tr>
<tr><th id="26">26</th><td><i> * Registers of Fujitsu MB86960A/MB86965A Ethernet controller.</i></td></tr>
<tr><th id="27">27</th><td><i> * Written and contributed by M.S. &lt;seki@sysrap.cs.fujitsu.co.jp&gt;</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/*</i></td></tr>
<tr><th id="31">31</th><td><i> * Notes on register naming:</i></td></tr>
<tr><th id="32">32</th><td><i> *</i></td></tr>
<tr><th id="33">33</th><td><i> * Fujitsu documents for MB86960A/MB86965A use no mnemonic names</i></td></tr>
<tr><th id="34">34</th><td><i> * for their registers.  They defined only three names for 32</i></td></tr>
<tr><th id="35">35</th><td><i> * registers and appended numbers to distinguish registers of</i></td></tr>
<tr><th id="36">36</th><td><i> * same name.  Surprisingly, the numbers represent I/O address</i></td></tr>
<tr><th id="37">37</th><td><i> * offsets of the registers from the base addresses, and their</i></td></tr>
<tr><th id="38">38</th><td><i> * names correspond to the "bank" the registers are allocated.</i></td></tr>
<tr><th id="39">39</th><td><i> * All this means that, for example, to say "read DLCR8" has no more</i></td></tr>
<tr><th id="40">40</th><td><i> * than to say "read a register at offset 8 on bank DLCR."</i></td></tr>
<tr><th id="41">41</th><td><i> *</i></td></tr>
<tr><th id="42">42</th><td><i> * The following definitions may look silly, but that's what Fujitsu</i></td></tr>
<tr><th id="43">43</th><td><i> * did, and it is necessary to know these names to read Fujitsu</i></td></tr>
<tr><th id="44">44</th><td><i> * documents..</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Data Link Control Registers, on invaliant port addresses.  */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR0" data-ref="_M/FE_DLCR0">FE_DLCR0</dfn>	0</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR1" data-ref="_M/FE_DLCR1">FE_DLCR1</dfn>	1</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR2" data-ref="_M/FE_DLCR2">FE_DLCR2</dfn>	2</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR3" data-ref="_M/FE_DLCR3">FE_DLCR3</dfn>	3</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR4" data-ref="_M/FE_DLCR4">FE_DLCR4</dfn>	4</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR5" data-ref="_M/FE_DLCR5">FE_DLCR5</dfn>	5</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR6" data-ref="_M/FE_DLCR6">FE_DLCR6</dfn>	6</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR7" data-ref="_M/FE_DLCR7">FE_DLCR7</dfn>	7</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* More DLCRs, on register bank #0.  */</i></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR8" data-ref="_M/FE_DLCR8">FE_DLCR8</dfn>	8</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR9" data-ref="_M/FE_DLCR9">FE_DLCR9</dfn>	9</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR10" data-ref="_M/FE_DLCR10">FE_DLCR10</dfn>	10</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR11" data-ref="_M/FE_DLCR11">FE_DLCR11</dfn>	11</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR12" data-ref="_M/FE_DLCR12">FE_DLCR12</dfn>	12</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR13" data-ref="_M/FE_DLCR13">FE_DLCR13</dfn>	13</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR14" data-ref="_M/FE_DLCR14">FE_DLCR14</dfn>	14</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/FE_DLCR15" data-ref="_M/FE_DLCR15">FE_DLCR15</dfn>	15</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* Multicast Address Registers.  On register bank #1.  */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/FE_MAR8" data-ref="_M/FE_MAR8">FE_MAR8</dfn>		8</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/FE_MAR9" data-ref="_M/FE_MAR9">FE_MAR9</dfn>		9</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/FE_MAR10" data-ref="_M/FE_MAR10">FE_MAR10</dfn>	10</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/FE_MAR11" data-ref="_M/FE_MAR11">FE_MAR11</dfn>	11</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/FE_MAR12" data-ref="_M/FE_MAR12">FE_MAR12</dfn>	12</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/FE_MAR13" data-ref="_M/FE_MAR13">FE_MAR13</dfn>	13</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/FE_MAR14" data-ref="_M/FE_MAR14">FE_MAR14</dfn>	14</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/FE_MAR15" data-ref="_M/FE_MAR15">FE_MAR15</dfn>	15</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* Buffer Memory Port Registers.  On register bank #2.  */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR8" data-ref="_M/FE_BMPR8">FE_BMPR8</dfn>	8</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR9" data-ref="_M/FE_BMPR9">FE_BMPR9</dfn>	9</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR10" data-ref="_M/FE_BMPR10">FE_BMPR10</dfn>	10</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR11" data-ref="_M/FE_BMPR11">FE_BMPR11</dfn>	11</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR12" data-ref="_M/FE_BMPR12">FE_BMPR12</dfn>	12</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR13" data-ref="_M/FE_BMPR13">FE_BMPR13</dfn>	13</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR14" data-ref="_M/FE_BMPR14">FE_BMPR14</dfn>	14</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR15" data-ref="_M/FE_BMPR15">FE_BMPR15</dfn>	15</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/* More BMPRs, only on MB86965A, accessible only when JLI mode.  */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR16" data-ref="_M/FE_BMPR16">FE_BMPR16</dfn>	16</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR17" data-ref="_M/FE_BMPR17">FE_BMPR17</dfn>	17</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR18" data-ref="_M/FE_BMPR18">FE_BMPR18</dfn>	18</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/FE_BMPR19" data-ref="_M/FE_BMPR19">FE_BMPR19</dfn>	19</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/FE_RESET" data-ref="_M/FE_RESET">FE_RESET</dfn>	31</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/*</i></td></tr>
<tr><th id="96">96</th><td><i> * Definitions of registers.</i></td></tr>
<tr><th id="97">97</th><td><i> * I don't have Fujitsu documents of MB86960A/MB86965A, so I don't</i></td></tr>
<tr><th id="98">98</th><td><i> * know the official names for the flags and fields.  The following</i></td></tr>
<tr><th id="99">99</th><td><i> * names are assigned by me (the author of this file), since I cannot</i></td></tr>
<tr><th id="100">100</th><td><i> * memorize hexadecimal constants for all of these functions.</i></td></tr>
<tr><th id="101">101</th><td><i> * Comments?  FIXME.</i></td></tr>
<tr><th id="102">102</th><td><i> */</i></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* DLCR0 -- transmitter status */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/FE_D0_BUSERR" data-ref="_M/FE_D0_BUSERR">FE_D0_BUSERR</dfn>	0x01	/* Bus write error			*/</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/FE_D0_COLL16" data-ref="_M/FE_D0_COLL16">FE_D0_COLL16</dfn>	0x02	/* Collision limit (16) encountered	*/</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/FE_D0_COLLID" data-ref="_M/FE_D0_COLLID">FE_D0_COLLID</dfn>	0x04	/* Collision on last transmission	*/</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/FE_D0_JABBER" data-ref="_M/FE_D0_JABBER">FE_D0_JABBER</dfn>	0x08	/* Jabber				*/</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/FE_D0_CRLOST" data-ref="_M/FE_D0_CRLOST">FE_D0_CRLOST</dfn>	0x10	/* Carrier lost on last transmission	*/</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/FE_D0_PKTRCD" data-ref="_M/FE_D0_PKTRCD">FE_D0_PKTRCD</dfn>	0x20	/* No collision on last transmission	*/</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/FE_D0_NETBSY" data-ref="_M/FE_D0_NETBSY">FE_D0_NETBSY</dfn>	0x40	/* Network Busy (Carrier Detected)	*/</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/FE_D0_TXDONE" data-ref="_M/FE_D0_TXDONE">FE_D0_TXDONE</dfn>	0x80	/* Transmission complete		*/</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* DLCR1 -- receiver status */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/FE_D1_OVRFLO" data-ref="_M/FE_D1_OVRFLO">FE_D1_OVRFLO</dfn>	0x01	/* Receiver buffer overflow		*/</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/FE_D1_CRCERR" data-ref="_M/FE_D1_CRCERR">FE_D1_CRCERR</dfn>	0x02	/* CRC error on last packet		*/</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/FE_D1_ALGERR" data-ref="_M/FE_D1_ALGERR">FE_D1_ALGERR</dfn>	0x04	/* Alignment error on last packet	*/</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/FE_D1_SRTPKT" data-ref="_M/FE_D1_SRTPKT">FE_D1_SRTPKT</dfn>	0x08	/* Short (RUNT) packet is received	*/</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/FE_D1_RMTRST" data-ref="_M/FE_D1_RMTRST">FE_D1_RMTRST</dfn>	0x10	/* Remote reset packet (type = 0x0900)	*/</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/FE_D1_DMAEOP" data-ref="_M/FE_D1_DMAEOP">FE_D1_DMAEOP</dfn>	0x20	/* Host asserted End of DMA OPeration	*/</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/FE_D1_BUSERR" data-ref="_M/FE_D1_BUSERR">FE_D1_BUSERR</dfn>	0x40	/* Bus read error			*/</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/FE_D1_PKTRDY" data-ref="_M/FE_D1_PKTRDY">FE_D1_PKTRDY</dfn>	0x80	/* Packet(s) ready on receive buffer	*/</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/FE_D1_ERRBITS" data-ref="_M/FE_D1_ERRBITS">FE_D1_ERRBITS</dfn>	"\20\4SRTPKT\3ALGERR\2CRCERR\1OVRFLO"</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/* DLCR2 -- transmitter interrupt control; same layout as DLCR0 */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/FE_D2_BUSERR" data-ref="_M/FE_D2_BUSERR">FE_D2_BUSERR</dfn>	FE_D0_BUSERR</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/FE_D2_COLL16" data-ref="_M/FE_D2_COLL16">FE_D2_COLL16</dfn>	FE_D0_COLL16</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/FE_D2_COLLID" data-ref="_M/FE_D2_COLLID">FE_D2_COLLID</dfn>	FE_D0_COLLID</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/FE_D2_JABBER" data-ref="_M/FE_D2_JABBER">FE_D2_JABBER</dfn>	FE_D0_JABBER</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/FE_D2_TXDONE" data-ref="_M/FE_D2_TXDONE">FE_D2_TXDONE</dfn>	FE_D0_TXDONE</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/FE_D2_RESERVED" data-ref="_M/FE_D2_RESERVED">FE_D2_RESERVED</dfn>	0x70</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* DLCR3 -- receiver interrupt control; same layout as DLCR1 */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/FE_D3_OVRFLO" data-ref="_M/FE_D3_OVRFLO">FE_D3_OVRFLO</dfn>	FE_D1_OVRFLO</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/FE_D3_CRCERR" data-ref="_M/FE_D3_CRCERR">FE_D3_CRCERR</dfn>	FE_D1_CRCERR</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/FE_D3_ALGERR" data-ref="_M/FE_D3_ALGERR">FE_D3_ALGERR</dfn>	FE_D1_ALGERR</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/FE_D3_SRTPKT" data-ref="_M/FE_D3_SRTPKT">FE_D3_SRTPKT</dfn>	FE_D1_SRTPKT</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/FE_D3_RMTRST" data-ref="_M/FE_D3_RMTRST">FE_D3_RMTRST</dfn>	FE_D1_RMTRST</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/FE_D3_DMAEOP" data-ref="_M/FE_D3_DMAEOP">FE_D3_DMAEOP</dfn>	FE_D1_DMAEOP</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/FE_D3_BUSERR" data-ref="_M/FE_D3_BUSERR">FE_D3_BUSERR</dfn>	FE_D1_BUSERR</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/FE_D3_PKTRDY" data-ref="_M/FE_D3_PKTRDY">FE_D3_PKTRDY</dfn>	FE_D1_PKTRDY</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* DLCR4 -- transmitter operation mode */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/FE_D4_DSC" data-ref="_M/FE_D4_DSC">FE_D4_DSC</dfn>	0x01	/* Disable carrier sense on trans.	*/</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/FE_D4_LBC" data-ref="_M/FE_D4_LBC">FE_D4_LBC</dfn>	0x02	/* Loop back test control		*/</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/FE_D4_CNTRL" data-ref="_M/FE_D4_CNTRL">FE_D4_CNTRL</dfn>	0x04	/* - ???				*/</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/FE_D4_TEST1" data-ref="_M/FE_D4_TEST1">FE_D4_TEST1</dfn>	0x08	/* Test output #1			*/</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/FE_D4_COL" data-ref="_M/FE_D4_COL">FE_D4_COL</dfn>	0xF0	/* Collision counter			*/</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/FE_D4_LBC_ENABLE" data-ref="_M/FE_D4_LBC_ENABLE">FE_D4_LBC_ENABLE</dfn>	0x00	/* Perform loop back test	*/</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/FE_D4_LBC_DISABLE" data-ref="_M/FE_D4_LBC_DISABLE">FE_D4_LBC_DISABLE</dfn>	0x02	/* Normal operation		*/</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/FE_D4_COL_SHIFT" data-ref="_M/FE_D4_COL_SHIFT">FE_D4_COL_SHIFT</dfn>	4</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>/* DLCR5 -- receiver operation mode */</i></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/FE_D5_AFM0" data-ref="_M/FE_D5_AFM0">FE_D5_AFM0</dfn>	0x01	/* Receive packets for other stations	*/</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/FE_D5_AFM1" data-ref="_M/FE_D5_AFM1">FE_D5_AFM1</dfn>	0x02	/* Receive packets for this station	*/</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/FE_D5_RMTRST" data-ref="_M/FE_D5_RMTRST">FE_D5_RMTRST</dfn>	0x04	/* Enable remote reset operation	*/</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/FE_D5_SRTPKT" data-ref="_M/FE_D5_SRTPKT">FE_D5_SRTPKT</dfn>	0x08	/* Accept short (RUNT) packets		*/</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/FE_D5_SRTADR" data-ref="_M/FE_D5_SRTADR">FE_D5_SRTADR</dfn>	0x10	/* Short (16 bits?) MAC address		*/</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/FE_D5_BADPKT" data-ref="_M/FE_D5_BADPKT">FE_D5_BADPKT</dfn>	0x20	/* Accept packets with error		*/</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/FE_D5_BUFEMP" data-ref="_M/FE_D5_BUFEMP">FE_D5_BUFEMP</dfn>	0x40	/* Receive buffer is empty		*/</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/FE_D5_TEST2" data-ref="_M/FE_D5_TEST2">FE_D5_TEST2</dfn>	0x80	/* Test output #2			*/</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* DLCR6 -- hardware configuration #0 */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BUFSIZ" data-ref="_M/FE_D6_BUFSIZ">FE_D6_BUFSIZ</dfn>	0x03	/* Size of NIC buffer SRAM		*/</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/FE_D6_TXBSIZ" data-ref="_M/FE_D6_TXBSIZ">FE_D6_TXBSIZ</dfn>	0x0C	/* Size (and config)of trans. buffer	*/</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BBW" data-ref="_M/FE_D6_BBW">FE_D6_BBW</dfn>	0x10	/* Buffer SRAM bus width		*/</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/FE_D6_SBW" data-ref="_M/FE_D6_SBW">FE_D6_SBW</dfn>	0x20	/* System bus width			*/</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/FE_D6_SRAM" data-ref="_M/FE_D6_SRAM">FE_D6_SRAM</dfn>	0x40	/* Buffer SRAM access time		*/</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/FE_D6_DLC" data-ref="_M/FE_D6_DLC">FE_D6_DLC</dfn>	0x80	/* Disable DLC (receiver/transmitter)	*/</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BUFSIZ_8KB" data-ref="_M/FE_D6_BUFSIZ_8KB">FE_D6_BUFSIZ_8KB</dfn>	0x00	/* The board has  8KB SRAM	*/</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BUFSIZ_16KB" data-ref="_M/FE_D6_BUFSIZ_16KB">FE_D6_BUFSIZ_16KB</dfn>	0x01	/* The board has 16KB SRAM	*/</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BUFSIZ_32KB" data-ref="_M/FE_D6_BUFSIZ_32KB">FE_D6_BUFSIZ_32KB</dfn>	0x02	/* The board has 32KB SRAM	*/</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BUFSIZ_64KB" data-ref="_M/FE_D6_BUFSIZ_64KB">FE_D6_BUFSIZ_64KB</dfn>	0x03	/* The board has 64KB SRAM	*/</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/FE_D6_TXBSIZ_1x2KB" data-ref="_M/FE_D6_TXBSIZ_1x2KB">FE_D6_TXBSIZ_1x2KB</dfn>	0x00	/* Single 2KB buffer for trans.	*/</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/FE_D6_TXBSIZ_2x2KB" data-ref="_M/FE_D6_TXBSIZ_2x2KB">FE_D6_TXBSIZ_2x2KB</dfn>	0x04	/* Double 2KB buffers		*/</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/FE_D6_TXBSIZ_2x4KB" data-ref="_M/FE_D6_TXBSIZ_2x4KB">FE_D6_TXBSIZ_2x4KB</dfn>	0x08	/* Double 4KB buffers		*/</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/FE_D6_TXBSIZ_2x8KB" data-ref="_M/FE_D6_TXBSIZ_2x8KB">FE_D6_TXBSIZ_2x8KB</dfn>	0x0C	/* Double 8KB buffers		*/</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BBW_WORD" data-ref="_M/FE_D6_BBW_WORD">FE_D6_BBW_WORD</dfn>		0x00	/* SRAM has 16 bit data line	*/</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/FE_D6_BBW_BYTE" data-ref="_M/FE_D6_BBW_BYTE">FE_D6_BBW_BYTE</dfn>		0x10	/* SRAM has  8 bit data line	*/</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/FE_D6_SBW_WORD" data-ref="_M/FE_D6_SBW_WORD">FE_D6_SBW_WORD</dfn>		0x00	/* Access with 16 bit (AT) bus	*/</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/FE_D6_SBW_BYTE" data-ref="_M/FE_D6_SBW_BYTE">FE_D6_SBW_BYTE</dfn>		0x20	/* Access with  8 bit (XT) bus	*/</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/FE_D6_SRAM_150ns" data-ref="_M/FE_D6_SRAM_150ns">FE_D6_SRAM_150ns</dfn>	0x00	/* The board has slow SRAM	*/</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/FE_D6_SRAM_100ns" data-ref="_M/FE_D6_SRAM_100ns">FE_D6_SRAM_100ns</dfn>	0x40	/* The board has fast SRAM	*/</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/FE_D6_DLC_ENABLE" data-ref="_M/FE_D6_DLC_ENABLE">FE_D6_DLC_ENABLE</dfn>	0x00	/* Normal operation		*/</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/FE_D6_DLC_DISABLE" data-ref="_M/FE_D6_DLC_DISABLE">FE_D6_DLC_DISABLE</dfn>	0x80	/* Stop sending/receiving	*/</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* DLC7 -- hardware configuration #1 */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/FE_D7_BYTSWP" data-ref="_M/FE_D7_BYTSWP">FE_D7_BYTSWP</dfn>	0x01	/* Host byte order control		*/</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/FE_D7_EOPPOL" data-ref="_M/FE_D7_EOPPOL">FE_D7_EOPPOL</dfn>	0x02	/* Polarity of DMA EOP signal		*/</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/FE_D7_RBS" data-ref="_M/FE_D7_RBS">FE_D7_RBS</dfn>	0x0C	/* Register bank select			*/</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/FE_D7_RDYPNS" data-ref="_M/FE_D7_RDYPNS">FE_D7_RDYPNS</dfn>	0x10	/* Senses RDYPNSEL input signal		*/</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/FE_D7_POWER" data-ref="_M/FE_D7_POWER">FE_D7_POWER</dfn>	0x20	/* Stand-by (power down) mode control	*/</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/FE_D7_ED" data-ref="_M/FE_D7_ED">FE_D7_ED</dfn>	0xC0	/* Encoder/Decoder config (for MB86960)	*/</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/FE_D7_IDENT" data-ref="_M/FE_D7_IDENT">FE_D7_IDENT</dfn>	0xC0	/* Chip identification			*/</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/FE_D7_BYTSWP_LH" data-ref="_M/FE_D7_BYTSWP_LH">FE_D7_BYTSWP_LH</dfn>	0x00	/* DEC/Intel byte order		*/</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/FE_D7_BYTSWP_HL" data-ref="_M/FE_D7_BYTSWP_HL">FE_D7_BYTSWP_HL</dfn>	0x01	/* IBM/Motorolla byte order	*/</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/FE_D7_RBS_DLCR" data-ref="_M/FE_D7_RBS_DLCR">FE_D7_RBS_DLCR</dfn>		0x00	/* Select DLCR8-15		*/</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/FE_D7_RBS_MAR" data-ref="_M/FE_D7_RBS_MAR">FE_D7_RBS_MAR</dfn>		0x04	/* Select MAR8-15		*/</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/FE_D7_RBS_BMPR" data-ref="_M/FE_D7_RBS_BMPR">FE_D7_RBS_BMPR</dfn>		0x08	/* Select BMPR8-15		*/</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/FE_D7_POWER_DOWN" data-ref="_M/FE_D7_POWER_DOWN">FE_D7_POWER_DOWN</dfn>	0x00	/* Power down (stand-by) mode	*/</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/FE_D7_POWER_UP" data-ref="_M/FE_D7_POWER_UP">FE_D7_POWER_UP</dfn>		0x20	/* Normal operation		*/</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/FE_D7_ED_NORMAL" data-ref="_M/FE_D7_ED_NORMAL">FE_D7_ED_NORMAL</dfn>		0x00	/* Normal NICE			*/</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/FE_D7_ED_MON" data-ref="_M/FE_D7_ED_MON">FE_D7_ED_MON</dfn>		0x40	/* NICE + Monitor		*/</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/FE_D7_ED_BYPASS" data-ref="_M/FE_D7_ED_BYPASS">FE_D7_ED_BYPASS</dfn>		0x80	/* Encoder/Decorder Bypass	*/</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/FE_D7_ED_TEST" data-ref="_M/FE_D7_ED_TEST">FE_D7_ED_TEST</dfn>		0xC0	/* Encoder/Decorder Test	*/</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/FE_D7_IDENT_86960" data-ref="_M/FE_D7_IDENT_86960">FE_D7_IDENT_86960</dfn>	0x00	/* MB86960 (NICE)		*/</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/FE_D7_IDENT_86964" data-ref="_M/FE_D7_IDENT_86964">FE_D7_IDENT_86964</dfn>	0x40	/* MB86964			*/</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/FE_D7_IDENT_86967" data-ref="_M/FE_D7_IDENT_86967">FE_D7_IDENT_86967</dfn>	0x80	/* MB86967			*/</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/FE_D7_IDENT_86965" data-ref="_M/FE_D7_IDENT_86965">FE_D7_IDENT_86965</dfn>	0xC0	/* MB86965 (EtherCoupler)	*/</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/* DLCR8 thru DLCR13 are for Ethernet station address.  */</i></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/* DLCR14 and DLCR15 are for TDR (Time Domain Reflectometry).  */</i></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i>/* MAR8 thru MAR15 are for Multicast address filter.  */</i></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i>/* BMPR8 and BMPR9 are for packet data.  */</i></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/* BMPR10 -- transmitter start trigger */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/FE_B10_START" data-ref="_M/FE_B10_START">FE_B10_START</dfn>	0x80	/* Start transmitter			*/</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/FE_B10_COUNT" data-ref="_M/FE_B10_COUNT">FE_B10_COUNT</dfn>	0x7F	/* Packet count				*/</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/* BMPR11 -- 16 collisions control */</i></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/FE_B11_CTRL" data-ref="_M/FE_B11_CTRL">FE_B11_CTRL</dfn>	0x01	/* Skip or resend errored packets	*/</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/FE_B11_MODE1" data-ref="_M/FE_B11_MODE1">FE_B11_MODE1</dfn>	0x02	/* Restart transmitter after COLL16	*/</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/FE_B11_MODE2" data-ref="_M/FE_B11_MODE2">FE_B11_MODE2</dfn>	0x04	/* Automatic restart enable		*/</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/FE_B11_CTRL_RESEND" data-ref="_M/FE_B11_CTRL_RESEND">FE_B11_CTRL_RESEND</dfn>	0x00	/* Re-send the collided packet	*/</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/FE_B11_CTRL_SKIP" data-ref="_M/FE_B11_CTRL_SKIP">FE_B11_CTRL_SKIP</dfn>	0x01	/* Skip the collided packet	*/</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i>/* BMPR12 -- DMA enable */</i></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/FE_B12_TXDMA" data-ref="_M/FE_B12_TXDMA">FE_B12_TXDMA</dfn>	0x01	/* Enable transmitter DMA		*/</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/FE_B12_RXDMA" data-ref="_M/FE_B12_RXDMA">FE_B12_RXDMA</dfn>	0x02	/* Enable receiver DMA			*/</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><i>/* BMPR13 -- DMA control */</i></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/FE_B13_BSTCTL" data-ref="_M/FE_B13_BSTCTL">FE_B13_BSTCTL</dfn>	0x03	/* DMA burst mode control		*/</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/FE_B13_TPTYPE" data-ref="_M/FE_B13_TPTYPE">FE_B13_TPTYPE</dfn>	0x04	/* Twisted pair cable impedance		*/</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/FE_B13_PORT" data-ref="_M/FE_B13_PORT">FE_B13_PORT</dfn>	0x18	/* Port (TP/AUI) selection		*/</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/FE_B13_LNKTST" data-ref="_M/FE_B13_LNKTST">FE_B13_LNKTST</dfn>	0x20	/* Link test enable			*/</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/FE_B13_SQTHLD" data-ref="_M/FE_B13_SQTHLD">FE_B13_SQTHLD</dfn>	0x40	/* Lower squelch threshold		*/</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/FE_B13_IOUNLK" data-ref="_M/FE_B13_IOUNLK">FE_B13_IOUNLK</dfn>	0x80	/* Change I/O base address		*/</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/FE_B13_BSTCTL_1" data-ref="_M/FE_B13_BSTCTL_1">FE_B13_BSTCTL_1</dfn>		0x00</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/FE_B13_BSTCTL_4" data-ref="_M/FE_B13_BSTCTL_4">FE_B13_BSTCTL_4</dfn>		0x01</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/FE_B13_BSTCTL_8" data-ref="_M/FE_B13_BSTCTL_8">FE_B13_BSTCTL_8</dfn>		0x02</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/FE_B13_BSTCLT_12" data-ref="_M/FE_B13_BSTCLT_12">FE_B13_BSTCLT_12</dfn>	0x03</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/FE_B13_TPTYPE_UTP" data-ref="_M/FE_B13_TPTYPE_UTP">FE_B13_TPTYPE_UTP</dfn>	0x00	/* Unshielded (standard) cable	*/</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/FE_B13_TPTYPE_STP" data-ref="_M/FE_B13_TPTYPE_STP">FE_B13_TPTYPE_STP</dfn>	0x04	/* Shielded (IBM) cable		*/</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/FE_B13_PORT_AUTO" data-ref="_M/FE_B13_PORT_AUTO">FE_B13_PORT_AUTO</dfn>	0x00	/* Auto detected		*/</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/FE_B13_PORT_TP" data-ref="_M/FE_B13_PORT_TP">FE_B13_PORT_TP</dfn>		0x08	/* Force TP			*/</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/FE_B13_PORT_AUI" data-ref="_M/FE_B13_PORT_AUI">FE_B13_PORT_AUI</dfn>		0x18	/* Force AUI			*/</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* BMPR14 -- More receiver control and more transmission interrupts */</i></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/FE_B14_FILTER" data-ref="_M/FE_B14_FILTER">FE_B14_FILTER</dfn>	0x01	/* Filter out self-originated packets	*/</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/FE_B14_SQE" data-ref="_M/FE_B14_SQE">FE_B14_SQE</dfn>	0x02	/* SQE interrupt enable			*/</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/FE_B14_SKIP" data-ref="_M/FE_B14_SKIP">FE_B14_SKIP</dfn>	0x04	/* Skip a received packet		*/</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/FE_B14_RJAB" data-ref="_M/FE_B14_RJAB">FE_B14_RJAB</dfn>	0x20	/* RJAB interrupt enable		*/</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/FE_B14_LLD" data-ref="_M/FE_B14_LLD">FE_B14_LLD</dfn>	0x40	/* Local-link-down interrupt enable	*/</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/FE_B14_RLD" data-ref="_M/FE_B14_RLD">FE_B14_RLD</dfn>	0x80	/* Remote-link-down interrupt enable	*/</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/* BMPR15 -- More transmitter status; basically same layout as BMPR14 */</i></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/FE_B15_SQE" data-ref="_M/FE_B15_SQE">FE_B15_SQE</dfn>	FE_B14_SQE</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/FE_B15_RCVPOL" data-ref="_M/FE_B15_RCVPOL">FE_B15_RCVPOL</dfn>	0x08	/* Reversed receive line polarity	*/</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/FE_B15_RMTPRT" data-ref="_M/FE_B15_RMTPRT">FE_B15_RMTPRT</dfn>	0x10	/* ???					*/</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/FE_B15_RAJB" data-ref="_M/FE_B15_RAJB">FE_B15_RAJB</dfn>	FE_B14_RJAB</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/FE_B15_LLD" data-ref="_M/FE_B15_LLD">FE_B15_LLD</dfn>	FE_B14_LLD</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/FE_B15_RLD" data-ref="_M/FE_B15_RLD">FE_B15_RLD</dfn>	FE_B14_RLD</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/* BMPR16 -- EEPROM control */</i></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/FE_B16_DOUT" data-ref="_M/FE_B16_DOUT">FE_B16_DOUT</dfn>	0x04	/* EEPROM Data in (CPU to EEPROM)	*/</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/FE_B16_SELECT" data-ref="_M/FE_B16_SELECT">FE_B16_SELECT</dfn>	0x20	/* EEPROM chip select			*/</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/FE_B16_CLOCK" data-ref="_M/FE_B16_CLOCK">FE_B16_CLOCK</dfn>	0x40	/* EEPROM shift clock			*/</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/FE_B16_DIN" data-ref="_M/FE_B16_DIN">FE_B16_DIN</dfn>	0x80	/* EEPROM data out (EEPROM to CPU)	*/</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/* BMPR17 -- EEPROM data */</i></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/FE_B17_DATA" data-ref="_M/FE_B17_DATA">FE_B17_DATA</dfn>	0x80	/* EEPROM data bit			*/</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><i>/* BMPR18 I/O Base Address (Only JLI mode) */</i></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* BMPR19 -- Jumperless Setting (Only JLI mode) */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/FE_B19_IRQ" data-ref="_M/FE_B19_IRQ">FE_B19_IRQ</dfn>		0xC0</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/FE_B19_IRQ_SHIFT" data-ref="_M/FE_B19_IRQ_SHIFT">FE_B19_IRQ_SHIFT</dfn>	6</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/FE_B19_ROM" data-ref="_M/FE_B19_ROM">FE_B19_ROM</dfn>		0x38</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/FE_B19_ROM_SHIFT" data-ref="_M/FE_B19_ROM_SHIFT">FE_B19_ROM_SHIFT</dfn>	3</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/FE_B19_ADDR" data-ref="_M/FE_B19_ADDR">FE_B19_ADDR</dfn>		0x07</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/FE_B19_ADDR_SHIFT" data-ref="_M/FE_B19_ADDR_SHIFT">FE_B19_ADDR_SHIFT</dfn>	0</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i>/*</i></td></tr>
<tr><th id="308">308</th><td><i> * EEPROM specification (of JLI mode).</i></td></tr>
<tr><th id="309">309</th><td><i> */</i></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><i>/* Number of bytes in an EEPROM accessible through 86965.  */</i></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/FE_EEPROM_SIZE" data-ref="_M/FE_EEPROM_SIZE">FE_EEPROM_SIZE</dfn>		32</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* Offset for JLI config; automatically copied into BMPR19 at startup.  */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/FE_EEPROM_CONF" data-ref="_M/FE_EEPROM_CONF">FE_EEPROM_CONF</dfn>		0x00</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><i>/* Delay for 93c06 EEPROM access */</i></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/FE_EEPROM_DELAY" data-ref="_M/FE_EEPROM_DELAY">FE_EEPROM_DELAY</dfn>()	DELAY(4)</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><i>/*</i></td></tr>
<tr><th id="321">321</th><td><i> * EEPROM allocation of AT1700/RE2000.</i></td></tr>
<tr><th id="322">322</th><td><i> */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/FE_ATI_EEP_ADDR" data-ref="_M/FE_ATI_EEP_ADDR">FE_ATI_EEP_ADDR</dfn>		0x08	/* Station address (0x08-0x0d)	*/</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/FE_ATI_EEP_MEDIA" data-ref="_M/FE_ATI_EEP_MEDIA">FE_ATI_EEP_MEDIA</dfn>	0x18	/* Media type			*/</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/FE_ATI_EEP_MAGIC" data-ref="_M/FE_ATI_EEP_MAGIC">FE_ATI_EEP_MAGIC</dfn>	0x19	/* XXX Magic			*/</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/FE_ATI_EEP_MODEL" data-ref="_M/FE_ATI_EEP_MODEL">FE_ATI_EEP_MODEL</dfn>	0x1e	/* Hardware type		*/</u></td></tr>
<tr><th id="327">327</th><td><u>#define  <dfn class="macro" id="_M/FE_ATI_MODEL_AT1700T" data-ref="_M/FE_ATI_MODEL_AT1700T">FE_ATI_MODEL_AT1700T</dfn>	0x00</u></td></tr>
<tr><th id="328">328</th><td><u>#define  <dfn class="macro" id="_M/FE_ATI_MODEL_AT1700BT" data-ref="_M/FE_ATI_MODEL_AT1700BT">FE_ATI_MODEL_AT1700BT</dfn>	0x01</u></td></tr>
<tr><th id="329">329</th><td><u>#define  <dfn class="macro" id="_M/FE_ATI_MODEL_AT1700FT" data-ref="_M/FE_ATI_MODEL_AT1700FT">FE_ATI_MODEL_AT1700FT</dfn>	0x02</u></td></tr>
<tr><th id="330">330</th><td><u>#define  <dfn class="macro" id="_M/FE_ATI_MODEL_AT1700AT" data-ref="_M/FE_ATI_MODEL_AT1700AT">FE_ATI_MODEL_AT1700AT</dfn>	0x03</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/FE_ATI_EEP_REVISION" data-ref="_M/FE_ATI_EEP_REVISION">FE_ATI_EEP_REVISION</dfn>	0x1f	/* Hardware revision		*/</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>/*</i></td></tr>
<tr><th id="334">334</th><td><i> * Some 86960 specific constants.</i></td></tr>
<tr><th id="335">335</th><td><i> */</i></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/* Length (in bytes) of a Multicast Address Filter.  */</i></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/FE_FILTER_LEN" data-ref="_M/FE_FILTER_LEN">FE_FILTER_LEN</dfn>	8</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i>/* How many packets we can put in the transmission buffer on NIC memory.  */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/FE_QUEUEING_MAX" data-ref="_M/FE_QUEUEING_MAX">FE_QUEUEING_MAX</dfn> 127</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* Size (in bytes) of a "packet length" word in transmission buffer.  */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/FE_TXLEN_SIZE" data-ref="_M/FE_TXLEN_SIZE">FE_TXLEN_SIZE</dfn> 2</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* receive packet status in the receive packet header. */</i></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/FE_RXSTAT_GOODPKT" data-ref="_M/FE_RXSTAT_GOODPKT">FE_RXSTAT_GOODPKT</dfn>	0x20</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/FE_RXSTAT_RMT0900" data-ref="_M/FE_RXSTAT_RMT0900">FE_RXSTAT_RMT0900</dfn>	0x10</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/FE_RXSTAT_SHORTPKT" data-ref="_M/FE_RXSTAT_SHORTPKT">FE_RXSTAT_SHORTPKT</dfn>	0x08</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/FE_RXSTAT_ALIGNERR" data-ref="_M/FE_RXSTAT_ALIGNERR">FE_RXSTAT_ALIGNERR</dfn>	0x04</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/FE_RXSTAT_CRCERR" data-ref="_M/FE_RXSTAT_CRCERR">FE_RXSTAT_CRCERR</dfn>	0x02</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i>/*</i></td></tr>
<tr><th id="354">354</th><td><i> * FUJITSU MBH10302 specific Registers.</i></td></tr>
<tr><th id="355">355</th><td><i> */</i></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/FE_MBH0" data-ref="_M/FE_MBH0">FE_MBH0</dfn>			0x10	/* Master interrupt register */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/FE_MBH_ENADDR" data-ref="_M/FE_MBH_ENADDR">FE_MBH_ENADDR</dfn>		0x1A	/* Mac address */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/FE_MBH0_MASK" data-ref="_M/FE_MBH0_MASK">FE_MBH0_MASK</dfn>		0x0D</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/FE_MBH0_INTR_ENABLE" data-ref="_M/FE_MBH0_INTR_ENABLE">FE_MBH0_INTR_ENABLE</dfn>	0x10	/* Enable interrupts */</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='mb86960.c.html'>netbsd/sys/dev/ic/mb86960.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
