Flow report for lab6
Thu Apr  5 15:34:28 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu Apr  5 15:34:28 2018       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; lab6                                        ;
; Top-level Entity Name              ; CPU_TEST_Sim                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 678 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 678 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 199 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 199                                         ;
; Total pins                         ; 209 / 529 ( 40 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240 / 3,981,312 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/05/2018 15:32:46 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab6                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                          ;
+-------------------------------------+-----------------------------------------------------+---------------+--------------+----------------+
; Assignment Name                     ; Value                                               ; Default Value ; Entity Name  ; Section Id     ;
+-------------------------------------+-----------------------------------------------------+---------------+--------------+----------------+
; COMPILER_SIGNATURE_ID               ; 238368711216709.152295676532678                     ; --            ; --           ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                  ; --            ; --           ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; /home/student1/mbhagat/coe608/lab6/simulation/qsim/ ; --            ; --           ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                         ; --            ; --           ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                           ; <None>        ; --           ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                ; --            ; --           ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                  ; --            ; --           ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                   ; --            ; --           ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                ; --            ; --           ; --             ;
; PARTITION_COLOR                     ; 16764057                                            ; --            ; CPU_TEST_Sim ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                               ; --            ; CPU_TEST_Sim ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                              ; --            ; CPU_TEST_Sim ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                 ; --            ; --           ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW               ; --            ; --           ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                        ; --            ; --           ; --             ;
; TOP_LEVEL_ENTITY                    ; CPU_TEST_Sim                                        ; lab6          ; --           ; --             ;
+-------------------------------------+-----------------------------------------------------+---------------+--------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 455 MB              ; 00:00:04                           ;
; Fitter                    ; 00:00:31     ; 1.7                     ; 866 MB              ; 00:00:41                           ;
; Assembler                 ; 00:00:07     ; 1.0                     ; 399 MB              ; 00:00:06                           ;
; TimeQuest Timing Analyzer ; 00:00:07     ; 1.0                     ; 507 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 350 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 360 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 360 MB              ; 00:00:01                           ;
; Total                     ; 00:00:57     ; --                      ; --                  ; 00:00:58                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                   ;
+---------------------------+----------------------+------------------+------------+----------------+
; Module Name               ; Machine Hostname     ; OS Name          ; OS Version ; Processor type ;
+---------------------------+----------------------+------------------+------------+----------------+
; Analysis & Synthesis      ; rsw011.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Fitter                    ; rsw011.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; Assembler                 ; rsw011.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; TimeQuest Timing Analyzer ; rsw011.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rsw011.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rsw011.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
; EDA Netlist Writer        ; rsw011.ee.ryerson.ca ; Scientific Linux ; 6          ; x86_64         ;
+---------------------------+----------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6
quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6
quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6
quartus_sta lab6 -c lab6
quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab6 -c lab6 --vector_source=/home/student1/mbhagat/coe608/lab6/CPU_TEST_SIM_Waveform.vwf --testbench_file=/home/student1/mbhagat/coe608/lab6/simulation/qsim/CPU_TEST_SIM_Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/student1/mbhagat/coe608/lab6/simulation/qsim/ lab6 -c lab6



