<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/cik_sdma.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - cik_sdma.c<span style="font-size: 80%;"> (source / <a href="cik_sdma.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">396</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">25</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2013 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_ucode.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;radeon_trace.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;cikd.h&quot;
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : /* sdma */
<span class="lineNum">      32 </span>            : #define CIK_SDMA_UCODE_SIZE 1050
<span class="lineNum">      33 </span>            : #define CIK_SDMA_UCODE_VERSION 64
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : u32 cik_gpu_check_soft_reset(struct radeon_device *rdev);
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : /*
<span class="lineNum">      38 </span>            :  * sDMA - System DMA
<span class="lineNum">      39 </span>            :  * Starting with CIK, the GPU has new asynchronous
<span class="lineNum">      40 </span>            :  * DMA engines.  These engines are used for compute
<span class="lineNum">      41 </span>            :  * and gfx.  There are two DMA engines (SDMA0, SDMA1)
<span class="lineNum">      42 </span>            :  * and each one supports 1 ring buffer used for gfx
<span class="lineNum">      43 </span>            :  * and 2 queues used for compute.
<span class="lineNum">      44 </span>            :  *
<span class="lineNum">      45 </span>            :  * The programming model is very similar to the CP
<span class="lineNum">      46 </span>            :  * (ring buffer, IBs, etc.), but sDMA has it's own
<span class="lineNum">      47 </span>            :  * packet format that is different from the PM4 format
<span class="lineNum">      48 </span>            :  * used by the CP. sDMA supports copying data, writing
<span class="lineNum">      49 </span>            :  * embedded data, solid fills, and a number of other
<span class="lineNum">      50 </span>            :  * things.  It also has support for tiling/detiling of
<span class="lineNum">      51 </span>            :  * buffers.
<span class="lineNum">      52 </span>            :  */
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : /**
<span class="lineNum">      55 </span>            :  * cik_sdma_get_rptr - get the current read pointer
<span class="lineNum">      56 </span>            :  *
<span class="lineNum">      57 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      58 </span>            :  * @ring: radeon ring pointer
<span class="lineNum">      59 </span>            :  *
<a name="60"><span class="lineNum">      60 </span>            :  * Get the current rptr from the hardware (CIK+).</a>
<span class="lineNum">      61 </span>            :  */
<span class="lineNum">      62 </span><span class="lineNoCov">          0 : uint32_t cik_sdma_get_rptr(struct radeon_device *rdev,</span>
<span class="lineNum">      63 </span>            :                            struct radeon_ring *ring)
<span class="lineNum">      64 </span>            : {
<span class="lineNum">      65 </span>            :         u32 rptr, reg;
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled) {</span>
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :                 rptr = rdev-&gt;wb.wb[ring-&gt;rptr_offs/4];</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :                         reg = SDMA0_GFX_RB_RPTR + SDMA0_REGISTER_OFFSET;</span>
<span class="lineNum">      72 </span>            :                 else
<span class="lineNum">      73 </span>            :                         reg = SDMA0_GFX_RB_RPTR + SDMA1_REGISTER_OFFSET;
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 rptr = RREG32(reg);</span>
<span class="lineNum">      76 </span>            :         }
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         return (rptr &amp; 0x3fffc) &gt;&gt; 2;</span>
<span class="lineNum">      79 </span>            : }
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span>            : /**
<span class="lineNum">      82 </span>            :  * cik_sdma_get_wptr - get the current write pointer
<span class="lineNum">      83 </span>            :  *
<span class="lineNum">      84 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      85 </span>            :  * @ring: radeon ring pointer
<span class="lineNum">      86 </span>            :  *
<a name="87"><span class="lineNum">      87 </span>            :  * Get the current wptr from the hardware (CIK+).</a>
<span class="lineNum">      88 </span>            :  */
<span class="lineNum">      89 </span><span class="lineNoCov">          0 : uint32_t cik_sdma_get_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">      90 </span>            :                            struct radeon_ring *ring)
<span class="lineNum">      91 </span>            : {
<span class="lineNum">      92 </span>            :         u32 reg;
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 reg = SDMA0_GFX_RB_WPTR + SDMA0_REGISTER_OFFSET;</span>
<span class="lineNum">      96 </span>            :         else
<span class="lineNum">      97 </span>            :                 reg = SDMA0_GFX_RB_WPTR + SDMA1_REGISTER_OFFSET;
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         return (RREG32(reg) &amp; 0x3fffc) &gt;&gt; 2;</span>
<span class="lineNum">     100 </span>            : }
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            : /**
<span class="lineNum">     103 </span>            :  * cik_sdma_set_wptr - commit the write pointer
<span class="lineNum">     104 </span>            :  *
<span class="lineNum">     105 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     106 </span>            :  * @ring: radeon ring pointer
<span class="lineNum">     107 </span>            :  *
<a name="108"><span class="lineNum">     108 </span>            :  * Write the wptr back to the hardware (CIK+).</a>
<span class="lineNum">     109 </span>            :  */
<span class="lineNum">     110 </span><span class="lineNoCov">          0 : void cik_sdma_set_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">     111 </span>            :                        struct radeon_ring *ring)
<span class="lineNum">     112 </span>            : {
<span class="lineNum">     113 </span>            :         u32 reg;
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 reg = SDMA0_GFX_RB_WPTR + SDMA0_REGISTER_OFFSET;</span>
<span class="lineNum">     117 </span>            :         else
<span class="lineNum">     118 </span>            :                 reg = SDMA0_GFX_RB_WPTR + SDMA1_REGISTER_OFFSET;
<span class="lineNum">     119 </span>            : 
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         WREG32(reg, (ring-&gt;wptr &lt;&lt; 2) &amp; 0x3fffc);</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         (void)RREG32(reg);</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span>            : /**
<span class="lineNum">     125 </span>            :  * cik_sdma_ring_ib_execute - Schedule an IB on the DMA engine
<span class="lineNum">     126 </span>            :  *
<span class="lineNum">     127 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     128 </span>            :  * @ib: IB object to schedule
<span class="lineNum">     129 </span>            :  *
<a name="130"><span class="lineNum">     130 </span>            :  * Schedule an IB in the DMA ring (CIK).</a>
<span class="lineNum">     131 </span>            :  */
<span class="lineNum">     132 </span><span class="lineNoCov">          0 : void cik_sdma_ring_ib_execute(struct radeon_device *rdev,</span>
<span class="lineNum">     133 </span>            :                               struct radeon_ib *ib)
<span class="lineNum">     134 </span>            : {
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ib-&gt;ring];</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         u32 extra_bits = (ib-&gt;vm ? ib-&gt;vm-&gt;ids[ib-&gt;ring].id : 0) &amp; 0xf;</span>
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled) {</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 u32 next_rptr = ring-&gt;wptr + 5;</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 while ((next_rptr &amp; 7) != 4)</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                         next_rptr++;</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 next_rptr += 4;</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0));</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ring-&gt;next_rptr_gpu_addr &amp; 0xfffffffc);</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(ring-&gt;next_rptr_gpu_addr));</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 1); /* number of DWs to follow */</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     149 </span>            : 
<span class="lineNum">     150 </span>            :         /* IB packet must end on a 8 DW boundary */
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         while ((ring-&gt;wptr &amp; 7) != 4)</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0));</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_INDIRECT_BUFFER, 0, extra_bits));</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;gpu_addr &amp; 0xffffffe0); /* base must be 32 byte aligned */</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr));</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;length_dw);</span>
<span class="lineNum">     157 </span>            : 
<span class="lineNum">     158 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span>            : /**
<span class="lineNum">     161 </span>            :  * cik_sdma_hdp_flush_ring_emit - emit an hdp flush on the DMA ring
<span class="lineNum">     162 </span>            :  *
<span class="lineNum">     163 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     164 </span>            :  * @ridx: radeon ring index
<span class="lineNum">     165 </span>            :  *
<a name="166"><span class="lineNum">     166 </span>            :  * Emit an hdp flush packet on the requested DMA ring.</a>
<span class="lineNum">     167 </span>            :  */
<span class="lineNum">     168 </span><span class="lineNoCov">          0 : static void cik_sdma_hdp_flush_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">     169 </span>            :                                          int ridx)
<span class="lineNum">     170 </span>            : {
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ridx];</span>
<span class="lineNum">     172 </span>            :         u32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(1) |
<span class="lineNum">     173 </span>            :                           SDMA_POLL_REG_MEM_EXTRA_FUNC(3)); /* == */
<span class="lineNum">     174 </span>            :         u32 ref_and_mask;
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         if (ridx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 ref_and_mask = SDMA0;</span>
<span class="lineNum">     178 </span>            :         else
<span class="lineNum">     179 </span>            :                 ref_and_mask = SDMA1;
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits));</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, GPU_HDP_FLUSH_DONE);</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, GPU_HDP_FLUSH_REQ);</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ref_and_mask); /* reference */</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ref_and_mask); /* mask */</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xfff &lt;&lt; 16) | 10); /* retry count, poll interval */</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            : /**
<span class="lineNum">     190 </span>            :  * cik_sdma_fence_ring_emit - emit a fence on the DMA ring
<span class="lineNum">     191 </span>            :  *
<span class="lineNum">     192 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     193 </span>            :  * @fence: radeon fence object
<span class="lineNum">     194 </span>            :  *
<span class="lineNum">     195 </span>            :  * Add a DMA fence packet to the ring to write
<span class="lineNum">     196 </span>            :  * the fence seq number and DMA trap packet to generate
<a name="197"><span class="lineNum">     197 </span>            :  * an interrupt if needed (CIK).</a>
<span class="lineNum">     198 </span>            :  */
<span class="lineNum">     199 </span><span class="lineNoCov">          0 : void cik_sdma_fence_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">     200 </span>            :                               struct radeon_fence *fence)
<span class="lineNum">     201 </span>            : {
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         u64 addr = rdev-&gt;fence_drv[fence-&gt;ring].gpu_addr;</span>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span>            :         /* write the fence */
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_FENCE, 0, 0));</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, lower_32_bits(addr));</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(addr));</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">     210 </span>            :         /* generate an interrupt */
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_TRAP, 0, 0));</span>
<span class="lineNum">     212 </span>            :         /* flush HDP */
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         cik_sdma_hdp_flush_ring_emit(rdev, fence-&gt;ring);</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     215 </span>            : 
<span class="lineNum">     216 </span>            : /**
<span class="lineNum">     217 </span>            :  * cik_sdma_semaphore_ring_emit - emit a semaphore on the dma ring
<span class="lineNum">     218 </span>            :  *
<span class="lineNum">     219 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     220 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">     221 </span>            :  * @semaphore: radeon semaphore object
<span class="lineNum">     222 </span>            :  * @emit_wait: wait or signal semaphore
<span class="lineNum">     223 </span>            :  *
<span class="lineNum">     224 </span>            :  * Add a DMA semaphore packet to the ring wait on or signal
<a name="225"><span class="lineNum">     225 </span>            :  * other rings (CIK).</a>
<span class="lineNum">     226 </span>            :  */
<span class="lineNum">     227 </span><span class="lineNoCov">          0 : bool cik_sdma_semaphore_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">     228 </span>            :                                   struct radeon_ring *ring,
<span class="lineNum">     229 </span>            :                                   struct radeon_semaphore *semaphore,
<span class="lineNum">     230 </span>            :                                   bool emit_wait)
<span class="lineNum">     231 </span>            : {
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         u64 addr = semaphore-&gt;gpu_addr;</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         u32 extra_bits = emit_wait ? 0 : SDMA_SEMAPHORE_EXTRA_S;</span>
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SEMAPHORE, 0, extra_bits));</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, addr &amp; 0xfffffff8);</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(addr));</span>
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">     240 </span>            : }
<span class="lineNum">     241 </span>            : 
<span class="lineNum">     242 </span>            : /**
<span class="lineNum">     243 </span>            :  * cik_sdma_gfx_stop - stop the gfx async dma engines
<span class="lineNum">     244 </span>            :  *
<span class="lineNum">     245 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     246 </span>            :  *
<a name="247"><span class="lineNum">     247 </span>            :  * Stop the gfx async dma ring buffers (CIK).</a>
<span class="lineNum">     248 </span>            :  */
<span class="lineNum">     249 </span><span class="lineNoCov">          0 : static void cik_sdma_gfx_stop(struct radeon_device *rdev)</span>
<span class="lineNum">     250 </span>            : {
<span class="lineNum">     251 </span>            :         u32 rb_cntl, reg_offset;
<span class="lineNum">     252 </span>            :         int i;
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;asic-&gt;copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :             (rdev-&gt;asic-&gt;copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.visible_vram_size);</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 if (i == 0)</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                         reg_offset = SDMA0_REGISTER_OFFSET;</span>
<span class="lineNum">     261 </span>            :                 else
<span class="lineNum">     262 </span>            :                         reg_offset = SDMA1_REGISTER_OFFSET;
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 rb_cntl = RREG32(SDMA0_GFX_RB_CNTL + reg_offset);</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 rb_cntl &amp;= ~SDMA_RB_ENABLE;</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_IB_CNTL + reg_offset, 0);</span>
<span class="lineNum">     267 </span>            :         }
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX].ready = false;</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX].ready = false;</span>
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span>            :         /* FIXME use something else than big hammer but after few days can not
<span class="lineNum">     272 </span>            :          * seem to find good combination so reset SDMA blocks as it seems we
<span class="lineNum">     273 </span>            :          * do not shut them down properly. This fix hibernation and does not
<span class="lineNum">     274 </span>            :          * affect suspend to ram.
<span class="lineNum">     275 </span>            :          */
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         WREG32(SRBM_SOFT_RESET, SOFT_RESET_SDMA | SOFT_RESET_SDMA1);</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         (void)RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         WREG32(SRBM_SOFT_RESET, 0);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         (void)RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span>            : /**
<span class="lineNum">     284 </span>            :  * cik_sdma_rlc_stop - stop the compute async dma engines
<span class="lineNum">     285 </span>            :  *
<span class="lineNum">     286 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     287 </span>            :  *
<a name="288"><span class="lineNum">     288 </span>            :  * Stop the compute async dma queues (CIK).</a>
<span class="lineNum">     289 </span>            :  */
<span class="lineNum">     290 </span><span class="lineNoCov">          0 : static void cik_sdma_rlc_stop(struct radeon_device *rdev)</span>
<span class="lineNum">     291 </span>            : {
<span class="lineNum">     292 </span>            :         /* XXX todo */
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            : /**
<span class="lineNum">     296 </span>            :  * cik_sdma_ctx_switch_enable - enable/disable sdma engine preemption
<span class="lineNum">     297 </span>            :  *
<span class="lineNum">     298 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     299 </span>            :  * @enable: enable/disable preemption.
<span class="lineNum">     300 </span>            :  *
<a name="301"><span class="lineNum">     301 </span>            :  * Halt or unhalt the async dma engines (CIK).</a>
<span class="lineNum">     302 </span>            :  */
<span class="lineNum">     303 </span><span class="lineNoCov">          0 : static void cik_sdma_ctx_switch_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     304 </span>            : {
<span class="lineNum">     305 </span>            :         uint32_t reg_offset, value;
<span class="lineNum">     306 </span>            :         int i;
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 if (i == 0)</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                         reg_offset = SDMA0_REGISTER_OFFSET;</span>
<span class="lineNum">     311 </span>            :                 else
<span class="lineNum">     312 </span>            :                         reg_offset = SDMA1_REGISTER_OFFSET;
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 value = RREG32(SDMA0_CNTL + reg_offset);</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                         value |= AUTO_CTXSW_ENABLE;</span>
<span class="lineNum">     316 </span>            :                 else
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                         value &amp;= ~AUTO_CTXSW_ENABLE;</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_CNTL + reg_offset, value);</span>
<span class="lineNum">     319 </span>            :         }
<span class="lineNum">     320 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span>            : /**
<span class="lineNum">     323 </span>            :  * cik_sdma_enable - stop the async dma engines
<span class="lineNum">     324 </span>            :  *
<span class="lineNum">     325 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     326 </span>            :  * @enable: enable/disable the DMA MEs.
<span class="lineNum">     327 </span>            :  *
<a name="328"><span class="lineNum">     328 </span>            :  * Halt or unhalt the async dma engines (CIK).</a>
<span class="lineNum">     329 </span>            :  */
<span class="lineNum">     330 </span><span class="lineNoCov">          0 : void cik_sdma_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     331 </span>            : {
<span class="lineNum">     332 </span>            :         u32 me_cntl, reg_offset;
<span class="lineNum">     333 </span>            :         int i;
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         if (enable == false) {</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 cik_sdma_gfx_stop(rdev);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 cik_sdma_rlc_stop(rdev);</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 if (i == 0)</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                         reg_offset = SDMA0_REGISTER_OFFSET;</span>
<span class="lineNum">     343 </span>            :                 else
<span class="lineNum">     344 </span>            :                         reg_offset = SDMA1_REGISTER_OFFSET;
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 me_cntl = RREG32(SDMA0_ME_CNTL + reg_offset);</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         me_cntl &amp;= ~SDMA_HALT;</span>
<span class="lineNum">     348 </span>            :                 else
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                         me_cntl |= SDMA_HALT;</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_ME_CNTL + reg_offset, me_cntl);</span>
<span class="lineNum">     351 </span>            :         }
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         cik_sdma_ctx_switch_enable(rdev, enable);</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span>            : /**
<span class="lineNum">     357 </span>            :  * cik_sdma_gfx_resume - setup and start the async dma engines
<span class="lineNum">     358 </span>            :  *
<span class="lineNum">     359 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     360 </span>            :  *
<span class="lineNum">     361 </span>            :  * Set up the gfx DMA ring buffers and enable them (CIK).
<a name="362"><span class="lineNum">     362 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     363 </span>            :  */
<span class="lineNum">     364 </span><span class="lineNoCov">          0 : static int cik_sdma_gfx_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     365 </span>            : {
<span class="lineNum">     366 </span>            :         struct radeon_ring *ring;
<span class="lineNum">     367 </span>            :         u32 rb_cntl, ib_cntl;
<span class="lineNum">     368 </span>            :         u32 rb_bufsz;
<span class="lineNum">     369 </span>            :         u32 reg_offset, wb_offset;
<span class="lineNum">     370 </span>            :         int i, r;
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 if (i == 0) {</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX];</span>
<span class="lineNum">     375 </span>            :                         reg_offset = SDMA0_REGISTER_OFFSET;
<span class="lineNum">     376 </span>            :                         wb_offset = R600_WB_DMA_RPTR_OFFSET;
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                         ring = &amp;rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX];</span>
<span class="lineNum">     379 </span>            :                         reg_offset = SDMA1_REGISTER_OFFSET;
<span class="lineNum">     380 </span>            :                         wb_offset = CAYMAN_WB_DMA1_RPTR_OFFSET;
<span class="lineNum">     381 </span>            :                 }
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_SEM_INCOMPLETE_TIMER_CNTL + reg_offset, 0);</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_SEM_WAIT_FAIL_TIMER_CNTL + reg_offset, 0);</span>
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span>            :                 /* Set ring buffer size in dwords */
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 rb_bufsz = order_base_2(ring-&gt;ring_size / 4);</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 rb_cntl = rb_bufsz &lt;&lt; 1;</span>
<span class="lineNum">     389 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">     390 </span>            :                 rb_cntl |= SDMA_RB_SWAP_ENABLE | SDMA_RPTR_WRITEBACK_SWAP_ENABLE;
<span class="lineNum">     391 </span>            : #endif
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl);</span>
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span>            :                 /* Initialize the ring buffer's read and write pointers */
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_RPTR + reg_offset, 0);</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_WPTR + reg_offset, 0);</span>
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span>            :                 /* set the wb address whether it's enabled or not */
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_RPTR_ADDR_HI + reg_offset,</span>
<span class="lineNum">     400 </span>            :                        upper_32_bits(rdev-&gt;wb.gpu_addr + wb_offset) &amp; 0xFFFFFFFF);
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_RPTR_ADDR_LO + reg_offset,</span>
<span class="lineNum">     402 </span>            :                        ((rdev-&gt;wb.gpu_addr + wb_offset) &amp; 0xFFFFFFFC));
<span class="lineNum">     403 </span>            : 
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                         rb_cntl |= SDMA_RPTR_WRITEBACK_ENABLE;</span>
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_BASE + reg_offset, ring-&gt;gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_BASE_HI + reg_offset, ring-&gt;gpu_addr &gt;&gt; 40);</span>
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 ring-&gt;wptr = 0;</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_WPTR + reg_offset, ring-&gt;wptr &lt;&lt; 2);</span>
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span>            :                 /* enable DMA RB */
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_RB_CNTL + reg_offset, rb_cntl | SDMA_RB_ENABLE);</span>
<span class="lineNum">     415 </span>            : 
<span class="lineNum">     416 </span>            :                 ib_cntl = SDMA_IB_ENABLE;
<span class="lineNum">     417 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">     418 </span>            :                 ib_cntl |= SDMA_IB_SWAP_ENABLE;
<span class="lineNum">     419 </span>            : #endif
<span class="lineNum">     420 </span>            :                 /* enable DMA IBs */
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_GFX_IB_CNTL + reg_offset, ib_cntl);</span>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 ring-&gt;ready = true;</span>
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 r = radeon_ring_test(rdev, ring-&gt;idx, ring);</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                         ring-&gt;ready = false;</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     429 </span>            :                 }
<span class="lineNum">     430 </span>            :         }
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;asic-&gt;copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :             (rdev-&gt;asic-&gt;copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span>            : /**
<span class="lineNum">     440 </span>            :  * cik_sdma_rlc_resume - setup and start the async dma engines
<span class="lineNum">     441 </span>            :  *
<span class="lineNum">     442 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     443 </span>            :  *
<span class="lineNum">     444 </span>            :  * Set up the compute DMA queues and enable them (CIK).
<a name="445"><span class="lineNum">     445 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     446 </span>            :  */
<span class="lineNum">     447 </span><span class="lineNoCov">          0 : static int cik_sdma_rlc_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     448 </span>            : {
<span class="lineNum">     449 </span>            :         /* XXX todo */
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     451 </span>            : }
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            : /**
<span class="lineNum">     454 </span>            :  * cik_sdma_load_microcode - load the sDMA ME ucode
<span class="lineNum">     455 </span>            :  *
<span class="lineNum">     456 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     457 </span>            :  *
<span class="lineNum">     458 </span>            :  * Loads the sDMA0/1 ucode.
<a name="459"><span class="lineNum">     459 </span>            :  * Returns 0 for success, -EINVAL if the ucode is not available.</a>
<span class="lineNum">     460 </span>            :  */
<span class="lineNum">     461 </span><span class="lineNoCov">          0 : static int cik_sdma_load_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">     462 </span>            : {
<span class="lineNum">     463 </span>            :         int i;
<span class="lineNum">     464 </span>            : 
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;sdma_fw)</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            :         /* halt the MEs */
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         cik_sdma_enable(rdev, false);</span>
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         if (rdev-&gt;new_fw) {</span>
<span class="lineNum">     472 </span>            :                 const struct sdma_firmware_header_v1_0 *hdr =
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                         (const struct sdma_firmware_header_v1_0 *)rdev-&gt;sdma_fw-&gt;data;</span>
<span class="lineNum">     474 </span>            :                 const __le32 *fw_data;
<span class="lineNum">     475 </span>            :                 u32 fw_size;
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 radeon_ucode_print_sdma_hdr(&amp;hdr-&gt;header);</span>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span>            :                 /* sdma0 */
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                 fw_data = (const __le32 *)</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                         (rdev-&gt;sdma_fw-&gt;data + le32_to_cpu(hdr-&gt;header.ucode_array_offset_bytes));</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 fw_size = le32_to_cpu(hdr-&gt;header.ucode_size_bytes) / 4;</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; fw_size; i++)</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                         WREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, le32_to_cpup(fw_data++));</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);</span>
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span>            :                 /* sdma1 */
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 fw_data = (const __le32 *)</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                         (rdev-&gt;sdma_fw-&gt;data + le32_to_cpu(hdr-&gt;header.ucode_array_offset_bytes));</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                 fw_size = le32_to_cpu(hdr-&gt;header.ucode_size_bytes) / 4;</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; fw_size; i++)</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                         WREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, le32_to_cpup(fw_data++));</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     497 </span>            :                 const __be32 *fw_data;
<span class="lineNum">     498 </span>            : 
<span class="lineNum">     499 </span>            :                 /* sdma0 */
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                 fw_data = (const __be32 *)rdev-&gt;sdma_fw-&gt;data;</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; CIK_SDMA_UCODE_SIZE; i++)</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                         WREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, be32_to_cpup(fw_data++));</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_DATA + SDMA0_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);</span>
<span class="lineNum">     505 </span>            : 
<span class="lineNum">     506 </span>            :                 /* sdma1 */
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :                 fw_data = (const __be32 *)rdev-&gt;sdma_fw-&gt;data;</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; CIK_SDMA_UCODE_SIZE; i++)</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                         WREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, be32_to_cpup(fw_data++));</span>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 WREG32(SDMA0_UCODE_DATA + SDMA1_REGISTER_OFFSET, CIK_SDMA_UCODE_VERSION);</span>
<span class="lineNum">     512 </span>            :         }
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :         WREG32(SDMA0_UCODE_ADDR + SDMA0_REGISTER_OFFSET, 0);</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         WREG32(SDMA0_UCODE_ADDR + SDMA1_REGISTER_OFFSET, 0);</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span>            : /**
<span class="lineNum">     520 </span>            :  * cik_sdma_resume - setup and start the async dma engines
<span class="lineNum">     521 </span>            :  *
<span class="lineNum">     522 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     523 </span>            :  *
<span class="lineNum">     524 </span>            :  * Set up the DMA engines and enable them (CIK).
<a name="525"><span class="lineNum">     525 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     526 </span>            :  */
<span class="lineNum">     527 </span><span class="lineNoCov">          0 : int cik_sdma_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     528 </span>            : {
<span class="lineNum">     529 </span>            :         int r;
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :         r = cik_sdma_load_microcode(rdev);</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span>            :         /* unhalt the MEs */
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         cik_sdma_enable(rdev, true);</span>
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span>            :         /* start the gfx rings and rlc compute queues */
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         r = cik_sdma_gfx_resume(rdev);</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         r = cik_sdma_rlc_resume(rdev);</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     548 </span>            : 
<span class="lineNum">     549 </span>            : /**
<span class="lineNum">     550 </span>            :  * cik_sdma_fini - tear down the async dma engines
<span class="lineNum">     551 </span>            :  *
<span class="lineNum">     552 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     553 </span>            :  *
<a name="554"><span class="lineNum">     554 </span>            :  * Stop the async dma engines and free the rings (CIK).</a>
<span class="lineNum">     555 </span>            :  */
<span class="lineNum">     556 </span><span class="lineNoCov">          0 : void cik_sdma_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     557 </span>            : {
<span class="lineNum">     558 </span>            :         /* halt the MEs */
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         cik_sdma_enable(rdev, false);</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX]);</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, &amp;rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX]);</span>
<span class="lineNum">     562 </span>            :         /* XXX - compute dma queue tear down */
<span class="lineNum">     563 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span>            : /**
<span class="lineNum">     566 </span>            :  * cik_copy_dma - copy pages using the DMA engine
<span class="lineNum">     567 </span>            :  *
<span class="lineNum">     568 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     569 </span>            :  * @src_offset: src GPU address
<span class="lineNum">     570 </span>            :  * @dst_offset: dst GPU address
<span class="lineNum">     571 </span>            :  * @num_gpu_pages: number of GPU pages to xfer
<span class="lineNum">     572 </span>            :  * @resv: reservation object to sync to
<span class="lineNum">     573 </span>            :  *
<span class="lineNum">     574 </span>            :  * Copy GPU paging using the DMA engine (CIK).
<span class="lineNum">     575 </span>            :  * Used by the radeon ttm implementation to move pages if
<a name="576"><span class="lineNum">     576 </span>            :  * registered as the asic copy callback.</a>
<span class="lineNum">     577 </span>            :  */
<span class="lineNum">     578 </span><span class="lineNoCov">          0 : struct radeon_fence *cik_copy_dma(struct radeon_device *rdev,</span>
<span class="lineNum">     579 </span>            :                                   uint64_t src_offset, uint64_t dst_offset,
<span class="lineNum">     580 </span>            :                                   unsigned num_gpu_pages,
<span class="lineNum">     581 </span>            :                                   struct reservation_object *resv)
<span class="lineNum">     582 </span>            : {
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         struct radeon_fence *fence;</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         struct radeon_sync sync;</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :         int ring_index = rdev-&gt;asic-&gt;copy.dma_ring_index;</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ring_index];</span>
<span class="lineNum">     587 </span>            :         u32 size_in_bytes, cur_size_in_bytes;
<span class="lineNum">     588 </span>            :         int i, num_loops;
<span class="lineNum">     589 </span>            :         int r = 0;
<span class="lineNum">     590 </span>            : 
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :         radeon_sync_create(&amp;sync);</span>
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         size_in_bytes = (num_gpu_pages &lt;&lt; RADEON_GPU_PAGE_SHIFT);</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :         num_loops = DIV_ROUND_UP(size_in_bytes, 0x1fffff);</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, num_loops * 7 + 14);</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: moving bo (%d).\n&quot;, r);</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     600 </span>            :         }
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :         radeon_sync_resv(rdev, &amp;sync, resv, false);</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :         radeon_sync_rings(rdev, &amp;sync, ring-&gt;idx);</span>
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_loops; i++) {</span>
<span class="lineNum">     606 </span>            :                 cur_size_in_bytes = size_in_bytes;
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 if (cur_size_in_bytes &gt; 0x1fffff)</span>
<span class="lineNum">     608 </span>            :                         cur_size_in_bytes = 0x1fffff;
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 size_in_bytes -= cur_size_in_bytes;</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_COPY, SDMA_COPY_SUB_OPCODE_LINEAR, 0));</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, cur_size_in_bytes);</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0); /* src/dst endian swap */</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, lower_32_bits(src_offset));</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(src_offset));</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, lower_32_bits(dst_offset));</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(dst_offset));</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 src_offset += cur_size_in_bytes;</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 dst_offset += cur_size_in_bytes;</span>
<span class="lineNum">     619 </span>            :         }
<span class="lineNum">     620 </span>            : 
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :         r = radeon_fence_emit(rdev, &amp;fence, ring-&gt;idx);</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 radeon_ring_unlock_undo(rdev, ring);</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     626 </span>            :         }
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         radeon_sync_free(rdev, &amp;sync, fence);</span>
<span class="lineNum">     630 </span>            : 
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         return fence;</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span>            : /**
<span class="lineNum">     635 </span>            :  * cik_sdma_ring_test - simple async dma engine test
<span class="lineNum">     636 </span>            :  *
<span class="lineNum">     637 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     638 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">     639 </span>            :  *
<span class="lineNum">     640 </span>            :  * Test the DMA engine by writing using it to write an
<span class="lineNum">     641 </span>            :  * value to memory. (CIK).
<a name="642"><span class="lineNum">     642 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     643 </span>            :  */
<span class="lineNum">     644 </span><span class="lineNoCov">          0 : int cik_sdma_ring_test(struct radeon_device *rdev,</span>
<span class="lineNum">     645 </span>            :                        struct radeon_ring *ring)
<span class="lineNum">     646 </span>            : {
<span class="lineNum">     647 </span>            :         unsigned i;
<span class="lineNum">     648 </span>            :         int r;
<span class="lineNum">     649 </span>            :         unsigned index;
<span class="lineNum">     650 </span>            :         u32 tmp;
<span class="lineNum">     651 </span>            :         u64 gpu_addr;
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 index = R600_WB_DMA_RING_TEST_OFFSET;</span>
<span class="lineNum">     655 </span>            :         else
<span class="lineNum">     656 </span>            :                 index = CAYMAN_WB_DMA1_RING_TEST_OFFSET;
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         gpu_addr = rdev-&gt;wb.gpu_addr + index;</span>
<span class="lineNum">     659 </span>            : 
<span class="lineNum">     660 </span>            :         tmp = 0xCAFEDEAD;
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :         rdev-&gt;wb.wb[index/4] = cpu_to_le32(tmp);</span>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 5);</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: dma failed to lock ring %d (%d).\n&quot;, ring-&gt;idx, r);</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     667 </span>            :         }
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0));</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, lower_32_bits(gpu_addr));</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(gpu_addr));</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1); /* number of DWs to follow */</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xDEADBEEF);</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     674 </span>            : 
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :                 tmp = le32_to_cpu(rdev-&gt;wb.wb[index/4]);</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span>
<span class="lineNum">     678 </span>            :                         break;
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">     680 </span>            :         }
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         if (i &lt; rdev-&gt;usec_timeout) {</span>
<span class="lineNum">     683 </span>            :                 DRM_INFO(&quot;ring test on %d succeeded in %d usecs\n&quot;, ring-&gt;idx, i);
<span class="lineNum">     684 </span>            :         } else {
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ring %d test failed (0x%08X)\n&quot;,</span>
<span class="lineNum">     686 </span>            :                           ring-&gt;idx, tmp);
<span class="lineNum">     687 </span>            :                 r = -EINVAL;
<span class="lineNum">     688 </span>            :         }
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span>            : /**
<span class="lineNum">     693 </span>            :  * cik_sdma_ib_test - test an IB on the DMA engine
<span class="lineNum">     694 </span>            :  *
<span class="lineNum">     695 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     696 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">     697 </span>            :  *
<span class="lineNum">     698 </span>            :  * Test a simple IB in the DMA ring (CIK).
<a name="699"><span class="lineNum">     699 </span>            :  * Returns 0 on success, error on failure.</a>
<span class="lineNum">     700 </span>            :  */
<span class="lineNum">     701 </span><span class="lineNoCov">          0 : int cik_sdma_ib_test(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     702 </span>            : {
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :         struct radeon_ib ib;</span>
<span class="lineNum">     704 </span>            :         unsigned i;
<span class="lineNum">     705 </span>            :         unsigned index;
<span class="lineNum">     706 </span>            :         int r;
<span class="lineNum">     707 </span>            :         u32 tmp = 0;
<span class="lineNum">     708 </span>            :         u64 gpu_addr;
<span class="lineNum">     709 </span>            : 
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 index = R600_WB_DMA_RING_TEST_OFFSET;</span>
<span class="lineNum">     712 </span>            :         else
<span class="lineNum">     713 </span>            :                 index = CAYMAN_WB_DMA1_RING_TEST_OFFSET;
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         gpu_addr = rdev-&gt;wb.gpu_addr + index;</span>
<span class="lineNum">     716 </span>            : 
<span class="lineNum">     717 </span>            :         tmp = 0xCAFEDEAD;
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         rdev-&gt;wb.wb[index/4] = cpu_to_le32(tmp);</span>
<span class="lineNum">     719 </span>            : 
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :         r = radeon_ib_get(rdev, ring-&gt;idx, &amp;ib, NULL, 256);</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to get ib (%d).\n&quot;, r);</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     724 </span>            :         }
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         ib.ptr[0] = SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0);</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         ib.ptr[1] = lower_32_bits(gpu_addr);</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         ib.ptr[2] = upper_32_bits(gpu_addr);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         ib.ptr[3] = 1;</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         ib.ptr[4] = 0xDEADBEEF;</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         ib.length_dw = 5;</span>
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         r = radeon_ib_schedule(rdev, &amp;ib, NULL, false);</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 radeon_ib_free(rdev, &amp;ib);</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to schedule ib (%d).\n&quot;, r);</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     738 </span>            :         }
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :         r = radeon_fence_wait(ib.fence, false);</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: fence wait failed (%d).\n&quot;, r);</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     743 </span>            :         }
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 tmp = le32_to_cpu(rdev-&gt;wb.wb[index/4]);</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span>
<span class="lineNum">     747 </span>            :                         break;
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">     749 </span>            :         }
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         if (i &lt; rdev-&gt;usec_timeout) {</span>
<span class="lineNum">     751 </span>            :                 DRM_INFO(&quot;ib test on ring %d succeeded in %u usecs\n&quot;, ib.fence-&gt;ring, i);
<span class="lineNum">     752 </span>            :         } else {
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ib test failed (0x%08X)\n&quot;, tmp);</span>
<span class="lineNum">     754 </span>            :                 r = -EINVAL;
<span class="lineNum">     755 </span>            :         }
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         radeon_ib_free(rdev, &amp;ib);</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     759 </span>            : 
<span class="lineNum">     760 </span>            : /**
<span class="lineNum">     761 </span>            :  * cik_sdma_is_lockup - Check if the DMA engine is locked up
<span class="lineNum">     762 </span>            :  *
<span class="lineNum">     763 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     764 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">     765 </span>            :  *
<span class="lineNum">     766 </span>            :  * Check if the async DMA engine is locked up (CIK).
<a name="767"><span class="lineNum">     767 </span>            :  * Returns true if the engine appears to be locked up, false if not.</a>
<span class="lineNum">     768 </span>            :  */
<span class="lineNum">     769 </span><span class="lineNoCov">          0 : bool cik_sdma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     770 </span>            : {
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         u32 reset_mask = cik_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">     772 </span>            :         u32 mask;
<span class="lineNum">     773 </span>            : 
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 mask = RADEON_RESET_DMA;</span>
<span class="lineNum">     776 </span>            :         else
<span class="lineNum">     777 </span>            :                 mask = RADEON_RESET_DMA1;
<span class="lineNum">     778 </span>            : 
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         if (!(reset_mask &amp; mask)) {</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     782 </span>            :         }
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span>            : /**
<span class="lineNum">     787 </span>            :  * cik_sdma_vm_copy_pages - update PTEs by copying them from the GART
<span class="lineNum">     788 </span>            :  *
<span class="lineNum">     789 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     790 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">     791 </span>            :  * @pe: addr of the page entry
<span class="lineNum">     792 </span>            :  * @src: src addr to copy from
<span class="lineNum">     793 </span>            :  * @count: number of page entries to update
<span class="lineNum">     794 </span>            :  *
<a name="795"><span class="lineNum">     795 </span>            :  * Update PTEs by copying them from the GART using sDMA (CIK).</a>
<span class="lineNum">     796 </span>            :  */
<span class="lineNum">     797 </span><span class="lineNoCov">          0 : void cik_sdma_vm_copy_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     798 </span>            :                             struct radeon_ib *ib,
<span class="lineNum">     799 </span>            :                             uint64_t pe, uint64_t src,
<span class="lineNum">     800 </span>            :                             unsigned count)
<span class="lineNum">     801 </span>            : {
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :                 unsigned bytes = count * 8;</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :                 if (bytes &gt; 0x1FFFF8)</span>
<span class="lineNum">     805 </span>            :                         bytes = 0x1FFFF8;
<span class="lineNum">     806 </span>            : 
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PACKET(SDMA_OPCODE_COPY,</span>
<span class="lineNum">     808 </span>            :                         SDMA_WRITE_SUB_OPCODE_LINEAR, 0);
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = bytes;</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = 0; /* src/dst endian swap */</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(src);</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(src);</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(pe);</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe);</span>
<span class="lineNum">     815 </span>            : 
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                 pe += bytes;</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :                 src += bytes;</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :                 count -= bytes / 8;</span>
<span class="lineNum">     819 </span>            :         }
<span class="lineNum">     820 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span>            : /**
<span class="lineNum">     823 </span>            :  * cik_sdma_vm_write_pages - update PTEs by writing them manually
<span class="lineNum">     824 </span>            :  *
<span class="lineNum">     825 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     826 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">     827 </span>            :  * @pe: addr of the page entry
<span class="lineNum">     828 </span>            :  * @addr: dst addr to write into pe
<span class="lineNum">     829 </span>            :  * @count: number of page entries to update
<span class="lineNum">     830 </span>            :  * @incr: increase next addr by incr bytes
<span class="lineNum">     831 </span>            :  * @flags: access flags
<span class="lineNum">     832 </span>            :  *
<a name="833"><span class="lineNum">     833 </span>            :  * Update PTEs by writing them manually using sDMA (CIK).</a>
<span class="lineNum">     834 </span>            :  */
<span class="lineNum">     835 </span><span class="lineNoCov">          0 : void cik_sdma_vm_write_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     836 </span>            :                              struct radeon_ib *ib,
<span class="lineNum">     837 </span>            :                              uint64_t pe,
<span class="lineNum">     838 </span>            :                              uint64_t addr, unsigned count,
<span class="lineNum">     839 </span>            :                              uint32_t incr, uint32_t flags)
<span class="lineNum">     840 </span>            : {
<span class="lineNum">     841 </span>            :         uint64_t value;
<span class="lineNum">     842 </span>            :         unsigned ndw;
<span class="lineNum">     843 </span>            : 
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                 ndw = count * 2;</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 if (ndw &gt; 0xFFFFE)</span>
<span class="lineNum">     847 </span>            :                         ndw = 0xFFFFE;
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span>            :                 /* for non-physically contiguous pages (system) */
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PACKET(SDMA_OPCODE_WRITE,</span>
<span class="lineNum">     851 </span>            :                         SDMA_WRITE_SUB_OPCODE_LINEAR, 0);
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = pe;</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe);</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = ndw;</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                 for (; ndw &gt; 0; ndw -= 2, --count, pe += 8) {</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                         if (flags &amp; R600_PTE_SYSTEM) {</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                                 value = radeon_vm_map_gart(rdev, addr);</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                         } else if (flags &amp; R600_PTE_VALID) {</span>
<span class="lineNum">     859 </span>            :                                 value = addr;
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     861 </span>            :                                 value = 0;
<span class="lineNum">     862 </span>            :                         }
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                         addr += incr;</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         value |= flags;</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] = value;</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(value);</span>
<span class="lineNum">     867 </span>            :                 }
<span class="lineNum">     868 </span>            :         }
<span class="lineNum">     869 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span>            : /**
<span class="lineNum">     872 </span>            :  * cik_sdma_vm_set_pages - update the page tables using sDMA
<span class="lineNum">     873 </span>            :  *
<span class="lineNum">     874 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     875 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">     876 </span>            :  * @pe: addr of the page entry
<span class="lineNum">     877 </span>            :  * @addr: dst addr to write into pe
<span class="lineNum">     878 </span>            :  * @count: number of page entries to update
<span class="lineNum">     879 </span>            :  * @incr: increase next addr by incr bytes
<span class="lineNum">     880 </span>            :  * @flags: access flags
<span class="lineNum">     881 </span>            :  *
<a name="882"><span class="lineNum">     882 </span>            :  * Update the page tables using sDMA (CIK).</a>
<span class="lineNum">     883 </span>            :  */
<span class="lineNum">     884 </span><span class="lineNoCov">          0 : void cik_sdma_vm_set_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     885 </span>            :                            struct radeon_ib *ib,
<span class="lineNum">     886 </span>            :                            uint64_t pe,
<span class="lineNum">     887 </span>            :                            uint64_t addr, unsigned count,
<span class="lineNum">     888 </span>            :                            uint32_t incr, uint32_t flags)
<span class="lineNum">     889 </span>            : {
<span class="lineNum">     890 </span>            :         uint64_t value;
<span class="lineNum">     891 </span>            :         unsigned ndw;
<span class="lineNum">     892 </span>            : 
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     894 </span>            :                 ndw = count;
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 if (ndw &gt; 0x7FFFF)</span>
<span class="lineNum">     896 </span>            :                         ndw = 0x7FFFF;
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 if (flags &amp; R600_PTE_VALID)</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                         value = addr;</span>
<span class="lineNum">     900 </span>            :                 else
<span class="lineNum">     901 </span>            :                         value = 0;
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span>            :                 /* for physically contiguous pages (vram) */
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PACKET(SDMA_OPCODE_GENERATE_PTE_PDE, 0, 0);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = pe; /* dst addr */</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe);</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = flags; /* mask */</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = 0;</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = value; /* value */</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(value);</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = incr; /* increment size */</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = 0;</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = ndw; /* number of entries */</span>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                 pe += ndw * 8;</span>
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                 addr += ndw * incr;</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 count -= ndw;</span>
<span class="lineNum">     918 </span>            :         }
<span class="lineNum">     919 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     920 </span>            : 
<span class="lineNum">     921 </span>            : /**
<span class="lineNum">     922 </span>            :  * cik_sdma_vm_pad_ib - pad the IB to the required number of dw
<span class="lineNum">     923 </span>            :  *
<span class="lineNum">     924 </span>            :  * @ib: indirect buffer to fill with padding
<a name="925"><span class="lineNum">     925 </span>            :  *</a>
<span class="lineNum">     926 </span>            :  */
<span class="lineNum">     927 </span><span class="lineNoCov">          0 : void cik_sdma_vm_pad_ib(struct radeon_ib *ib)</span>
<span class="lineNum">     928 </span>            : {
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         while (ib-&gt;length_dw &amp; 0x7)</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0);</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span>            : /**
<span class="lineNum">     934 </span>            :  * cik_dma_vm_flush - cik vm flush using sDMA
<span class="lineNum">     935 </span>            :  *
<span class="lineNum">     936 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     937 </span>            :  *
<span class="lineNum">     938 </span>            :  * Update the page table base and flush the VM TLB
<a name="939"><span class="lineNum">     939 </span>            :  * using sDMA (CIK).</a>
<span class="lineNum">     940 </span>            :  */
<span class="lineNum">     941 </span><span class="lineNoCov">          0 : void cik_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,</span>
<span class="lineNum">     942 </span>            :                       unsigned vm_id, uint64_t pd_addr)
<span class="lineNum">     943 </span>            : {
<span class="lineNum">     944 </span>            :         u32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(0) |
<span class="lineNum">     945 </span>            :                           SDMA_POLL_REG_MEM_EXTRA_FUNC(0)); /* always */
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         if (vm_id &lt; 8) {</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm_id &lt;&lt; 2)) &gt;&gt; 2);</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + ((vm_id - 8) &lt;&lt; 2)) &gt;&gt; 2);</span>
<span class="lineNum">     952 </span>            :         }
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, pd_addr &gt;&gt; 12);</span>
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span>            :         /* update SH_MEM_* regs */
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SRBM_GFX_CNTL &gt;&gt; 2);</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, VMID(vm_id));</span>
<span class="lineNum">     959 </span>            : 
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SH_MEM_BASES &gt;&gt; 2);</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     963 </span>            : 
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SH_MEM_CONFIG &gt;&gt; 2);</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     967 </span>            : 
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SH_MEM_APE1_BASE &gt;&gt; 2);</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1);</span>
<span class="lineNum">     971 </span>            : 
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SH_MEM_APE1_LIMIT &gt;&gt; 2);</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SRBM_GFX_CNTL &gt;&gt; 2);</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, VMID(0));</span>
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span>            :         /* flush HDP */
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :         cik_sdma_hdp_flush_ring_emit(rdev, ring-&gt;idx);</span>
<span class="lineNum">     982 </span>            : 
<span class="lineNum">     983 </span>            :         /* flush TLB */
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000));</span>
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, VM_INVALIDATE_REQUEST &gt;&gt; 2);</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1 &lt;&lt; vm_id);</span>
<span class="lineNum">     987 </span>            : 
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits));</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, VM_INVALIDATE_REQUEST &gt;&gt; 2);</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0); /* reference */</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0); /* mask */</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xfff &lt;&lt; 16) | 10); /* retry count, poll interval */</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     995 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
