[Library]
others = $MODEL_TECH/../modelsim.ini
vmap SmartFusion2 C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vhdl/smartfusion2vhd















presynth = presynth


postsynth = postsynth























COREFIFO_LIB = COREFIFO_LIB
COREAPB3_LIB = COREAPB3_LIB






































































































SmartFusion2 = C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vhdl/smartfusion2vhd
syncad_vhdl_lib = C:\Microsemi\Libero_SoC_v11.8\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
BreakOnAssertion = 2
