Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 21 12:35:33 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[10]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[11]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[6]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[7]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_CPU/inst_PC/pc_reg[9]/Q (HIGH)

 There are 1084 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[10]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[11]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[6]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[7]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/address_reg[9]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: inst_Programmer/bussy_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10589 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.154      -30.622                     24                 1957        0.111        0.000                      0                 1957        3.750        0.000                       0                  1718  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.154      -30.622                     24                 1957        0.111        0.000                      0                 1957        3.750        0.000                       0                  1718  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -2.154ns,  Total Violation      -30.622ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.154ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegLED/reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.140ns  (logic 4.584ns (37.758%)  route 7.556ns (62.242%))
  Logic Levels:           18  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          0.948     9.403    inst_ROM/dataout0[20]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.316     9.719 r  inst_ROM/z_reg_i_58/O
                         net (fo=1, routed)           0.831    10.550    inst_ROM/z_reg_i_58_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.674 r  inst_ROM/z_reg_i_35/O
                         net (fo=16, routed)          0.659    11.333    inst_ROM/inst_CPU/inst_CU/cu_result__289[5]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.457 r  inst_ROM/memory_reg_0_255_4_4_i_6/O
                         net (fo=4, routed)           0.457    11.913    inst_ROM/bussy_reg_3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.124    12.037 r  inst_ROM/memory_reg_0_255_4_4_i_8/O
                         net (fo=2, routed)           0.731    12.769    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/inst_FA4/s1
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  inst_ROM/z_reg_i_87/O
                         net (fo=1, routed)           0.574    13.466    inst_CPU/int_MuxA/c2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  inst_CPU/int_MuxA/z_reg_i_66/O
                         net (fo=2, routed)           0.447    14.037    inst_CPU/int_MuxA/c_6
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    14.161 r  inst_CPU/int_MuxA/z_reg_i_41/O
                         net (fo=1, routed)           0.264    14.425    inst_ROM/c_8
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.549 r  inst_ROM/z_reg_i_24/O
                         net (fo=4, routed)           0.321    14.870    inst_ROM/c_10
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.994 r  inst_ROM/z_reg_i_9/O
                         net (fo=3, routed)           0.452    15.446    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_12
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124    15.570 r  inst_ROM/z_reg_i_14/O
                         net (fo=1, routed)           0.000    15.570    inst_ROM/z_reg_i_14_n_1
    SLICE_X57Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    15.787 r  inst_ROM/z_reg_reg_i_3/O
                         net (fo=8, routed)           0.780    16.568    inst_ROM/inst_CPU/inst_ALU/alu_result__99[14]
    SLICE_X55Y23         LUT4 (Prop_lut4_I3_O)        0.299    16.867 r  inst_ROM/reg[12]_i_6/O
                         net (fo=1, routed)           0.000    16.867    inst_CPU/inst_MuxS/reg_reg[15]_2[2]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.219 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    17.219    inst_RegLED/reg_reg[15]_0[3]
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.437    14.778    inst_RegLED/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[15]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.062    15.065    inst_RegLED/reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -17.219    
  -------------------------------------------------------------------
                         slack                                 -2.154    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegDis/reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.123ns  (logic 4.584ns (37.812%)  route 7.539ns (62.188%))
  Logic Levels:           18  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          0.948     9.403    inst_ROM/dataout0[20]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.316     9.719 r  inst_ROM/z_reg_i_58/O
                         net (fo=1, routed)           0.831    10.550    inst_ROM/z_reg_i_58_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.674 r  inst_ROM/z_reg_i_35/O
                         net (fo=16, routed)          0.659    11.333    inst_ROM/inst_CPU/inst_CU/cu_result__289[5]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.457 r  inst_ROM/memory_reg_0_255_4_4_i_6/O
                         net (fo=4, routed)           0.457    11.913    inst_ROM/bussy_reg_3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.124    12.037 r  inst_ROM/memory_reg_0_255_4_4_i_8/O
                         net (fo=2, routed)           0.731    12.769    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/inst_FA4/s1
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  inst_ROM/z_reg_i_87/O
                         net (fo=1, routed)           0.574    13.466    inst_CPU/int_MuxA/c2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  inst_CPU/int_MuxA/z_reg_i_66/O
                         net (fo=2, routed)           0.447    14.037    inst_CPU/int_MuxA/c_6
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    14.161 r  inst_CPU/int_MuxA/z_reg_i_41/O
                         net (fo=1, routed)           0.264    14.425    inst_ROM/c_8
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.549 r  inst_ROM/z_reg_i_24/O
                         net (fo=4, routed)           0.321    14.870    inst_ROM/c_10
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.994 r  inst_ROM/z_reg_i_9/O
                         net (fo=3, routed)           0.452    15.446    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_12
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124    15.570 r  inst_ROM/z_reg_i_14/O
                         net (fo=1, routed)           0.000    15.570    inst_ROM/z_reg_i_14_n_1
    SLICE_X57Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    15.787 r  inst_ROM/z_reg_reg_i_3/O
                         net (fo=8, routed)           0.763    16.551    inst_ROM/inst_CPU/inst_ALU/alu_result__99[14]
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.299    16.850 r  inst_ROM/reg[12]_i_6__0/O
                         net (fo=1, routed)           0.000    16.850    inst_CPU/inst_MuxS/reg_reg[15]_1[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.202 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    17.202    inst_RegDis/reg_reg[15]_0[3]
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.438    14.779    inst_RegDis/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[15]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_D)        0.062    15.066    inst_RegDis/reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -17.202    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegLED/reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.036ns  (logic 4.480ns (37.220%)  route 7.556ns (62.780%))
  Logic Levels:           18  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          0.948     9.403    inst_ROM/dataout0[20]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.316     9.719 r  inst_ROM/z_reg_i_58/O
                         net (fo=1, routed)           0.831    10.550    inst_ROM/z_reg_i_58_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.674 r  inst_ROM/z_reg_i_35/O
                         net (fo=16, routed)          0.659    11.333    inst_ROM/inst_CPU/inst_CU/cu_result__289[5]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.457 r  inst_ROM/memory_reg_0_255_4_4_i_6/O
                         net (fo=4, routed)           0.457    11.913    inst_ROM/bussy_reg_3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.124    12.037 r  inst_ROM/memory_reg_0_255_4_4_i_8/O
                         net (fo=2, routed)           0.731    12.769    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/inst_FA4/s1
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  inst_ROM/z_reg_i_87/O
                         net (fo=1, routed)           0.574    13.466    inst_CPU/int_MuxA/c2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  inst_CPU/int_MuxA/z_reg_i_66/O
                         net (fo=2, routed)           0.447    14.037    inst_CPU/int_MuxA/c_6
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    14.161 r  inst_CPU/int_MuxA/z_reg_i_41/O
                         net (fo=1, routed)           0.264    14.425    inst_ROM/c_8
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.549 r  inst_ROM/z_reg_i_24/O
                         net (fo=4, routed)           0.321    14.870    inst_ROM/c_10
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.994 r  inst_ROM/z_reg_i_9/O
                         net (fo=3, routed)           0.452    15.446    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_12
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124    15.570 r  inst_ROM/z_reg_i_14/O
                         net (fo=1, routed)           0.000    15.570    inst_ROM/z_reg_i_14_n_1
    SLICE_X57Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    15.787 r  inst_ROM/z_reg_reg_i_3/O
                         net (fo=8, routed)           0.780    16.568    inst_ROM/inst_CPU/inst_ALU/alu_result__99[14]
    SLICE_X55Y23         LUT4 (Prop_lut4_I3_O)        0.299    16.867 r  inst_ROM/reg[12]_i_6/O
                         net (fo=1, routed)           0.000    16.867    inst_CPU/inst_MuxS/reg_reg[15]_2[2]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.115 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    17.115    inst_RegLED/reg_reg[15]_0[2]
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.437    14.778    inst_RegLED/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[14]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.062    15.065    inst_RegLED/reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -17.115    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegDis/reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 4.480ns (37.273%)  route 7.539ns (62.727%))
  Logic Levels:           18  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          0.948     9.403    inst_ROM/dataout0[20]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.316     9.719 r  inst_ROM/z_reg_i_58/O
                         net (fo=1, routed)           0.831    10.550    inst_ROM/z_reg_i_58_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.674 r  inst_ROM/z_reg_i_35/O
                         net (fo=16, routed)          0.659    11.333    inst_ROM/inst_CPU/inst_CU/cu_result__289[5]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.457 r  inst_ROM/memory_reg_0_255_4_4_i_6/O
                         net (fo=4, routed)           0.457    11.913    inst_ROM/bussy_reg_3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.124    12.037 r  inst_ROM/memory_reg_0_255_4_4_i_8/O
                         net (fo=2, routed)           0.731    12.769    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/inst_FA4/s1
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  inst_ROM/z_reg_i_87/O
                         net (fo=1, routed)           0.574    13.466    inst_CPU/int_MuxA/c2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  inst_CPU/int_MuxA/z_reg_i_66/O
                         net (fo=2, routed)           0.447    14.037    inst_CPU/int_MuxA/c_6
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    14.161 r  inst_CPU/int_MuxA/z_reg_i_41/O
                         net (fo=1, routed)           0.264    14.425    inst_ROM/c_8
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.549 r  inst_ROM/z_reg_i_24/O
                         net (fo=4, routed)           0.321    14.870    inst_ROM/c_10
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.994 r  inst_ROM/z_reg_i_9/O
                         net (fo=3, routed)           0.452    15.446    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_12
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.124    15.570 r  inst_ROM/z_reg_i_14/O
                         net (fo=1, routed)           0.000    15.570    inst_ROM/z_reg_i_14_n_1
    SLICE_X57Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    15.787 r  inst_ROM/z_reg_reg_i_3/O
                         net (fo=8, routed)           0.763    16.551    inst_ROM/inst_CPU/inst_ALU/alu_result__99[14]
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.299    16.850 r  inst_ROM/reg[12]_i_6__0/O
                         net (fo=1, routed)           0.000    16.850    inst_CPU/inst_MuxS/reg_reg[15]_1[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.098 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    17.098    inst_RegDis/reg_reg[15]_0[2]
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.438    14.779    inst_RegDis/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[14]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_D)        0.062    15.066    inst_RegDis/reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -17.098    
  -------------------------------------------------------------------
                         slack                                 -2.032    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegLED/reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.833ns  (logic 4.706ns (39.769%)  route 7.127ns (60.231%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT5=5 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          1.265     9.721    inst_ROM/dataout0[20]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.316    10.037 r  inst_ROM/z_reg_i_53/O
                         net (fo=1, routed)           0.599    10.636    inst_ROM/z_reg_i_53_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.760 r  inst_ROM/z_reg_i_34/O
                         net (fo=16, routed)          0.487    11.247    inst_ROM/inst_CPU/inst_CU/cu_result__289[4]
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.371 r  inst_ROM/memory_reg_0_255_0_0_i_7/O
                         net (fo=3, routed)           0.505    11.876    inst_ROM/inst_CPU/b[0]
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.000 r  inst_ROM/memory_reg_0_255_2_2_i_4/O
                         net (fo=4, routed)           0.617    12.617    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_1
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.741 r  inst_ROM/memory_reg_0_255_4_4_i_7/O
                         net (fo=4, routed)           0.487    13.228    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_3
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124    13.352 r  inst_ROM/memory_reg_0_255_6_6_i_8/O
                         net (fo=3, routed)           0.597    13.949    inst_ROM/c_5
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124    14.073 r  inst_ROM/memory_reg_0_255_8_8_i_7/O
                         net (fo=4, routed)           0.173    14.246    inst_CPU/int_MuxA/c_7
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.124    14.370 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_4__0/O
                         net (fo=1, routed)           0.154    14.524    inst_CPU/int_MuxA/inst_ALU/adder_result[8]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_2/O
                         net (fo=5, routed)           0.338    14.986    inst_CPU/inst_PC/alu_result__99[0]
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  inst_CPU/inst_PC/memory_reg_0_255_8_8_i_1/O
                         net (fo=66, routed)          0.812    15.922    inst_CPU/inst_MuxS/ram_datain_0[3]
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.124    16.046 r  inst_CPU/inst_MuxS/reg[8]_i_8/O
                         net (fo=1, routed)           0.000    16.046    inst_CPU/inst_MuxS/reg[8]_i_8_n_1
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.578 r  inst_CPU/inst_MuxS/reg_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    16.578    inst_CPU/inst_MuxS/reg_reg[8]_i_1__3_n_1
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.912 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    16.912    inst_RegLED/reg_reg[15]_0[1]
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.437    14.778    inst_RegLED/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[13]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.062    15.065    inst_RegLED/reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegDis/reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 4.575ns (38.666%)  route 7.257ns (61.334%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          0.948     9.403    inst_ROM/dataout0[20]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.316     9.719 r  inst_ROM/z_reg_i_58/O
                         net (fo=1, routed)           0.831    10.550    inst_ROM/z_reg_i_58_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.674 r  inst_ROM/z_reg_i_35/O
                         net (fo=16, routed)          0.659    11.333    inst_ROM/inst_CPU/inst_CU/cu_result__289[5]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.457 r  inst_ROM/memory_reg_0_255_4_4_i_6/O
                         net (fo=4, routed)           0.457    11.913    inst_ROM/bussy_reg_3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.124    12.037 r  inst_ROM/memory_reg_0_255_4_4_i_8/O
                         net (fo=2, routed)           0.731    12.769    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/inst_FA4/s1
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  inst_ROM/z_reg_i_87/O
                         net (fo=1, routed)           0.574    13.466    inst_CPU/int_MuxA/c2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  inst_CPU/int_MuxA/z_reg_i_66/O
                         net (fo=2, routed)           0.447    14.037    inst_CPU/int_MuxA/c_6
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    14.161 r  inst_CPU/int_MuxA/z_reg_i_41/O
                         net (fo=1, routed)           0.264    14.425    inst_ROM/c_8
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.549 r  inst_ROM/z_reg_i_24/O
                         net (fo=4, routed)           0.178    14.727    inst_CPU/int_MuxA/c_10
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.851 r  inst_CPU/int_MuxA/memory_reg_0_255_11_11_i_4/O
                         net (fo=1, routed)           0.440    15.291    inst_CPU/int_MuxA/inst_ALU/adder_result[11]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.415 r  inst_CPU/int_MuxA/memory_reg_0_255_11_11_i_2/O
                         net (fo=7, routed)           0.636    16.051    inst_CPU/inst_PC/alu_result__99[1]
    SLICE_X57Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.175 r  inst_CPU/inst_PC/reg[8]_i_5__2/O
                         net (fo=1, routed)           0.000    16.175    inst_CPU/inst_MuxS/reg_reg[11]_1[2]
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.576 r  inst_CPU/inst_MuxS/reg_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.576    inst_CPU/inst_MuxS/reg_reg[8]_i_1__2_n_1
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.910 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    16.910    inst_RegDis/reg_reg[15]_0[1]
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.438    14.779    inst_RegDis/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[13]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_D)        0.062    15.066    inst_RegDis/reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegLED/reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 4.595ns (39.198%)  route 7.127ns (60.802%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT5=5 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          1.265     9.721    inst_ROM/dataout0[20]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.316    10.037 r  inst_ROM/z_reg_i_53/O
                         net (fo=1, routed)           0.599    10.636    inst_ROM/z_reg_i_53_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.760 r  inst_ROM/z_reg_i_34/O
                         net (fo=16, routed)          0.487    11.247    inst_ROM/inst_CPU/inst_CU/cu_result__289[4]
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.371 r  inst_ROM/memory_reg_0_255_0_0_i_7/O
                         net (fo=3, routed)           0.505    11.876    inst_ROM/inst_CPU/b[0]
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.000 r  inst_ROM/memory_reg_0_255_2_2_i_4/O
                         net (fo=4, routed)           0.617    12.617    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_1
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.741 r  inst_ROM/memory_reg_0_255_4_4_i_7/O
                         net (fo=4, routed)           0.487    13.228    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_3
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124    13.352 r  inst_ROM/memory_reg_0_255_6_6_i_8/O
                         net (fo=3, routed)           0.597    13.949    inst_ROM/c_5
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124    14.073 r  inst_ROM/memory_reg_0_255_8_8_i_7/O
                         net (fo=4, routed)           0.173    14.246    inst_CPU/int_MuxA/c_7
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.124    14.370 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_4__0/O
                         net (fo=1, routed)           0.154    14.524    inst_CPU/int_MuxA/inst_ALU/adder_result[8]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_2/O
                         net (fo=5, routed)           0.338    14.986    inst_CPU/inst_PC/alu_result__99[0]
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  inst_CPU/inst_PC/memory_reg_0_255_8_8_i_1/O
                         net (fo=66, routed)          0.812    15.922    inst_CPU/inst_MuxS/ram_datain_0[3]
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.124    16.046 r  inst_CPU/inst_MuxS/reg[8]_i_8/O
                         net (fo=1, routed)           0.000    16.046    inst_CPU/inst_MuxS/reg[8]_i_8_n_1
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.578 r  inst_CPU/inst_MuxS/reg_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    16.578    inst_CPU/inst_MuxS/reg_reg[8]_i_1__3_n_1
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.801 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    16.801    inst_RegLED/reg_reg[15]_0[0]
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.437    14.778    inst_RegLED/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  inst_RegLED/reg_reg[12]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.062    15.065    inst_RegLED/reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegDis/reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.721ns  (logic 4.464ns (38.086%)  route 7.257ns (61.914%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          0.948     9.403    inst_ROM/dataout0[20]
    SLICE_X51Y19         LUT6 (Prop_lut6_I2_O)        0.316     9.719 r  inst_ROM/z_reg_i_58/O
                         net (fo=1, routed)           0.831    10.550    inst_ROM/z_reg_i_58_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.674 r  inst_ROM/z_reg_i_35/O
                         net (fo=16, routed)          0.659    11.333    inst_ROM/inst_CPU/inst_CU/cu_result__289[5]
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.457 r  inst_ROM/memory_reg_0_255_4_4_i_6/O
                         net (fo=4, routed)           0.457    11.913    inst_ROM/bussy_reg_3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.124    12.037 r  inst_ROM/memory_reg_0_255_4_4_i_8/O
                         net (fo=2, routed)           0.731    12.769    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/inst_FA4/s1
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.893 r  inst_ROM/z_reg_i_87/O
                         net (fo=1, routed)           0.574    13.466    inst_CPU/int_MuxA/c2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  inst_CPU/int_MuxA/z_reg_i_66/O
                         net (fo=2, routed)           0.447    14.037    inst_CPU/int_MuxA/c_6
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124    14.161 r  inst_CPU/int_MuxA/z_reg_i_41/O
                         net (fo=1, routed)           0.264    14.425    inst_ROM/c_8
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.549 r  inst_ROM/z_reg_i_24/O
                         net (fo=4, routed)           0.178    14.727    inst_CPU/int_MuxA/c_10
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.124    14.851 r  inst_CPU/int_MuxA/memory_reg_0_255_11_11_i_4/O
                         net (fo=1, routed)           0.440    15.291    inst_CPU/int_MuxA/inst_ALU/adder_result[11]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.415 r  inst_CPU/int_MuxA/memory_reg_0_255_11_11_i_2/O
                         net (fo=7, routed)           0.636    16.051    inst_CPU/inst_PC/alu_result__99[1]
    SLICE_X57Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.175 r  inst_CPU/inst_PC/reg[8]_i_5__2/O
                         net (fo=1, routed)           0.000    16.175    inst_CPU/inst_MuxS/reg_reg[11]_1[2]
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.576 r  inst_CPU/inst_MuxS/reg_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    16.576    inst_CPU/inst_MuxS/reg_reg[8]_i_1__2_n_1
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.799 r  inst_CPU/inst_MuxS/reg_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    16.799    inst_RegDis/reg_reg[15]_0[0]
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.438    14.779    inst_RegDis/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  inst_RegDis/reg_reg[12]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_D)        0.062    15.066    inst_RegDis/reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -16.799    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegLED/reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.573ns  (logic 4.446ns (38.415%)  route 7.127ns (61.585%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT5=5 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          1.265     9.721    inst_ROM/dataout0[20]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.316    10.037 r  inst_ROM/z_reg_i_53/O
                         net (fo=1, routed)           0.599    10.636    inst_ROM/z_reg_i_53_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.760 r  inst_ROM/z_reg_i_34/O
                         net (fo=16, routed)          0.487    11.247    inst_ROM/inst_CPU/inst_CU/cu_result__289[4]
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.371 r  inst_ROM/memory_reg_0_255_0_0_i_7/O
                         net (fo=3, routed)           0.505    11.876    inst_ROM/inst_CPU/b[0]
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.000 r  inst_ROM/memory_reg_0_255_2_2_i_4/O
                         net (fo=4, routed)           0.617    12.617    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_1
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.741 r  inst_ROM/memory_reg_0_255_4_4_i_7/O
                         net (fo=4, routed)           0.487    13.228    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_3
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124    13.352 r  inst_ROM/memory_reg_0_255_6_6_i_8/O
                         net (fo=3, routed)           0.597    13.949    inst_ROM/c_5
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124    14.073 r  inst_ROM/memory_reg_0_255_8_8_i_7/O
                         net (fo=4, routed)           0.173    14.246    inst_CPU/int_MuxA/c_7
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.124    14.370 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_4__0/O
                         net (fo=1, routed)           0.154    14.524    inst_CPU/int_MuxA/inst_ALU/adder_result[8]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_2/O
                         net (fo=5, routed)           0.338    14.986    inst_CPU/inst_PC/alu_result__99[0]
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  inst_CPU/inst_PC/memory_reg_0_255_8_8_i_1/O
                         net (fo=66, routed)          0.812    15.922    inst_CPU/inst_MuxS/ram_datain_0[3]
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.124    16.046 r  inst_CPU/inst_MuxS/reg[8]_i_8/O
                         net (fo=1, routed)           0.000    16.046    inst_CPU/inst_MuxS/reg[8]_i_8_n_1
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.652 r  inst_CPU/inst_MuxS/reg_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    16.652    inst_RegLED/reg_reg[11]_0[3]
    SLICE_X55Y22         FDCE                                         r  inst_RegLED/reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.438    14.779    inst_RegLED/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  inst_RegLED/reg_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y22         FDCE (Setup_fdce_C_D)        0.062    15.066    inst_RegLED/reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -16.652    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_RegDis/reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.559ns  (logic 4.446ns (38.462%)  route 7.113ns (61.538%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT5=5 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.557     5.078    inst_ROM/memory_reg_2816_3071_20_20/WCLK
    SLICE_X52Y28         RAMS64E                                      r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.392 r  inst_ROM/memory_reg_2816_3071_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.392    inst_ROM/memory_reg_2816_3071_20_20/OC
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     6.639 r  inst_ROM/memory_reg_2816_3071_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.639    inst_ROM/memory_reg_2816_3071_20_20/O0
    SLICE_X52Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     6.737 r  inst_ROM/memory_reg_2816_3071_20_20/F8/O
                         net (fo=1, routed)           1.093     7.830    inst_ROM/memory_reg_2816_3071_20_20_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.319     8.149 r  inst_ROM/mux_result_reg[11]_i_34/O
                         net (fo=2, routed)           0.000     8.149    inst_ROM/mux_result_reg[11]_i_34_n_1
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     8.361 r  inst_ROM/n_reg_reg_i_28/O
                         net (fo=1, routed)           0.000     8.361    inst_ROM/n_reg_reg_i_28_n_1
    SLICE_X48Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.455 r  inst_ROM/n_reg_reg_i_22/O
                         net (fo=12, routed)          1.265     9.721    inst_ROM/dataout0[20]
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.316    10.037 r  inst_ROM/z_reg_i_53/O
                         net (fo=1, routed)           0.599    10.636    inst_ROM/z_reg_i_53_n_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.760 r  inst_ROM/z_reg_i_34/O
                         net (fo=16, routed)          0.487    11.247    inst_ROM/inst_CPU/inst_CU/cu_result__289[4]
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.371 r  inst_ROM/memory_reg_0_255_0_0_i_7/O
                         net (fo=3, routed)           0.505    11.876    inst_ROM/inst_CPU/b[0]
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.000 r  inst_ROM/memory_reg_0_255_2_2_i_4/O
                         net (fo=4, routed)           0.617    12.617    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_1
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.741 r  inst_ROM/memory_reg_0_255_4_4_i_7/O
                         net (fo=4, routed)           0.487    13.228    inst_ROM/inst_CPU/inst_ALU/inst_Adder16/c_3
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124    13.352 r  inst_ROM/memory_reg_0_255_6_6_i_8/O
                         net (fo=3, routed)           0.597    13.949    inst_ROM/c_5
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124    14.073 r  inst_ROM/memory_reg_0_255_8_8_i_7/O
                         net (fo=4, routed)           0.173    14.246    inst_CPU/int_MuxA/c_7
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.124    14.370 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_4__0/O
                         net (fo=1, routed)           0.154    14.524    inst_CPU/int_MuxA/inst_ALU/adder_result[8]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  inst_CPU/int_MuxA/memory_reg_0_255_8_8_i_2/O
                         net (fo=5, routed)           0.338    14.986    inst_CPU/inst_PC/alu_result__99[0]
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  inst_CPU/inst_PC/memory_reg_0_255_8_8_i_1/O
                         net (fo=66, routed)          0.798    15.908    inst_CPU/inst_MuxS/ram_datain_0[3]
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.124    16.032 r  inst_CPU/inst_MuxS/reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000    16.032    inst_CPU/inst_MuxS/reg[8]_i_8__0_n_1
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.638 r  inst_CPU/inst_MuxS/reg_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    16.638    inst_RegDis/reg_reg[11]_0[3]
    SLICE_X57Y22         FDCE                                         r  inst_RegDis/reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        1.439    14.780    inst_RegDis/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  inst_RegDis/reg_reg[11]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.062    15.067    inst_RegDis/reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -16.638    
  -------------------------------------------------------------------
                         slack                                 -1.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[fsm_state]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.868%)  route 0.281ns (60.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.563     1.446    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=7, routed)           0.281     1.868    inst_Programmer/inst_UART/sample
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.913 r  inst_Programmer/inst_UART/rx_state[fsm_state]_i_1/O
                         net (fo=1, routed)           0.000     1.913    inst_Programmer/inst_UART/rx_state[fsm_state]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[fsm_state]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.832     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[fsm_state]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.802    inst_Programmer/inst_UART/rx_state_reg[fsm_state]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.386%)  route 0.200ns (58.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.563     1.446    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=7, routed)           0.200     1.787    inst_Programmer/inst_UART/sample
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.832     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_CE)       -0.039     1.671    inst_Programmer/inst_UART/rx_state_reg[counter][0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.386%)  route 0.200ns (58.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.563     1.446    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=7, routed)           0.200     1.787    inst_Programmer/inst_UART/sample
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.832     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_CE)       -0.039     1.671    inst_Programmer/inst_UART/rx_state_reg[counter][1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.386%)  route 0.200ns (58.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.563     1.446    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=7, routed)           0.200     1.787    inst_Programmer/inst_UART/sample
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.832     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_CE)       -0.039     1.671    inst_Programmer/inst_UART/rx_state_reg[counter][2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[counter][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.386%)  route 0.200ns (58.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.563     1.446    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=7, routed)           0.200     1.787    inst_Programmer/inst_UART/sample
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.832     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[counter][3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_CE)       -0.039     1.671    inst_Programmer/inst_UART/rx_state_reg[counter][3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  inst_Clock_Divider/clock_divide_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    inst_Clock_Divider/clock_divide_counter_reg[24]_i_1_n_8
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[enable]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.095%)  route 0.290ns (60.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.563     1.446    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  inst_Programmer/inst_UART/sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Programmer/inst_UART/sample_reg/Q
                         net (fo=7, routed)           0.290     1.877    inst_Programmer/inst_UART/sample
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.922 r  inst_Programmer/inst_UART/rx_state[enable]_i_1/O
                         net (fo=1, routed)           0.000     1.922    inst_Programmer/inst_UART/rx_state[enable]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[enable]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.832     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[enable]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.801    inst_Programmer/inst_UART/rx_state_reg[enable]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  inst_Clock_Divider/clock_divide_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    inst_Clock_Divider/clock_divide_counter_reg[24]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.564     1.447    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_Clock_Divider/clock_divide_counter_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    inst_Clock_Divider/clock_divide_counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  inst_Clock_Divider/clock_divide_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    inst_Clock_Divider/clock_divide_counter_reg[20]_i_1_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  inst_Clock_Divider/clock_divide_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    inst_Clock_Divider/clock_divide_counter_reg[24]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.830     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    inst_Clock_Divider/clock_divide_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.595     1.478    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X62Y5          FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  inst_Display_Controller/clock_divide_counter_reg[14]/Q
                         net (fo=4, routed)           0.086     1.705    inst_Display_Controller/clock_divide_counter_reg[14]
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.045     1.750 r  inst_Display_Controller/display[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    inst_Display_Controller/display[1]_i_1_n_1
    SLICE_X63Y5          FDRE                                         r  inst_Display_Controller/display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1717, routed)        0.866     1.993    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X63Y5          FDRE                                         r  inst_Display_Controller/display_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.092     1.583    inst_Display_Controller/display_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   inst_Programmer/inst_UART/rx_state_reg[bits][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   inst_Programmer/inst_UART/rx_state_reg[bits][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   inst_Programmer/inst_UART/rx_state_reg[bits][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   inst_Programmer/inst_UART/rx_state_reg[bits][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   inst_Programmer/inst_UART/rx_state_reg[bits][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   inst_Programmer/inst_UART/rx_state_reg[bits][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y39   inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y43   inst_Programmer/inst_UART/rx_state_reg[bits][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y46   inst_Programmer/inst_UART/rx_state_reg[counter][0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y14   inst_ROM/memory_reg_3328_3583_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   inst_ROM/memory_reg_3840_4095_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   inst_ROM/memory_reg_3840_4095_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   inst_ROM/memory_reg_3840_4095_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y15   inst_ROM/memory_reg_3840_4095_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   inst_ROM/memory_reg_1024_1279_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   inst_ROM/memory_reg_1024_1279_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   inst_ROM/memory_reg_1024_1279_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y41   inst_ROM/memory_reg_1024_1279_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y44   inst_ROM/memory_reg_1536_1791_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   inst_ROM/memory_reg_1024_1279_7_7/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   inst_ROM/memory_reg_1024_1279_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y49   inst_ROM/memory_reg_1024_1279_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y49   inst_ROM/memory_reg_1024_1279_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y49   inst_ROM/memory_reg_1024_1279_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y49   inst_ROM/memory_reg_1024_1279_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y34   inst_ROM/memory_reg_1536_1791_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y47   inst_ROM/memory_reg_1536_1791_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y26   inst_ROM/memory_reg_3328_3583_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y26   inst_ROM/memory_reg_3328_3583_4_4/RAMS64E_B/CLK



