# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SDDR_CT.srcs/sources_1/imports/new/ISERDES_B_selectio_wiz.v" \
"../../../../SDDR_CT.srcs/sources_1/imports/new/ISERDES_B.v" \
"../../../../SDDR_CT.ip_user_files/bd/TEST/ip/TEST_util_vector_logic_0_0/sim/TEST_util_vector_logic_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
