{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748832047122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748832047123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 09:40:46 2025 " "Processing started: Mon Jun 02 09:40:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748832047123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748832047123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xzv -c xzv " "Command: quartus_map --read_settings_files=on --write_settings_files=off xzv -c xzv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748832047123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748832047427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regc.v 2 2 " "Found 2 design units, including 2 entities, in source file regc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regC " "Found entity 1: regC" {  } { { "RegC.v" "" { Text "D:/VLSI/New folder (2)/RegC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047469 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_regC " "Found entity 2: tb_regC" {  } { { "RegC.v" "" { Text "D:/VLSI/New folder (2)/RegC.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regb.v 2 2 " "Found 2 design units, including 2 entities, in source file regb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regB " "Found entity 1: regB" {  } { { "RegB.v" "" { Text "D:/VLSI/New folder (2)/RegB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047472 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_regB " "Found entity 2: tb_regB" {  } { { "RegB.v" "" { Text "D:/VLSI/New folder (2)/RegB.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.v 2 2 " "Found 2 design units, including 2 entities, in source file rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 regA " "Found entity 1: regA" {  } { { "RegA.v" "" { Text "D:/VLSI/New folder (2)/RegA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047476 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_regA " "Found entity 2: tb_regA" {  } { { "RegA.v" "" { Text "D:/VLSI/New folder (2)/RegA.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/VLSI/New folder (2)/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047479 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_PC " "Found entity 2: tb_PC" {  } { { "PC.v" "" { Text "D:/VLSI/New folder (2)/PC.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.v 1 1 " "Found 1 design units, including 1 entities, in source file muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Found entity 1: muxB" {  } { { "MuxB.v" "" { Text "D:/VLSI/New folder (2)/MuxB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Found entity 1: muxA" {  } { { "Mux.v" "" { Text "D:/VLSI/New folder (2)/Mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047488 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic LogicUnit.v(6) " "Verilog HDL Declaration warning at LogicUnit.v(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "LogicUnit.v" "" { Text "D:/VLSI/New folder (2)/LogicUnit.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1748832047493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunit.v 2 2 " "Found 2 design units, including 2 entities, in source file logicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "LogicUnit.v" "" { Text "D:/VLSI/New folder (2)/LogicUnit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047495 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_logic " "Found entity 2: tb_logic" {  } { { "LogicUnit.v" "" { Text "D:/VLSI/New folder (2)/LogicUnit.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 insReg " "Found entity 1: insReg" {  } { { "InstReg.v" "" { Text "D:/VLSI/New folder (2)/InstReg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 2 2 " "Found 2 design units, including 2 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "InstMemory.v" "" { Text "D:/VLSI/New folder (2)/InstMemory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047504 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_instmem " "Found entity 2: tb_instmem" {  } { { "InstMemory.v" "" { Text "D:/VLSI/New folder (2)/InstMemory.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder16-4.v 2 2 " "Found 2 design units, including 2 entities, in source file encoder16-4.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode164 " "Found entity 1: encode164" {  } { { "Encoder16-4.v" "" { Text "D:/VLSI/New folder (2)/Encoder16-4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047507 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_encode " "Found entity 2: tb_encode" {  } { { "Encoder16-4.v" "" { Text "D:/VLSI/New folder (2)/Encoder16-4.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 2 2 " "Found 2 design units, including 2 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "DataMemory.v" "" { Text "D:/VLSI/New folder (2)/DataMemory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047511 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_datamem " "Found entity 2: tb_datamem" {  } { { "DataMemory.v" "" { Text "D:/VLSI/New folder (2)/DataMemory.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 CPU.v(121) " "Verilog HDL Expression warning at CPU.v(121): truncated literal to match 16 bits" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1748832047513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047514 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_CPU " "Found entity 2: tb_CPU" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 2 2 " "Found 2 design units, including 2 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Found entity 1: counter4b" {  } { { "Counter.v" "" { Text "D:/VLSI/New folder (2)/Counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047517 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_counter4b " "Found entity 2: tb_counter4b" {  } { { "Counter.v" "" { Text "D:/VLSI/New folder (2)/Counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 2 2 " "Found 2 design units, including 2 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.v" "" { Text "D:/VLSI/New folder (2)/Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047520 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_controller " "Found entity 2: tb_controller" {  } { { "Controller.v" "" { Text "D:/VLSI/New folder (2)/Controller.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047520 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "Basics.v" "" { Text "D:/VLSI/New folder (2)/Basics.v" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1748832047523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics.v 2 2 " "Found 2 design units, including 2 entities, in source file basics.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dff " "Found entity 1: tb_dff" {  } { { "Basics.v" "" { Text "D:/VLSI/New folder (2)/Basics.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithunit.v 2 2 " "Found 2 design units, including 2 entities, in source file arithunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith " "Found entity 1: arith" {  } { { "ArithUnit.v" "" { Text "D:/VLSI/New folder (2)/ArithUnit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047526 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_arith " "Found entity 2: tb_arith" {  } { { "ArithUnit.v" "" { Text "D:/VLSI/New folder (2)/ArithUnit.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/VLSI/New folder (2)/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047529 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_ALU " "Found entity 2: tb_ALU" {  } { { "ALU.v" "" { Text "D:/VLSI/New folder (2)/ALU.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832047529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832047529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748832047564 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "za CPU.v(10) " "Output port \"za\" at CPU.v(10) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832047566 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zb CPU.v(11) " "Output port \"zb\" at CPU.v(11) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832047566 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eq CPU.v(12) " "Output port \"eq\" at CPU.v(12) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832047566 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gt CPU.v(13) " "Output port \"gt\" at CPU.v(13) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832047566 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lt CPU.v(14) " "Output port \"lt\" at CPU.v(14) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832047566 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem instmem:a1 " "Elaborating entity \"instmem\" for hierarchy \"instmem:a1\"" {  } { { "CPU.v" "a1" { Text "D:/VLSI/New folder (2)/CPU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insReg insReg:a2 " "Elaborating entity \"insReg\" for hierarchy \"insReg:a2\"" {  } { { "CPU.v" "a2" { Text "D:/VLSI/New folder (2)/CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp InstReg.v(13) " "Verilog HDL or VHDL warning at InstReg.v(13): object \"temp\" assigned a value but never read" {  } { { "InstReg.v" "" { Text "D:/VLSI/New folder (2)/InstReg.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1748832047575 "|CPU|insReg:a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:a3 " "Elaborating entity \"controller\" for hierarchy \"controller:a3\"" {  } { { "CPU.v" "a3" { Text "D:/VLSI/New folder (2)/CPU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:a4 " "Elaborating entity \"PC\" for hierarchy \"PC:a4\"" {  } { { "CPU.v" "a4" { Text "D:/VLSI/New folder (2)/CPU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB muxB:a5 " "Elaborating entity \"muxB\" for hierarchy \"muxB:a5\"" {  } { { "CPU.v" "a5" { Text "D:/VLSI/New folder (2)/CPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regA regA:a6 " "Elaborating entity \"regA\" for hierarchy \"regA:a6\"" {  } { { "CPU.v" "a6" { Text "D:/VLSI/New folder (2)/CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regB regB:a7 " "Elaborating entity \"regB\" for hierarchy \"regB:a7\"" {  } { { "CPU.v" "a7" { Text "D:/VLSI/New folder (2)/CPU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regC regC:a8 " "Elaborating entity \"regC\" for hierarchy \"regC:a8\"" {  } { { "CPU.v" "a8" { Text "D:/VLSI/New folder (2)/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:a9 " "Elaborating entity \"datamem\" for hierarchy \"datamem:a9\"" {  } { { "CPU.v" "a9" { Text "D:/VLSI/New folder (2)/CPU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxA muxA:b1 " "Elaborating entity \"muxA\" for hierarchy \"muxA:b1\"" {  } { { "CPU.v" "b1" { Text "D:/VLSI/New folder (2)/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2\"" {  } { { "CPU.v" "b2" { Text "D:/VLSI/New folder (2)/CPU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832047604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "za GND " "Pin \"za\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832048130 "|CPU|za"} { "Warning" "WMLS_MLS_STUCK_PIN" "zb GND " "Pin \"zb\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832048130 "|CPU|zb"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq GND " "Pin \"eq\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832048130 "|CPU|eq"} { "Warning" "WMLS_MLS_STUCK_PIN" "gt GND " "Pin \"gt\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832048130 "|CPU|gt"} { "Warning" "WMLS_MLS_STUCK_PIN" "lt GND " "Pin \"lt\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832048130 "|CPU|lt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1748832048130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1748832048135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748832048257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048257 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we_IM " "No output dependent on input pin \"we_IM\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|we_IM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[0\] " "No output dependent on input pin \"codein\[0\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[1\] " "No output dependent on input pin \"codein\[1\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[2\] " "No output dependent on input pin \"codein\[2\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[3\] " "No output dependent on input pin \"codein\[3\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[4\] " "No output dependent on input pin \"codein\[4\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[5\] " "No output dependent on input pin \"codein\[5\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[6\] " "No output dependent on input pin \"codein\[6\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[7\] " "No output dependent on input pin \"codein\[7\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[8\] " "No output dependent on input pin \"codein\[8\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[9\] " "No output dependent on input pin \"codein\[9\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[10\] " "No output dependent on input pin \"codein\[10\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[11\] " "No output dependent on input pin \"codein\[11\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[12\] " "No output dependent on input pin \"codein\[12\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[13\] " "No output dependent on input pin \"codein\[13\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[14\] " "No output dependent on input pin \"codein\[14\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[15\] " "No output dependent on input pin \"codein\[15\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|codein[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[0\] " "No output dependent on input pin \"immd\[0\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[1\] " "No output dependent on input pin \"immd\[1\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[2\] " "No output dependent on input pin \"immd\[2\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[3\] " "No output dependent on input pin \"immd\[3\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[4\] " "No output dependent on input pin \"immd\[4\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[5\] " "No output dependent on input pin \"immd\[5\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[6\] " "No output dependent on input pin \"immd\[6\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[7\] " "No output dependent on input pin \"immd\[7\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[8\] " "No output dependent on input pin \"immd\[8\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[9\] " "No output dependent on input pin \"immd\[9\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[10\] " "No output dependent on input pin \"immd\[10\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[11\] " "No output dependent on input pin \"immd\[11\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|immd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832048287 "|CPU|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1748832048287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748832048289 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748832048289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748832048289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748832048318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 09:40:48 2025 " "Processing ended: Mon Jun 02 09:40:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748832048318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748832048318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748832048318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748832048318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748832049295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748832049296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 09:40:48 2025 " "Processing started: Mon Jun 02 09:40:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748832049296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1748832049296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off xzv -c xzv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off xzv -c xzv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1748832049296 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1748832049369 ""}
{ "Info" "0" "" "Project  = xzv" {  } {  } 0 0 "Project  = xzv" 0 0 "Fitter" 0 0 1748832049369 ""}
{ "Info" "0" "" "Revision = xzv" {  } {  } 0 0 "Revision = xzv" 0 0 "Fitter" 0 0 1748832049369 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1748832049424 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "xzv EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design xzv" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1748832049511 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748832049544 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748832049544 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748832049616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748832049624 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748832049760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748832049760 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748832049760 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748832049762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748832049762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748832049762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748832049762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748832049762 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748832049762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748832049763 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we_IM " "Pin we_IM not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { we_IM } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 7 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we_IM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[0\] " "Pin codein\[0\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[0] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[1\] " "Pin codein\[1\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[1] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[2\] " "Pin codein\[2\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[2] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[3\] " "Pin codein\[3\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[3] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[4\] " "Pin codein\[4\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[4] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[5\] " "Pin codein\[5\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[5] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[6\] " "Pin codein\[6\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[6] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[7\] " "Pin codein\[7\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[7] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[8\] " "Pin codein\[8\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[8] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[9\] " "Pin codein\[9\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[9] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[10\] " "Pin codein\[10\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[10] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[11\] " "Pin codein\[11\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[11] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[12\] " "Pin codein\[12\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[12] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[13\] " "Pin codein\[13\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[13] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[14\] " "Pin codein\[14\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[14] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codein\[15\] " "Pin codein\[15\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { codein[15] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codein[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[0\] " "Pin immd\[0\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[0] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[1\] " "Pin immd\[1\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[1] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[2\] " "Pin immd\[2\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[2] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[3\] " "Pin immd\[3\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[3] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[4\] " "Pin immd\[4\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[4] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[5\] " "Pin immd\[5\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[5] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[6\] " "Pin immd\[6\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[6] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[7\] " "Pin immd\[7\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[7] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[8\] " "Pin immd\[8\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[8] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[9\] " "Pin immd\[9\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[9] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[10\] " "Pin immd\[10\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[10] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "immd\[11\] " "Pin immd\[11\] not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { immd[11] } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { immd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "za " "Pin za not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { za } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 10 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { za } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zb " "Pin zb not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { zb } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 11 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq " "Pin eq not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { eq } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 12 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gt " "Pin gt not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { gt } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 13 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lt " "Pin lt not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { lt } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 14 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { en } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 6 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ungdung/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 5 0 0 } } { "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/ungdung/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VLSI/New folder (2)/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1748832050006 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1748832050006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xzv.sdc " "Synopsys Design Constraints File file not found: 'xzv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1748832050205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1748832050206 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1748832050206 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1748832050206 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1748832050207 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1748832050207 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1748832050207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748832050208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748832050208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748832050209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748832050209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748832050209 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748832050210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748832050210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1748832050210 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748832050210 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 31 5 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 31 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1748832050212 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1748832050212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1748832050212 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1748832050212 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1748832050212 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1748832050212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748832050232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748832051082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748832051114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748832051120 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748832051229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748832051229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748832051542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "D:/VLSI/New folder (2)/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1748832051872 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748832051872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748832051938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1748832051939 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1748832051939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748832051939 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1748832051944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748832052018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748832052163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748832052233 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748832052369 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748832052699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VLSI/New folder (2)/output_files/xzv.fit.smsg " "Generated suppressed messages file D:/VLSI/New folder (2)/output_files/xzv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748832053034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748832053286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 09:40:53 2025 " "Processing ended: Mon Jun 02 09:40:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748832053286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748832053286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748832053286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748832053286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1748832054117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748832054117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 09:40:53 2025 " "Processing started: Mon Jun 02 09:40:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748832054117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1748832054117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xzv -c xzv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xzv -c xzv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1748832054117 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1748832054768 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1748832054788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748832055052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 09:40:55 2025 " "Processing ended: Mon Jun 02 09:40:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748832055052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748832055052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748832055052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1748832055052 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1748832055615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1748832056035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748832056036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 09:40:55 2025 " "Processing started: Mon Jun 02 09:40:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748832056036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748832056036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xzv -c xzv " "Command: quartus_sta xzv -c xzv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748832056036 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1748832056121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748832056219 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1748832056256 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1748832056256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xzv.sdc " "Synopsys Design Constraints File file not found: 'xzv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1748832056474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1748832056474 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1748832056475 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1748832056475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1748832056475 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1748832056475 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1748832056476 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1748832056480 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1748832056482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1748832056499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1748832056517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1748832056747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1748832056786 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1748832056786 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1748832056787 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1748832056787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056797 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1748832056803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1748832056943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1748832056943 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1748832056943 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1748832056943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1748832056952 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1748832057325 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1748832057325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748832057364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 09:40:57 2025 " "Processing ended: Mon Jun 02 09:40:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748832057364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748832057364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748832057364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748832057364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748832058186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748832058187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 09:40:58 2025 " "Processing started: Mon Jun 02 09:40:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748832058187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748832058187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off xzv -c xzv " "Command: quartus_eda --read_settings_files=off --write_settings_files=off xzv -c xzv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748832058187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv_6_1200mv_85c_slow.vo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv_6_1200mv_85c_slow.vo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv_6_1200mv_0c_slow.vo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv_6_1200mv_0c_slow.vo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv_min_1200mv_0c_fast.vo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv_min_1200mv_0c_fast.vo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv.vo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv.vo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058515 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv_6_1200mv_85c_v_slow.sdo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv_6_1200mv_85c_v_slow.sdo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058533 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv_6_1200mv_0c_v_slow.sdo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv_6_1200mv_0c_v_slow.sdo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv_min_1200mv_0c_v_fast.sdo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv_min_1200mv_0c_v_fast.sdo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xzv_v.sdo D:/VLSI/New folder (2)/simulation/modelsim/ simulation " "Generated file xzv_v.sdo in folder \"D:/VLSI/New folder (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1748832058593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748832058630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 09:40:58 2025 " "Processing ended: Mon Jun 02 09:40:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748832058630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748832058630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748832058630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748832058630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748832059202 ""}
