
<html><head><title>Netlisting</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-14" />
<meta name="CreateTime" content="1597435294" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes NC Verilog Integration tools, commands and forms, and the NC Verilog Integration environment." />
<meta name="DocTitle" content="Virtuoso NC-Verilog Environment User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Netlisting" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="ncveruser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-14" />
<meta name="ModifiedTime" content="1597435294" />
<meta name="NextFile" content="chap6.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap4.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso NC-Verilog Environment User Guide -- Netlisting" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="ncveruserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="ncveruserTOC.html">Contents</a></li><li><a class="prev" href="chap4.html" title="Running the Simulation">Running the Simulation</a></li><li style="float: right;"><a class="viewPrint" href="ncveruser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap6.html" title="Working with the Stimulus">Working with the Stimulus</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso NC-Verilog Environment User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>5
<a id="pgfId-1023400"></a></h1>
<h1>
<a id="pgfId-1023402"></a><hr />
<a id="41348"></a>Netlisting<hr />
</h1>

<p>
<a id="pgfId-1062029"></a><a id="marker-1062027"></a>Wh<a id="chap4"></a>en you netlist your design, the netlister reads from the top level schematic or the HDL textual view of your design, checking for instance names, connectivity, any properties you have given to instantiations of cells, and properties that you assign to instantiations that take precedence over the properties assigned to the master cells. The result is a textual description of your design and a test fixture template. This chapter describes the following:</p>
<ul><li>
<a id="pgfId-1052100"></a><a href="chap5.html#37996">Simulation Process Flowchart</a></li><li>
<a id="pgfId-1052102"></a><a href="chap5.html#44761">Netlister Inputs and Outputs</a></li><li>
<a id="pgfId-1060590"></a><a href="chap5.html#76741">Property Types</a></li><li>
<a id="pgfId-1060612"></a><a href="chap5.html#72120">Inherited Connection Support</a></li><li>
<a id="pgfId-1060634"></a><a href="chap5.html#97480">Using a Verilog File Reference</a></li><li>
<a id="pgfId-1060659"></a><a href="chap5.html#80502">Iterated Instances Support</a></li><li>
<a id="pgfId-1060681"></a><a href="chap5.html#33294">Controlling Netlister Actions</a></li><li>
<a id="pgfId-1060703"></a><a href="chap5.html#73738">Adding Simulation Properties</a></li><li>
<a id="pgfId-1060727"></a><a href="chap5.html#77491">Netlisting Switch-RC Cells</a></li><li>
<a id="pgfId-1060749"></a><a href="chap5.html#82489">Using CDF Properties</a></li><li>
<a id="pgfId-1060771"></a><a href="chap5.html#82124">Formatting Netlists</a></li><li>
<a id="pgfId-1061885"></a><a href="chap5.html#90502">Netlisting AutoLayout Views</a></li><li>
<a id="pgfId-1061907"></a><a href="chap5.html#24056">Customizing Test Fixture Variables</a></li><li>
<a id="pgfId-1061931"></a><a href="chap5.html#63183">Customizing the Netlisting Variables</a></li><li>
<a id="pgfId-1061953"></a><a href="chap5.html#57199">File Structure Created by the Netlister</a></li><li>
<a id="pgfId-1061977"></a><a href="chap5.html#33580">Split Bus</a></li><li>
<a id="pgfId-1061999"></a><a href="chap5.html#56699">Support for Verilog IEEE 1364-2001</a></li></ul>

















<h2>
<a id="pgfId-1048678"></a><a id="37996"></a>Simul<a id="marker"></a>
ation Process Flowchart</h2>
<p>
<a id="pgfId-1048737"></a></p>
<div class="webflare-div-image">
<img width="659" height="558" src="images/chap5-2.gif" /></div>

<p>
<a id="pgfId-1048667"></a></p>

<h2>
<a id="pgfId-1048480"></a><a id="44761"></a>Netlister Inputs and <a id="NetlisterInputsandOutputs"></a>Outputs </h2>
<p>
<a id="pgfId-1048662"></a></p>
<div class="webflare-div-image">
<img width="670" height="490" src="images/chap5-3.gif" /></div>
<h2>
<a id="pgfId-1014471"></a><a id="76741"></a>Property Types</h2>

<p>
<a id="pgfId-1014472"></a>There are four property types that you can assign to the schematic views of master cells and instantiations of their symbol views. Those property types are:</p>
<ul><li>
<a id="pgfId-1014473"></a>Verilog properties</li><li>
<a id="pgfId-1014474"></a>Timing delays and drive strengths</li><li>
<a id="pgfId-1014475"></a>Verilog views</li><li>
<a id="pgfId-1034796"></a>Netlister action (nlAction) properties</li></ul>



<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1034798"></a>With the exception of the netlister action (nlAction) properties, you must <a id="marker-1034797"></a>check and save a schematic if you want any of these property type values to be written as part of the schematic view that the netlister uses. The advantage of not having to save netlister action properties is that the netlister will temporarily ignore instances during netlisting.</div>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1064664"></a>In addition to properties assigned to the schematic view, you can also assign the <code>lxRemoveDevice</code> property at the instance level. This property is used to short terminals of a device. For more details, refer to the <a actuate="user" class="URL" href="../ossref/chap5.html#removeParasiticDevices" show="replace" xml:link="simple">Removing Devices with Multiple Terminals</a> section of <em>Open Simulation System Reference</em>.</div>

<h3>
<a id="pgfId-1014479"></a>Verilog Properties</h3>

<p>
<a id="pgfId-1014480"></a>Verilog&#174; properties are translated to </p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li>
<a id="pgfId-1014481"></a>parameter statements when you place them on master cells </li><li>
<a id="pgfId-1014482"></a>defparam statements that redefine parameter values when you place them on instances</li></ul></li></ul>


<h3>
<a id="pgfId-1014483"></a>Timing Delays and Drive Strengths</h3>

<p>
<a id="pgfId-1014484"></a>You can assign timing delays and drive strengths to leaf cells (that is, the cells that contain no instantiations).</p>

<h3>
<a id="pgfId-1014485"></a>Verilog Views</h3>

<p>
<a id="pgfId-1014486"></a>Verilog view types identify simulation models that the netlister references when netlisting individual instances in your design. </p>
<p>
<a id="pgfId-1014488"></a>In addition to the cellviews listed in your view list, you can select the following types of simulation models:</p>
<ul><li>
<a id="pgfId-1014490"></a><a id="marker-1014489"></a>LOGIC Automation Incorporated (LAI) models</li><li>
<a id="pgfId-1014492"></a><a id="marker-1014491"></a>Logic Modeling Systems Incorporated (LMSI)</li></ul>

<p>
<a id="pgfId-1014493"></a>LAI provides libraries of software models used for board-level devices. The LAI models are linked to the NC-Verilog&#174; simulator through the LAI interface software provided with NC-Verilog.</p>
<p>
<a id="pgfId-1014494"></a>LMSI produces hardware modelers and the model and interface software that supports these modelers. Hardware modeling enables the use of silicon chips to model the behavior of board-level devices. The LMSI hardware models are connected to the NC-Verilog simulator through interface software based on the Programming Language Interface (PLI).</p>

<h3>
<a id="pgfId-1014495"></a>Netlister Actions</h3>

<p>
<a id="pgfId-1014496"></a>Netlister action (nlAction) properties direct the netlister to perform specific actions. For example, you can assign an ignore netlister action property to instances of discreet components to prevent them from being netlisted. </p>
<p>
<a id="pgfId-1014497"></a>The valid netlister actions are <em>
ignore
 and <em>
stop
. The syntax is</em></em></p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014498"></a>nlAction=&quot;ignore&quot;<br />nlAction=&quot;stop&quot;</pre>
<h2>
<a id="pgfId-1014499"></a><a id="72120"></a>Inherited Connection Support</h2>

<p>
<a id="pgfId-1014501"></a>Inherited <a id="InhConns"></a>connections is an extension to the connectivity model that allows you to create global signals and override their names for selected branches of the design hierarchy. This flexibility allows you to use </p>
<ul><li>
<a id="pgfId-1014502"></a>Multiple power supplies in a design</li><li>
<a id="pgfId-1014503"></a>Overridable substrate connections</li><li>
<a id="pgfId-1014504"></a>Parameterized power and ground symbols</li></ul>


<p>
<a id="pgfId-1066464"></a>This section explains how the Verilog netlister handles multiple power and ground supplies in a Cadence Virtuoso&#174; Design Environment schematic design.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1066465"></a>You can use the <a href="chap5.html#hnlUserStubCVList">hnlUserStubCVList</a> variable to specify the stub cellviews, with the option to print the stub cellviews along with the interface details to resolve any inherited connections or power and ground net expressions. </div>
<p>
<a id="pgfId-1014508"></a>To learn about connectivity and naming conventions for inherited connections and how to add and edit net expressions in a schematic or symbol cellview, refer to the<em><a actuate="user" class="URL" href="../comphelp/comphelpTOC.html#firstpage" show="replace" xml:link="simple"> Virtuoso Schematic Editor L User Guide.</a></em></p>
<ul><li>
<a id="pgfId-1014511"></a><a href="chap5.html#features">Support features</a></li><li>
<a id="pgfId-1014513"></a><a href="chap5.html#limitation">Limitations</a></li><li>
<a id="pgfId-1014515"></a><a href="chap5.html#designExample">Design example</a></li><li>
<a id="pgfId-1014517"></a><a href="chap5.html#netlistExample">Netlist example</a></li></ul>




<h3>
<a id="pgfId-1014518"></a>Fe<a id="features"></a>atures</h3>

<p>
<a id="pgfId-1014519"></a>Support for inherited connections in the NC-Verilog Integration Environment includes</p>
<ul><li>
<a id="pgfId-1014520"></a>Pseudo ports The Verilog language does not support global signals. To support inherited connections, pseudo ports are generated through the hierarchy from where the net expression property is set to where the net expression is defined. One pseudo port is created for each inherited signal.</li><li>
<a id="pgfId-1014521"></a>Netlisting Modes The Verilog HNL netlister supports inherited connections in both full and incremental netlisting modes.</li></ul>


<h3>
<a id="pgfId-1014522"></a>Limit<a id="limitation"></a>ations</h3>

<ul><li>
<a id="pgfId-1014523"></a>Due to the introduction of pseudo ports in the resulting netlist, inherited connections cannot be inherited through text views. This is because the netlister cannot insert ports into a user-written textual description. </li><li>
<a id="pgfId-1014525"></a>Because the netlister creates a new pseudo port for each inherited terminal by default, the resulting netlist will not absolutely match the netlist for the functional view, which is based on the module&#8217;s exact pin count. Consequently, simulation comparison tools, such as SimCompare, may report simulation differences due to the extra pseudo ports. Also, when backannotation is performed on a lower level-module that has extra pseudo ports, the SDF annotator of the Verilog simulator will flag a backannotation error. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1014526"></a>When backannotation is performed on the top-level module, no error flags are generated because the components in the SDF are primitives. </div></li></ul>



<h3>
<a id="pgfId-1014528"></a>Design<a id="designExample"></a> Example</h3>

<p>
<a id="pgfId-1014529"></a>This section describes how you create an inherited property in VSE that handles multiple supplies.</p>

<ft-figtabl-title id="#id1014595">
<a id="pgfId-1014595"></a>Schematic diagram for library: <em>myLib</em>, cell: <em>top</em>, and view: <em>schematic</em></ft-figtabl-title>
<p>
<a id="pgfId-1018038"></a></p>
<div class="webflare-div-image">
<img width="561" height="232" src="images/chap5-4.gif" /></div>
<ft-figtabl-title id="#id1014631">
<a id="pgfId-1014631"></a>Schematic diagram for library: <em>myLib</em>, cell: <em>buffer</em>, and view: <em>schematic</em></ft-figtabl-title>
<p>
<a id="pgfId-1018039"></a></p>
<div class="webflare-div-image">
<img width="561" height="104" src="images/chap5-5.gif" /></div>
<ft-figtabl-title id="#id1014656">
<a id="pgfId-1014656"></a>Schematic diagram for library: <em>myLib</em>, cell: <em>inv</em>, and view: <em>schematic</em></ft-figtabl-title>
<p>
<a id="pgfId-1018040"></a></p>
<div class="webflare-div-image">
<img width="561" height="257" src="images/chap5-6.gif" /></div>
<ft-figtabl-title id="#id1014672">
<a id="pgfId-1014672"></a>Schematic diagram for library: <em>myLib</em>, cell: <em>nmos</em>, and view: <em>symbol</em></ft-figtabl-title>
<p>
<a id="pgfId-1018041"></a></p>
<div class="webflare-div-image">
<img width="569" height="121" src="images/chap5-7.gif" /></div>
<ft-figtabl-title id="#id1014694">
<a id="pgfId-1014694"></a>Schematic diagram for library: <em>myLib</em>, cell: <em>pmos</em>, and view: <em>symbol</em></ft-figtabl-title>
<p>
<a id="pgfId-1018042"></a><em>l</em></p>
<div class="webflare-div-image">
<img width="569" height="133" src="images/chap5-8.gif" /></div>

<p>
<a id="pgfId-1014695"></a>The example assumes a need to create a generic design component, such as an inverter. </p>
<p>
<a id="pgfId-1014696"></a>Depending on the block the inverter is instantiated in, the connections to power may be either 5 volt or 3 volt. This information cannot be inherently placed within the inverter schematic because the information must be common. Accordingly, the schematic uses the generic net</p>
<ul><li>
<a id="pgfId-1051916"></a><code>vdd!</code> for power</li><li>
<a id="pgfId-1051985"></a><code>gnd! </code>for ground</li></ul>

<p>
<a id="pgfId-1051987"></a>Now, consider the user instantiating these components (or blocks built out of these components) at some arbitrary level of hierarchy above, who needs to redefine <code>vdd!</code> to mean <code>my5V</code> and <code>my3V</code> respectively.</p>
<p>
<a id="pgfId-1051976"></a>In the schematic view of the cell <em>inv</em>, instead of using the general power and ground symbols, nets have been connected to those two nodes, and labels attached to them allowing inherited redefinition of the net name. The power connection (<code>vdd!</code>) has been defined to be the expression <code>[@vdd:%:vdd!], </code>which is interpreted as &#8220;set the name of this net to the name assigned to the property <code>vdd</code>, if you find it; otherwise, the default name of this net should be <code>vdd!</code>.&#8221; The default net must be global.</p>
<p>
<a id="pgfId-1051968"></a>In the schematic view of the cell <em>inv</em>, the net expression for the ground connection (<code>gnd!</code>) is [<code>@gnd:my%:gnd!</code>]. This means &#8216;find the value for the property <code>gnd</code>, prepend the prefix <code>my</code>, and use the result as the inherited net name&#8217;. The result is: <code>mygnd!</code> The net <code>mygnd!</code> must exist where the property <code>gnd</code> is set.</p>
<p>
<a id="pgfId-1014700"></a>In the top-level schematic, the properties <code>gnd</code> and <code>vdd</code> have been added to instance <code>I1</code> with values <code>gnd!</code> and <code>my3V</code> respectively. In doing so, we have redefined the two parameterized nets in the <em>inv</em> schematic, such that the top net will now be replaced by the global net <code>my3V</code> and the bottom net will be replaced by the global net <code>mygnd!</code></p>
<p>
<a id="pgfId-1014701"></a>Similarly by setting the properties <code>gnd</code> and <code>vdd</code> to <code>gnd!</code> and <code>my5V</code> respectively in instance <code>I2</code>, we redefine the topmost net in the inverter schematics referenced by instance <code>/I2/I3</code> and <code>/I2/I4</code> to be the net <code>my5V</code>. The bottom net is <code>mygnd!</code></p>

<h3>
<a id="pgfId-1014703"></a>Netlist <a id="netlistExample"></a>Example</h3>

<p>
<a id="pgfId-1014704"></a>This section describes how the netlister handles inherited connections within the NC-Verilog Integration Environment.</p>

<ft-figtabl-title id="#id1014770">
<a id="pgfId-1014770"></a>Schematic diagram for library: <em>mylib</em>, cell: <em>top</em>, and view: <em>schematic</em></ft-figtabl-title>
<p>
<a id="pgfId-1018043"></a></p>
<div class="webflare-div-image">
<img width="561" height="295" src="images/chap5-9.gif" /></div>
<ft-figtabl-title id="#id1014807">
<a id="pgfId-1014807"></a>Schematic diagram for library: <em>mylib</em>, cell: <em>buffer</em>, and view: <em>schematic</em></ft-figtabl-title>
<p>
<a id="pgfId-1018044"></a></p>
<div class="webflare-div-image">
<img width="561" height="127" src="images/chap5-10.gif" /></div>
<ft-figtabl-title id="#id1014844">
<a id="pgfId-1014844"></a>Schematic diagram for library: <em>mylib</em>, cell: <em>inv</em>, and view: <em>schematic</em></ft-figtabl-title>
<p>
<a id="pgfId-1018045"></a></p>
<div class="webflare-div-image">
<img width="561" height="266" src="images/chap5-11.gif" /></div>

<p>
<a id="pgfId-1014845"></a>Because the Verilog language does not support global nets, OSS offers the HNL Verilog formatter a special way to support inherited connection within the NC-Verilog Integration Environment. Additional ports are generated down the hierarchy from where the net expression property is set to where the net expression is defined. One additional port is created for each inherited net. </p>
<p>
<a id="pgfId-1014846"></a>The resulting netlist will look something like the following for the above example:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014848"></a>// Global nets module <br />
`celldefine
module cds_globals;
&#160;&#160; supply1 my3V_;<br />   supply0 gnd_;<br />   supply1 my5V_;<br />endmodule<br />`endcelldefine<br />// Library - mylib, Cell - myinv, View - schematic<br />// LAST TIME SAVED: Aug 13 15:16:34 1998<br />// NETLIST TIME: Aug 13 15:16:41 1998<br />`timescale 1ns / 1ns <br />
module myinv ( Y, inh_gnd, inh_vdd, A );
&#160;&#160; output  Y;<br />   input  A;<br />   inout  inh_gnd, inh_vdd;<br />
&#160;&#160; specify <br />      specparam CDS_LIBNAME  = &quot;mylib&quot;;<br />      specparam CDS_CELLNAME = &quot;myinv&quot;;<br />      specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />   endspecify<br />
&#160;&#160; nmos N0( Y, inh_gnd, A);<br />   pmos P0( inh_vdd, Y, A);<br />
endmodule

// Library - mylib, Cell - buffer, View - schematic
// LAST TIME SAVED: Aug 13 15:09:32 1998
// NETLIST TIME: Aug 13 15:16:41 1998
`timescale 1ns / 1ns 

module buffer ( Y, inh_gnd, inh_vdd, A );
&#160;&#160; output  Y;<br />   input  A;<br />   inout  inh_gnd, inh_vdd;<br />
&#160;&#160; specify <br />      specparam CDS_LIBNAME  = &quot;mylib&quot;;<br />      specparam CDS_CELLNAME = &quot;buffer&quot;;<br />      specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />   endspecify<br />
&#160;&#160; myinv I3 ( Y, inh_gnd, inh_vdd, net6);<br />   myinv I2 ( net6, inh_gnd, inh_vdd, A);<br />endmodule<br />
// Library - mylib, Cell - top, View - schematic
// LAST TIME SAVED: Aug 13 15:09:46 1998
// NETLIST TIME: Aug 13 15:16:41 1998
`timescale 1ns / 1ns 
module top ( OUT, IN );
&#160;&#160; output  OUT;<br />   input  IN;<br />
&#160;&#160; specify <br />      specparam CDS_LIBNAME  = &quot;mylib&quot;;<br />      specparam CDS_CELLNAME = &quot;top&quot;;<br />      specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />   endspecify<br />
&#160;&#160; buffer I0 ( net4, cds_globals.gnd_, cds_globals.my3V_, IN);<br />   buffer I1 ( OUT, cds_globals.gnd_, cds_globals.my5V_, net4);<br />endmodule</pre>
<h3>
<a id="pgfId-1023640"></a>Enhanced Support for Inherited Connections</h3>

<p>
<a id="pgfId-1023644"></a>A new SKILL environment variable, <code>simPrintInhConnAttributes</code><a id="marker-1023643"></a>, allows you to prevent the creation of pseudo ports and get the inherited connections information in the netlists which you started off with at the time of design entry.</p>
<p>
<a id="pgfId-1023645"></a><code>simPrintInhConnAttributes</code> is a boolean variable with a default value as <code>nil</code>. You can set this environment variable in the .<code>simrc</code> file. The syntax is as follows:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023646"></a>simPrintInhConnAttributes = t/nil</pre>

<p>
<a id="pgfId-1023671"></a>As the default value is <code>nil</code>, by default the Verilog netlister creates pseudo terminals for intermediate levels of the hierarchy.<a id="marker-1023670"></a></p>
<p>
<a id="pgfId-1023678"></a>The following figure shows an example of a buffer that uses explicit terminals with inherited connections for the power and the ground supplies. </p>

<p>
<a id="pgfId-1023722"></a></p>
<div class="webflare-div-image">
<img width="657" height="697" src="images/chap5-12.gif" /></div>

<p>
<a id="pgfId-1063754"></a></p>
<p>
<a id="pgfId-1023693"></a></p>

<div class="webflare-div-image">
<img width="667" height="460" src="images/chap5-13.gif" /></div>

<p>
<a id="pgfId-1023789"></a>For the above example, there are two versions of the netlist generated by Verilog Netlister corresponding to:</p>
<ol><li>
<a id="pgfId-1023796"></a><code>simPrintInhConnAttributes = &#8217;nil </code></li><li>
<a id="pgfId-1023797"></a><code>simPrintInhConnAttributes</code> <code>= &#8217;t</code></li></ol>

<p>
<a id="pgfId-1023783"></a>The Verilog netlist obtained when <code>simPrintInhConnAttributes = &#8217;nil </code>is as follows. Notice that in each of the netlists, the inherited connections are translated to pseudo ports highlighted in bold.</p>

<h4>
<a id="pgfId-1023706"></a>For cds0</h4>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023959"></a>// Library - test2, Cell - inv, View - schematic<br />// LAST TIME SAVED: Mar 24 15:37:26 2004<br />// NETLIST TIME: Jun 29 14:52:42 2005<br />&#8216;timescale 1ns / 1ns <br />
module inv ( out, .grnd(<strong>inh_gnd</strong>), .powr(<strong>inh_vdd</strong>), in );<br />output  out;<br />
inout&#160;&#160;<strong>inh_gnd</strong>, <strong>inh_vdd</strong>;<br />
input&#160;&#160;in;<br />
specify 
&#160;&#160;  specparam CDS_LIBNAME  = &quot;test2&quot;;<br />    specparam CDS_CELLNAME = &quot;inv&quot;;<br />    specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify<br />
tranif1 M1( out, <strong>inh_gnd</strong>, in);<br />tranif0 M0( <strong>inh_vdd</strong>, out, in);<br />endmodule</pre>
<h4>
<a id="pgfId-1023962"></a>For cds1</h4>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023965"></a>// Library - test2, Cell - buff, View - schematic<br />// LAST TIME SAVED: Oct  6 12:04:54 2004<br />// NETLIST TIME: Jun 29 14:52:42 2005<br />&#8216;timescale 1ns / 1ns<br />
module buff ( out, DVDD, DVSS, inh_vdd, in );
output&#160;&#160;out;<br />
inout&#160;&#160;DVDD, DVSS;<br />
input&#160;&#160;in;<br />
inout&#160;&#160;<strong>inh_vdd</strong>;<br />

specify 
&#160;&#160;  specparam CDS_LIBNAME  = &quot;test2&quot;;<br />    specparam CDS_CELLNAME = &quot;buff&quot;;<br />    specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify<br />
inv I1 ( .powr(<strong>inh_vdd</strong>), .grnd(cds_globals.GND_), .in(net6),<br />.out(out));</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1023988"></a>inv I0 ( .powr(DVDD), .grnd(DVSS), .in(in), .out(net6));<br />
endmodule</pre>
<h4>
<a id="pgfId-1024114"></a>For cds2</h4>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1024120"></a>// Library - test2, Cell - top2, View - schematic<br />// LAST TIME SAVED: Mar 24 15:55:12 2004<br />// NETLIST TIME: Jun 29 14:52:42 2005<br />&#8216;timescale 1ns / 1ns <br />
module top2 ( out, DVDD, DVSS, in );

output&#160;&#160;out;<br />
inout&#160;&#160;DVDD, DVSS;<br />
input&#160;&#160;in;<br />
specify 
&#160;&#160;  specparam CDS_LIBNAME  = &quot;test2&quot;;<br />    specparam CDS_CELLNAME = &quot;top2&quot;;<br />    specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify<br />
buff I0 ( .DVSS(DVSS), .DVDD(DVDD), .in(in), .out(out),
&#160;&#160;  .<strong>inh_vdd</strong>(cds_globals.vdd_));<br />endmodule</pre>

<p>
<a id="pgfId-1023826"></a>The Verilog netlist obtained when <code>simPrintInhConnAttributes = &#8217;t </code>is as follows. In the following netlists notice that the connectivity information is preserved and netExpression and netSet properties defined.</p>

<h4>
<a id="pgfId-1023824"></a>For cds0</h4>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1024253"></a>// Library - test2, Cell - inv, View - schematic<br />// LAST TIME SAVED: Mar 24 15:37:26 2004<br />// NETLIST TIME: Oct 19 19:25:00 2004<br />&#8216;timescale 1ns / 1ns <br />
module inv ( out, .grnd(gnd_), .powr(vdd_), in );

output&#160;&#160;out;<br />
(<strong>* netExpr = &quot;gnd(gnd_)&quot; *)inout  gnd_;<br /></strong>(<strong>* netExpr = &quot;vdd(vdd_)&quot; *)inout  vdd_;<br /></strong>input  in;<br />

specify 
&#160;&#160;  specparam CDS_LIBNAME  = &quot;test2&quot;;<br />    specparam CDS_CELLNAME = &quot;inv&quot;;<br />    specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify<br />
tranif1 M1( out, gnd_, in);
tranif0 M0( vdd_, out, in);

endmodule</pre>
<h4>
<a id="pgfId-1024251"></a>For cds1</h4>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1024290"></a>// Library - test2, Cell - buff, View - schematic<br />// LAST TIME SAVED: Oct  6 12:04:54 2004<br />// NETLIST TIME: Oct 19 19:25:00 2004<br />&#8216;timescale 1ns / 1ns<br />
module buff ( out, DVDD, DVSS, in );
supply1 VDD_;
supply0 GND_;

output&#160;&#160;out;<br />
inout&#160;&#160;DVDD, DVSS;<br />
input&#160;&#160;in;<br />
(<strong>* netExpr = &quot;vdd(vdd_)&quot; *) wire vdd_;<br /></strong>specify <br />    specparam CDS_LIBNAME  = &quot;test2&quot;;<br />    specparam CDS_CELLNAME = &quot;buff&quot;;<br />    specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify<br />
(<strong>* netSet = &quot;gnd&quot; *)(* gnd = &quot;GND_&quot; *)inv I1 ( out, GND_, vdd_, net6);<br /></strong>(<strong>* netSet = &quot;vdd&quot; *)(* vdd = &quot;VDD_&quot; *)inv I0 ( net6, DVSS, DVDD, in);<br /></strong>endmodule</pre>
<h4>
<a id="pgfId-1024285"></a>For cds2</h4>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1061234"></a>// Library - test2, Cell - top2, View - schematic<br />// LAST TIME SAVED: Mar 24 15:55:12 2004<br />// NETLIST TIME: Oct 19 19:25:00 2004<br />&#8216;timescale 1ns / 1ns <br />
module top2 ( out, DVDD, DVSS, in );

output&#160;&#160;out;<br />
inout&#160;&#160;DVDD, DVSS;<br />
input&#160;&#160;in;<br />
specify
&#160;&#160;  specparam CDS_LIBNAME  = &quot;test2&quot;;<br />    specparam CDS_CELLNAME = &quot;top2&quot;;<br />    specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify<br />
buff I0 ( out, DVDD, DVSS, in);
endmodule</pre>
<h2>
<a id="pgfId-1061236"></a><a id="97480"></a>Using a Verilog File Reference</h2>

<p>
<a id="pgfId-1061285"></a>In the configuration view of a design, you can add a reference of an external Verilog file for binding a cell, an instance, or an occurrence to a view in the referenced file. For details, see <em><a actuate="user" class="URL" href="../cdshiereditor/chap3.html#hebReferenceHDLHelp" show="replace" xml:link="simple">Referencing a Verilog File</a></em>.</p>
<p>
<a id="pgfId-1061288"></a>If you have specified a Verilog file reference through Virtuoso Hierarchy Editor and then netlist the design using the NC-Verilog netlister, the netlister uses the referenced Verilog file for cell binding and instance binding. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1061359"></a>The NC-Verilog netlister does not support occurrence binding using an external Verilog file reference. It supports stop points only at the cell level but not at the instance and occurrence levels. </div>
<p>
<a id="pgfId-1061240"></a>The netlister also creates a <code>config_file</code> file in the run directory that contains the binding information. Following is an example of <code>config_file</code>:</p>
<p>
<a id="pgfId-1061241"></a><code>config cdns_cfg; </code></p>
<p>
<a id="pgfId-1061242"></a><code>design worklib.test; </code></p>
<p>
<a id="pgfId-1061389"></a><code>instance test.top.Iinvpp8_39 use tmplib1.inv ;</code></p>
<p>
<a id="pgfId-1061243"></a><code>instance test.top.Iinvpp1_22 use tmplib1.inv ;</code></p>
<p>
<a id="pgfId-1061244"></a><code>...</code></p>
<p>
<a id="pgfId-1061245"></a><code>endconfig</code></p>

<h2>
<a id="pgfId-1061250"></a><a id="80502"></a>Iterated Instanc<a id="IteratedIns"></a>es Support</h2>

<p>
<a id="pgfId-1061251"></a>NC-Verilog supports netlisting of iterated instances without any expansion according to the Verilog 2001 standard. </p>
<p>
<a id="pgfId-1062913"></a>An iterated instance refers to an array of multiple instances. The iterated instance feature specifies that there is one-to-one mapping between a schematic design and a netlist with respect to iterated instances. This feature reduces netlist size, which further results in significant decrease in the time taken to generate a netlist. For example, in a Verilog design with an iterated instance of 8K range, a netlist is generated in approximately four minutes. This is an improvement over nine hours taken earlier without iterated instances support.</p>
<p>
<a id="pgfId-1034576"></a>The following figure shows a design with iterated instance, I3&lt;2:0&gt;.</p>

<p>
<a id="pgfId-1034580"></a></p>
<div class="webflare-div-image">
<img width="659" height="410" src="images/chap5-14.gif" /></div>

<p>
<a id="pgfId-1034581"></a>Earlier, each iterated instance was expanded to a list of individual instances and netlisted separately. The following example shows an iterated instance, <code>I3&lt;2:0&gt;</code>, which is expanded as three individual instances, <code>I3_2_</code>, <code>I3_1_</code>, and <code>I3_0_</code>:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1034582"></a>STRINGA I3_2_(M1_BL[2], WL_BLSEL_H[127], WL_GSEL, {A,A});</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1034583"></a>STRINGA I3_1_(M1_BL[1], WL_BLSEL_H[127], WL_GSEL, {A,A});</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1034584"></a>STRINGA I3_0_(M1_BL[0], WL_BLSEL_H[127], WL_GSEL, {A,A});</pre>

<p>
<a id="pgfId-1038509"></a>The iterated instance netlisting feature is enabled by default. The following example shows an array of iterated instances, which is processed as a single instance, <code>I3&lt;2:0&gt;</code>:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038510"></a>STRINGA I3[2:0](M1_BL[2:0], WL_BLSEL_H[127], WL_GSEL, {A,A});</pre>

<p>
<a id="pgfId-1038511"></a>To disable the iterated instance netlisting, set the <code>vlogExpandIteratedInst</code> flag to true in the <code>.simrc</code> file or at CIW as:</p>
<p>
<a id="pgfId-1038512"></a><code>vlogExpandIteratedInst = t</code></p>
<p>
<a id="pgfId-1063127"></a>If a design module has multiple iterated instances with the same base name, the netlister prints them in the expanded form, even if the <code>logExpandIteratedInst</code> flag is not set to <code>t</code>. For example, consider a schematic that contains split iterated instances <code>I0&lt;2:0&gt;</code> and <code>I0&lt;3&gt;</code>. In this case, the netlister prints the instances in the expanded form, as illustrated in the following Verilog netlist snippet:</p>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1063124"></a>dummy I0_2_ ( cds_globals.gnd_, net3);</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1063080"></a>dummy I0_1_ ( cds_globals.gnd_, net3);</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1063081"></a>dummy I0_0_ ( cds_globals.gnd_, net3);</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1063071"></a>dummy I0_3_ ( net2, cds_globals.gnd_);</pre>
<p>
<a id="pgfId-1063063"></a>If there are no aliases in a design, you can stop alias processing to further improve NC-Verilog performance. For example, if you set the <code>hnlIgnoreAlias</code><a id="marker-1063064"></a> flag to true in a Verilog design with an iterated instance of 8K range, a netlist is generated in approximately 1 second. This is a further improvement over the 4 minutes taken when the flag value is false. The <code>hnlIgnoreAlias</code> flag is set to true as:</p>
<p>
<a id="pgfId-1034592"></a><code>hnlIgnoreAlias = t</code></p>

<h2>
<a id="pgfId-1023712"></a><a id="33294"></a>Controlling Netlister <a id="controlActions"></a>Actions</h2>

<p>
<a id="pgfId-1014933"></a>You can modify netlisting options at any time during a session by changing the options on the <h-hot><a href="chap2.html#NetlistSetupForm">Netlist Setup form</a></h-hot> and then restarting the netlister.</p>
<p>
<a id="pgfId-1014935"></a>The Netlist Setup form lets you </p>
<ul><li>
<a id="pgfId-1014936"></a>Specify the order of precedence for cellview translation</li><li>
<a id="pgfId-1014937"></a>Specify the level of hierarchical expansion </li><li>
<a id="pgfId-1014938"></a>Specify the syntactical formats used in the netlist; for example, you can preserve bus structures [vectors] or translate them to bit netlists [scalars].</li><li>
<a id="pgfId-1014939"></a>Assign global nets to net types supply0 and supply1</li><li>
<a id="pgfId-1014940"></a>Specify whether netlisting is performed in the foreground or background</li><li>
<a id="pgfId-1038516"></a>Specify how to synchronize terminals of an instance and its switched master</li></ul>






<h3>
<a id="pgfId-1014942"></a>Using View Lists<a id="Using View and Stop Lists"></a></h3>

<p>
<a id="pgfId-1014944"></a>The <a id="marker-1014943"></a>view list lets you specify the order of precedence that the netlister uses to select and netlist the cellviews for a given master cell. The following list shows the default order of precedence:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014945"></a>functional behavioral system hdl verilog schematic symbol</pre>

<p>
<a id="pgfId-1014946"></a>Beginning with the first cellview in the list, the netlister traverses the view list, in order, until an existing cellview is found. That cellview is then used to netlist the cell. This process is repeated until all the cells of your design are netlisted.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1014947"></a>In general, when you netlist a given cellview, you netlist the master cell property values. However, any property values that you assign to instantiations override the property values of the master cell. </div>

<h3>
<a id="pgfId-1014949"></a>Using Stop Lists</h3>

<p>
<a id="pgfId-1014950"></a>In addition to selecting a cellview for netlisting, you can control the hierarchical expansion of cells by specifying the stop list. </p>
<p>
<a id="pgfId-1014951"></a>When the netlister encounters a cellview from the view list, the netlister checks to see if the cellview is in the stop list. If the cellview is in the stop list, the netlister stops further expansion of the design at this level. If the cellview is not in the stop list, the netlister continues the expansion by examining instances contained in the chosen cellview.</p>
<p>
<a id="pgfId-1014952"></a>The order of cellviews in the stop list is irrelevant. The default stop list is</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014953"></a>functional behavioral system hdl verilog symbol</pre>

<p>
<a id="pgfId-1014955"></a>You can use the Netlist Setup form to modify the view and stop lists. </p>

<h3>
<a id="pgfId-1014957"></a>Starting the Netlister<a id="Invoking Netlister"></a></h3>

<p>
<a id="pgfId-1014959"></a>In <a id="marker-1014958"></a>the simulation environment, you must explicitly start the netlister</p>
<ul><li>
<a id="pgfId-1014960"></a>Prior to simulating a new design </li><li>
<a id="pgfId-1014961"></a>When any cell in your design is modified</li><li>
<a id="pgfId-1014962"></a>When any cell instantiated from a source library is modified</li></ul>


<p>
<a id="pgfId-1014963"></a>To start the netlister, on the fixed menu click <em>Generate Netlist</em> or from the menu bar choose <em>Commands &#8211; Generate Netlist</em>.</p>

<h3>
<a id="pgfId-1014968"></a>User Messages<a id="User Messages"></a></h3>

<p>
<a id="pgfId-1014970"></a>The netlister<a id="marker-1014969"></a> issues messages to inform you how netlisting is being performed. For example, it will let you know</p>
<ul><li>
<a id="pgfId-1014971"></a>The syntactical formats you have selected to netlist; that is, whether you preserved bus structures (vectors) or translated them to bit netlists (scalars)</li><li>
<a id="pgfId-1014972"></a>Which view is used for netlisting each cell and cellviews at which hierarchical expansion is stopped</li><li>
<a id="pgfId-1014973"></a>When global nets are incorrectly specified</li><li>
<a id="pgfId-1014974"></a>If all design cells are being renetlisted or you are netlisting incrementally</li><li>
<a id="pgfId-1066591"></a>Any cellnames that are potentially<a id="marker-1066590"></a> illegal Verilog names and the names they are mapped to</li></ul>




<p>
<a id="pgfId-1066595"></a>You can set the <h-hot><a href="chap5.html#hnlVerilogVerboseLevel">hnlVerilogVerboseLevel</a></h-hot> variable to specify the type of messages that should be displayed on CIW. By default, all error, warning and info messages from netlister are displayed. Set this variable to <code>error</code> or <code>warning</code> to display only error or only error and warning messages, respectively.</p>

<h3>
<a id="pgfId-1014978"></a>Global Nets Not Power or Ground<a id="Global Nets Not Power or Ground"></a></h3>

<p>
<a id="pgfId-1014982"></a>You can specify<a id="marker-1014979"></a> that <a id="marker-1014980"></a>a net <a id="marker-1014981"></a>is a global signal by specifying an exclamation point (!) as the last character in its name in a schematic view. </p>
<p>
<a id="pgfId-1014983"></a>You normally specify global signals in one of the following locations:</p>
<ul><li>
<a id="pgfId-1014984"></a>The <em>Global Power Nets</em> or <em>Global Ground Nets</em> text entry fields</li><li>
<a id="pgfId-1014986"></a>The OSS global variable assignments to <a id="marker-1014985"></a>simVerilogPwrNetList or <a id="marker-1014987"></a>simVerilogGndNetList</li></ul>

<p>
<a id="pgfId-1014988"></a>When the netlister encounters global signal declarations in other locations, the netlister instantiates those signals in a special purpose module called <code>globals_module</code>. </p>
<p>
<a id="pgfId-1014990"></a>The <a id="marker-1014989"></a><code>globals_module</code> resides in the automatically generated <code>cds_global.v</code> file in the <code>hdlFilesDir</code> directory. The <code>globals_module</code> is instantiated in the test fixture file. The test fixture is the only place in which you can place values on these nets. Do not attempt to drive them in a design module or in the <code>globals_module</code> definition.</p>
<p>
<a id="pgfId-1014991"></a>The signals instantiated in the <code>globals_module</code> module are of the type wire. In each design module, the netlister places continuous assignments that set the local values of the global nets to their global values. For example, if the netlister encountered the global signal <code>global_clock</code>, it would create the following module:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014992"></a>module globals_module;<br />wire global_clock;<br />endmodule</pre>

<p>
<a id="pgfId-1014993"></a>The netlister would also create the following continuous assignment in each design module:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014994"></a>assign global_clock=top.globals_inst.global_clock;</pre>

<p>
<a id="pgfId-1014995"></a>The netlister generates a test fixture template that includes an instantiation of the <code>globals_module</code> module. If you create your own test fixture template, you need to add an instantiation of the <code>globals_module</code> called <code>globals_inst</code> to your template.</p>
<p>
<a id="pgfId-1014996"></a>Global signals on schematics are mapped to <code>global_</code><span class="webflare-courier-new" style="white-space:pre"><em>x</em></span>, where <span class="webflare-courier-new" style="white-space:pre"><em>x</em></span> is a unique number. The mapping for a cell&#8217;s global signals is contained in the <code>globalmap</code> file in the <code>ihnl</code><em> </em>directory of the run directory. You can examine the <code>globalmap</code> file to see entries similar to the following that demonstrate the mappings:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014997"></a>gnd! global_0<br />vdd! global_1<br />global_clock! global3</pre>

<p>
<a id="pgfId-1014998"></a>To propagate signals on all the wires named <code>global_clock</code> in the design modules, assuming that <code>global_clock</code> maps to <code>global_3</code>, place lines similar to the following in the test fixture:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014999"></a>module test;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1015000"></a>reg global_clock_value;<br />globals_module globals_inst();</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1015001"></a>assign<br />   top.globals_inst.global_3=global_clock_value;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1015002"></a>initial<br />global_clock_value=0;<br />always<br />   begin<br />      #10;<br />      global_clock_value=~global_clock_value;<br />   end</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1015003"></a>endmodule;</pre>

<p>
<a id="pgfId-1015004"></a>Be sure to refer to global nets by their complete hierarchical names when you make assignments to them. Failing to refer to the complete hierarchical names can result in changes that have less than global scope.</p>

<h3>
<a id="pgfId-1038528"></a><a id="29975"></a>Sy<a id="syncTerminals"></a>nchronizing Terminals</h3>

<p>
<a id="pgfId-1038529"></a>By default, the NC-Verilog netliser retains the design terminals during netlist generation. However, if there is a mismatch between the terminals of an instance/placed master and its switch master, the netlister expands the terminals in the netlist. </p>
<p>
<a id="pgfId-1039468"></a>For all kinds of terminals, scalar, vector, or bundles, the netlister checks the names of terminals. If the names are precisely same, the netlister retains the bus terminals in the netlist. For example, if the placed master of an instance has terminals as a[0:3], b, and d and the switch master also has same terminals as a[0:3], b, and d, the netlist too has same terminals. In case of a mismatch, the netlister splits the terminals that mismatch. For example, if the placed master has terminals as a[0:2], b, and d and the switch master has terminals as a[0], a[1], a[2], b, and d, the netlister splits the terminal of the placed master as a[0], a[1], a[2].</p>
<p>
<a id="pgfId-1038583"></a>However, you can choose to synchronize the mismatched terminals while generating a netlist using the <em>Terminal SyncUp</em> option on the <em>Netlist Setup</em> form. You can also set the <code>hnlVerilogTermSyncUp</code> variable in the <code>.vlogifrc</code> file.</p>
<p>
<a id="pgfId-1039356"></a>The <em>Terminal SyncUp</em> option provides the following three choices:</p>
<ul><li>
<a id="pgfId-1038593"></a>Expand on Mismatch: Retains the design terminals, but expands the mismatched terminals, as explained above. This is the default option. </li><li>
<a id="pgfId-1039434"></a>Honor Switch Master: Honors the terminals of the switch master and merges/expands the ports of the placed master to match with the switch master. This option does not work with explicit netlisting and is helpful when you want to netlist text views.</li><li>
<a id="pgfId-1062492"></a>Merge All: Merges the placed master and switch master terminals. The netlister creates pure buses or scalar terminals. Using this option, you can create pure explicit netlist for any type of design.</li></ul>


<p>
<a id="pgfId-1062711"></a>If there are terminals on the placed master or symbol view but not in the switched master or schematic view, by default, the netlist generation continues and the mismatched terminals are dropped from the netlist. This is because, by default, the <code>hnlVerilogTermMismatchAction</code> variable is set as <code>ignore</code>. </p>
<p>
<a id="pgfId-1062737"></a>If you want to have an error or warning message for such terminals, set the <code>hnlVerilogTermMismatchAction</code> variable to any of the following values:</p>
<ul><li>
<a id="pgfId-1062738"></a><code>error</code>: Stops the netlist generation and prints an error message. </li><li>
<a id="pgfId-1062681"></a><code>warning</code>: Continues netlist generation, but drops the mismatched terminal from the netlist and prints a warning message. </li></ul>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1062658"></a>Some terminals on placed masters are created with the <code>physOnly</code> attribute. These terminals are used to implement connectivity model and are by default ignored by an OSS-based flat netlister</div>

<div class="webflare-information-macro webflare-macro-warning">
<a id="pgfId-1062494"></a>
If the <em>Terminal SyncUp</em> option is set as <code>Honor Switch Master</code> or <code>Merge All</code>, setting some netlist configuration options might give some unexpected results. For example, if you set the <code>hnlVerilogNetlistNonStopCellExplicit</code> option in <code>.simrc</code> or the <em>Drop Port Range</em> and <em>Preserve Buses</em> options in the <em>Netlist Setup</em> form and set the <em>Terminal SyncUp</em> option as , some unexpected results are generated. Therefore, it is recommended to set default values for the netlist configuration options while using Terminal SyncUp option.</div>

<p>
<a id="pgfId-1046345"></a>Consider the following example. The placed master of a cell, <code>mycell</code>, is as follows:</p>

<p>
<a id="pgfId-1038650"></a></p>
<div class="webflare-div-image">
<img width="672" height="236" src="images/chap5-16.gif" /></div>

<p>
<a id="pgfId-1038671"></a>The terminals in the symbol are:</p>
<p>
<a id="pgfId-1038586"></a><code>a[0], a[4:7], b, c, d, out[5]</code></p>
<p>
<a id="pgfId-1038669"></a>The sche<a id="mycell_schematic"></a>matic of the cell, <code>mycell</code>, is as follows:</p>

<p>
<a id="pgfId-1064687"></a></p>
<div class="webflare-div-image">
<img width="668" height="331" src="images/chap5-17.gif" /></div>

<p>
<a id="pgfId-1038655"></a>The terminals in the schematic are:</p>
<p>
<a id="pgfId-1038668"></a><code>a[0], a[4], a[5], a[6], a[7], b, c, d, out[5]</code></p>

<h4>
<a id="pgfId-1038692"></a>Expand on Mismatch</h4>

<p>
<a id="pgfId-1039400"></a>If you choose the default option to expand on mismatch, the terminals are expanded wherever there is a mismatch in the name. In the given example, terminal a[4:7] of the instance of mycell has been expanded. The generated netlist is given below:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038713"></a>module mycell ( out[5], {b, c, d}, inh_mygnd, inh_myvdd, a[4], a[5], a[6], a[7] );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038715"></a>inout&#160;&#160;inh_mygnd, b, c, d;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038718"></a>output [5:5]&#160;&#160;out;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038720"></a>input [4:7]&#160;&#160;a;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038722"></a>inout&#160;&#160;inh_myvdd;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038725"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038726"></a>    specparam CDS_LIBNAME  = &quot;mylib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038727"></a>    specparam CDS_CELLNAME = &quot;mycell&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038728"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038729"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038731"></a>and I1 ( net26, inh_mygnd, b, c, d);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038732"></a>and I0 ( net31, a[4], a[6], a[5], a[7]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038733"></a>and I2 ( out[5], net31, net26);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038693"></a>endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038795"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039199"></a>module topcell ( out1, in1[0], in1[5:7], {in2[0], in1[1:3]} );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039204"></a>output&#160;&#160;out1;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039207"></a>input [0:0]&#160;&#160;in2;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039208"></a>input [0:7]&#160;&#160;in1;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039211"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039212"></a>    specparam CDS_LIBNAME  = &quot;mylib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039213"></a>    specparam CDS_CELLNAME = &quot;topcell&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039214"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039215"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039217"></a>mycell I0 ( out1, in1[0], in1[5:7], in1[0], cds_globals.vdd_, in2[0], in1[1], in1[2], in1[3]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039185"></a>endmodule</pre>

<p>
<a id="pgfId-1039360"></a>You can use the Expand on Mismatch option with <em>Netlist Explicitly</em> option on the <em>Netlist Setup</em> form to generate explicit netlist, but the resulting netlist might not be a purely explicit. Therefore, if you want to generate a pure netlist, it is recommended to use the Merge All option instead.</p>

<h4>
<a id="pgfId-1038743"></a>Honor Switch Master</h4>

<p>
<a id="pgfId-1038694"></a>With implicit netlisting, you can choose to honor the switch master at both module and instance level to synchronize the terminals. In this case, the netlister merges/expands the ports of the placed master to match with the switch master. If some extra terminals are found on the placed master, the netlister ignores those terminals and generates netlist. However, if there are extra terminals on the switch master and no matching terminals are found on the placed master, the netlister gives errors.</p>
<p>
<a id="pgfId-1039125"></a>For the above example, if the <em>Honor Switch Master</em> option is selected, the netlist will be generated as given below:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038816"></a>module mycell ( out, inh_mygnd, {b,c,d}, inh_myvdd, a[4], a[5], a[6], a[7] );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038818"></a>inout&#160;&#160;inh_mygnd, inh_myvdd, d, c, b;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038821"></a>output [5:5]&#160;&#160;out;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038823"></a>input [4:7]&#160;&#160;a;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038826"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038827"></a>    specparam CDS_LIBNAME  = &quot;mylib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038828"></a>    specparam CDS_CELLNAME = &quot;mycell&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038829"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038830"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038832"></a>and I1 ( net26, inh_mygnd, b, c, d);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038833"></a>and I0 ( net31, a[4], a[5], a[6], a[7]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038834"></a>and I2 ( out[5], net31, net26);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038699"></a>endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038839"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039238"></a>module topcell ( out1, in1[5:7], in1[0], {in2[0],in1[1:3]} );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039240"></a>output&#160;&#160;out1;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039243"></a>input [0:0]&#160;&#160;in2;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039244"></a>input [0:7]&#160;&#160;in1;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039247"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039248"></a>    specparam CDS_LIBNAME  = &quot;mylib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039249"></a>    specparam CDS_CELLNAME = &quot;topcell&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039250"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039251"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039253"></a>mycell I0 ( out1, in1[0], in1[5:7], cds_globals.vdd_, in1[2], {in2[0],in1[1]}, in1[3]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039029"></a>endmodule</pre>

<p>
<a id="pgfId-1039409"></a></p>

<h4>
<a id="pgfId-1039395"></a>Merge All</h4>

<p>
<a id="pgfId-1039396"></a>In this case, the netlister merges all the vector terminals to create pure buses. Scalar terminals are kept as is and the bundled terminals are converted to scalar ports. </p>
<p>
<a id="pgfId-1039070"></a>Following are the special considerations for merging:</p>
<ul><li>
<a id="pgfId-1039071"></a>While merging the terminals of a single bus, if there are holes (that means, if connections for some terminals of a bus are missing), the netlister inserts dummy connections in the netlist. For example, in the schematic view of the cell, <a href="chap5.html#mycell_schematic">mycell</a>, shown above, the connections are defined only for terminals <code>a[0]</code>, <code>a[4]</code>, <code>a[5]</code>, <code>a[6]</code>, and <code>a[7]</code> of the bus <code>a</code>. For other terminals, the connections are missing. With Merge All option, the netlister createS dummy connections for such terminals to create a pure bus. By default, these dummy nets are named as <code>dummy_net_cadence</code> and the terminals are of type <code>input</code>. It is recommended that you should not create your own nets with this name.</li><li>
<a id="pgfId-1039075"></a>If the vector terminals being merged are of different directions, the netlister still merges them and considers them as inout terminals. </li><li>
<a id="pgfId-1039664"></a>If the switch master of an instance is a text view, the netlister automatically honors the switch master for that instance and creates a valid Verilog netlist.</li></ul>


<p>
<a id="pgfId-1039038"></a>For the example given above, if the <em>Netlist Explicitly</em> option is <code>on</code>, the netlist will be generated as given below:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038911"></a>module mycell ( out, .a({inh_mygnd,dummy_net_cadence,dummy_net_cadence,dummy_net_cadence,a[4],a[5],a[6],a[7]}), b, c, d, inh_myvdd );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038913"></a>inout&#160;&#160;b, c, d, inh_myvdd, inh_mygnd;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038915"></a>input&#160;&#160;dummy_net_cadence;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038917"></a>output [5:5]&#160;&#160;out;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038919"></a>input [4:7] a;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038922"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038923"></a>    specparam CDS_LIBNAME  = &quot;mylib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038924"></a>    specparam CDS_CELLNAME = &quot;mycell&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038925"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038926"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1074601"></a>and I1 ( net26, inh_mygnd, b, c, d);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1074602"></a>and I0 ( net31, a[4], a[6], a[5], a[7]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1074603"></a>and I2 ( out[5], net31, net26);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038705"></a>endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039268"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039272"></a>module topcell ( out1, .in1({in1[0],in1[1],in1[2],in1[3],dummy_net_cadence,in1[5],in1[6],in1[7]}), in2 );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039274"></a>output&#160;&#160;out1;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039276"></a>input&#160;&#160;dummy_net_cadence;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039278"></a>input [0:0]&#160;&#160;in2;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039279"></a>input [0:7] in1;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039282"></a>specify </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039283"></a>    specparam CDS_LIBNAME  = &quot;mylib&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039284"></a>    specparam CDS_CELLNAME = &quot;topcell&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039285"></a>    specparam CDS_VIEWNAME = &quot;schematic&quot;;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039286"></a>endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039288"></a>mycell I0 ( .out(out1), .a({in1[0],dummy_net_cadence,dummy_net_cadence,dummy_net_cadence,in2[0],in1[1],in1[2],in1[3]}), .b(in1[5]),</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1038909"></a>     .c(in1[6]), .d(in1[7]), .inh_myvdd(cds_globals.vdd_));</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039292"></a>endmodule</pre>

<p>
<a id="pgfId-1039505"></a>In the above example, <code>dummy_net_cadence</code> are the dummy connections inserted for holes. </p>

<h4>
<a id="pgfId-1039471"></a>Creating Pure Explicit Netlist</h4>

<p>
<a id="pgfId-1039488"></a>To generate a pure explicit netlist, you can configure the following settings in the <em>Netlist Setup</em> form:</p>
<ul><li>
<a id="pgfId-1039495"></a>Select the <em>Explicit Netlist</em> option</li><li>
<a id="pgfId-1039498"></a>Set the <em>Terminal Syncup</em> option to <code>Merge All</code></li></ul>

<p>
<a id="pgfId-1039531"></a>When these two options are set, the netlister generates pure netlist for all the designs irrespective of the configuration of terminals between placed master and switch master. All types of terminals, split buses, bundles, or, mismatched terminals are merged.</p>
<p>
<a id="pgfId-1039538"></a>While generating pure netlists, the netlister ignores extra terminals found at the instance, but if extra terminals are found at the switch master, the netlister flags errors.&#160;&#160;&#160;&#160;</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1053697"></a>To generate a pure explicit netlist with flattened buses, set the Terminal SyncUp option to &#39;Expand on Mismatch&#39;. You cannot generate a netlist with flattened buses if the Terminal SyncUp option is set to &#39;Merge All&#39; or &#39;Honor Switch Master&#39;.</div>

<h4>
<a id="pgfId-1039532"></a>Including Verilog Text Views in Netlist</h4>

<p>
<a id="pgfId-1039533"></a>To include verilog text views in the netlist, set the <em>Terminal SyncUp</em> option on the <em>Netlist Setup</em> form to <code>Honor Switch Master</code>. In this case, the netlister honors only the terminal definitions existing in the text view and creates these terminals as is at the instance line.</p>
<p>
<a id="pgfId-1039588"></a>While generating netlists with Verilog text views, the netlister ignores extra terminals found at the instance, but if extra terminals are found at the switch master, the netlister flags errors.</p>

<h2>
<a id="pgfId-1038653"></a><a id="73738"></a>Adding Simulation<a id="simulationProperties"></a> Properties<a id="Using the Property Editor to Add Simulation Properties"></a></h2>

<p>
<a id="pgfId-1015009"></a><a id="marker-1015008"></a>You can add the following simulation properties to instances you have placed in your design and to the schematic views of their master cells.</p>
<ul><li>
<a id="pgfId-1015010"></a>Verilog properties that translate to Verilog parameter statements for master cells</li><li>
<a id="pgfId-1015011"></a>Verilog properties that translate to Verilog defparam statements for instances</li><li>
<a id="pgfId-1015012"></a>Delay and drive strengths for instances</li><li>
<a id="pgfId-1015013"></a>Netlister action (nlAction) properties for instances and master cells</li><li>
<a id="pgfId-1015014"></a>Ancillary data files (hnlVerilogCellAuxData) for schematic cell views</li></ul>





<h3>
<a id="pgfId-1015017"></a>Properties Added for Imported Modules</h3>

<p>
<a id="pgfId-1015018"></a>When you use Verilog In editor to import an HDL Verilog module, the system automatically creates the following properties:</p>
<ul><li>
<a id="pgfId-1015020"></a><a href="chap5.html#portOrder">portOrder</a></li><li>
<a id="pgfId-1018841"></a><a href="chap5.html#paramOrder"></a><a href="chap5.html#paramOrder">paramOrder</a></li><li>
<a id="pgfId-1015022"></a><a href="chap5.html#modelName">model Name</a></li><li>
<a id="pgfId-1044299"></a><a href="chap5.html#verilogPrintStrengthAndDelay"></a><a href="chap5.html#verilogPrintStrengthAndDelay"></a><a href="chap5.html#verilogPrintStrengthAndDelay">verilogPrintDelayAndStrength</a><a id="verilogPrintDelayAndStrength"></a></li><li>
<a id="pgfId-1015024"></a><a href="chap5.html#verilogFormatProc">verilogFormatProc</a></li><li>
<a id="pgfId-1015025"></a><a href="chap5.html#timescale">timescale</a></li></ul>





<p>
<a id="pgfId-1015026"></a>The Verilog netlister uses these properties to control the port sequence, model name, formatting functions and timescale. </p>
<p>
<a id="pgfId-1015027"></a>When all of these properties exist, the netlister formats the instance ports implicitly based on the portOrder property definition. You can use the <h-hot><a actuate="user" class="URL" href="../comphelp/chap8.html#schEditPinOrderForm" show="replace" xml:link="simple">Edit Pin Order form</a></h-hot> to rearrange the pin order.</p>
<p>
<a id="pgfId-1015029"></a>The following list defines each property and provides an example for each property.</p>
<p>
<a id="pgfId-1025892"></a><strong>portOrder</strong><a id="24603"></a></p>

<p>
<a id="pgfId-1022097"></a></p>
<table class="webflareTable" id="#id1022098">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022100"></a><em>
portOrder
<a id="portOrder"></a></em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022102"></a>Displays a list that specifies the port ordering (pin names) by pin sequence. </p>
</td>
</tr>
</tbody></table>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1018856"></a>syntax:&#160;&#160;       (&quot;<code><em>pinName1</em></code>&quot; &quot;<code><em>pinName2</em></code>&quot; &quot;<code><em>pinName3</em></code>&quot;....)</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1018880"></a>example&#160;&#160;       (&quot;out&quot; &quot;in1&quot; &quot;in2&quot;)</pre>
<p>
<a id="pgfId-1023012"></a>If the portOrder property is not set for the <code>hnlVerilogPrintPrimGate</code>, <code>hnlVerilogPrintBehavePortOrder</code>, and <code>hnlVerilogPrintBehaveModel</code> formatting functions, then the default portOrder is used. The default portOrder is the Output Pins, followed by the InputOutput Pins, followed by the Input Pins, in the alphanumeric order.</p>
<p>
<a id="pgfId-1025894"></a><strong>paramOrder</strong></p>

<p>
<a id="pgfId-1022130"></a></p>
<table class="webflareTable" id="#id1022131">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022133"></a><em>
paramOrder
<a id="paramOrder"></a></em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022135"></a>Displays a list that specifies the order of Verilog parameter names. This needs to be added when <code>hnlVerilogDonotPrintDefparam</code> is <code>t</code>.</p>
</td>
</tr>
</tbody></table>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1018891"></a>syntax:&#160;&#160;       (<code><em>&quot;paramName1&quot; &quot;paramName2&quot; &quot;paramName3&quot; ....</em></code>)</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1018892"></a>example&#160;&#160;       (&quot;RISE&quot; &quot;FALL&quot; &quot;VDD&quot;)</pre>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1019353"></a>All the parameter names that will be used must be specified in the paramOrder list otherwise the Netlister will format using the default way, printing the Verilog defparam keyword.</div>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019402"></a>               module myinv ( Y, A );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019400"></a>               output  Y;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019412"></a>               input   A;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019413"></a>                 </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019414"></a>                    parameter RISE = &quot;10ps&quot;,</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019415"></a>                         FALL = &quot;20ps&quot;,</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019416"></a>                         VDD  =  5.0;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019417"></a>               ....</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019509"></a>               ....</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019510"></a>               endmodule</pre>

<p>
<a id="pgfId-1019426"></a>If <code>hnlVerilogDonotPrintDefparam</code> is <code>t</code>, then the instance I0 will be formatted something like this in the resulting netlist.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019873"></a>               module buffer(Y,A);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019874"></a>               output Y;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019432"></a>               input  A;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019437"></a>               myinv I0(&quot;25ns&quot;,&quot;35ns&quot;) (Y,A);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019639"></a>               .....</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1019640"></a>               endmodule</pre>

<p>
<a id="pgfId-1019641"></a>The Netlister will print the defparam values corresponding to the parameter names listed in the <code>paramOrder</code> property. </p>
<p>
<a id="pgfId-1025895"></a><strong>modelName</strong><a id="81478"></a></p>

<p>
<a id="pgfId-1022031"></a></p>
<table class="webflareTable" id="#id1022032">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022034"></a><em>
modelName
<a id="modelName"></a></em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022036"></a>Displays the model name as a string value.</p>
</td>
</tr>
</tbody></table>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1015035"></a>syntax:&#160;&#160;       &quot;<code><em>verilogModuleName</em></code>&quot;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1025899"></a>example&#160;&#160;          &quot;and&quot;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1026232"></a>instID-&gt;modelName</pre>
<p>
<a id="pgfId-1026135"></a>The netlister looks at the <code>modelName</code> property on the instance if the switch master of the instance is a stopping view and the properties, <code>verilogFormatProc</code> and <a href="chap5.html#78770">hnlVerilogFormatInst Property</a> are not defined on the master.</p>
<p>
<a id="pgfId-1044269"></a>An exception to this rule is when the format procedures <code>hnlVerilogPrintPrimGate</code> or <code>hnlVerilogPrintBehaveModel</code> are defined on the master then also the netlister looks for the modelName property on the instance.</p>
<p>
<a id="pgfId-1075926"></a>If <code>hnlVerilogIgnoreModelNameProperty</code> is set to <code>t</code>, Verilog netlister will ignore the <code>modelName</code> property while generating the netlist.</p>
<p>
<a id="pgfId-1044277"></a><a id="17665"></a>verilogPrintDelayAndStrength</p>

<p>
<a id="pgfId-1044285"></a></p>
<table class="webflareTable" id="#id1044278">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1044282"></a><em>
verilogPrintDelayAndStrength
<a id="newlink verilogPrintDelayAndStrength"></a><a id="verilogPrintStrengthAndDelay"></a></em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1044284"></a>Displays delays and strengths of a cellview as a string value.</p>
</td>
</tr>
</tbody></table>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1044286"></a>syntax:&#160;&#160;  &quot;<code><em>t</em></code> | <code><em>nil</em></code>&quot;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1044287"></a>example&#160;&#160;  verilogPrintDelayAndStrength=t</pre>
<p>
<a id="pgfId-1044288"></a>If the <code>verilogPrintDelayAndStrength</code> property for a cellview is set to <code>t</code>, the <code>hnlVerilogPrintLibraryModel</code> procedure prints the delay and strength values of the cellview.</p>
<p>
<a id="pgfId-1044271"></a><strong>timescale</strong></p>

<p>
<a id="pgfId-1035234"></a></p>
<table class="webflareTable" id="#id1035228">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1035231"></a><e-equation>
timescale</e-equation>
<a id="timescale"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1035233"></a>Displays the timescale property of the Verilog module.</p>
</td>
</tr>
</tbody></table>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1035235"></a>syntax:         &quot;&lt;time_unit&gt; / &lt;time_precision&gt;&quot;<br />   &lt;time_unit&gt; = &lt;order of magnitude&gt;&lt;unit of measurement&gt; <br />   &lt;time_precision&gt; = &lt;order of magnitude&gt;&lt;unit of measurement&gt;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1035236"></a>example         &#8220;1ns / 1ps&#8221;<br />            &#8220;10us/100ns&#8221;</pre>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1035237"></a>
There is no space between the integer and the unit of measurement.</div>

<p>
<a id="pgfId-1025911"></a><strong>verilogFormatProc</strong><a id="24994"></a></p>

<p>
<a id="pgfId-1025907"></a></p>
<table class="webflareTable" id="#id1025900">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025903"></a><em>
verilogFormatProc
<a id="verilogFormatProc"></a></em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025906"></a>Displays the model name and port ordering for a cell as set.</p>
</td>
</tr>
</tbody></table>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1025908"></a>syntax:&#160;&#160;       &quot;<code><em>verilogFormatFuncName</em></code>&quot;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1015041"></a>example&#160;&#160;       &quot;hnlVerilogPrintPrimGate&quot;</pre>
<div class="webflare-indent1 webflare-information-macro webflare-macro-note">
<a id="pgfId-1046469"></a>Only the name of the formatting function should be set as a value of the <code>verilogFormatProc</code> property. The arguments should not be specified with the function name. The function uses values from the properties.</div>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1073318"></a>
The formatter always looks first for a Verilog property called <a href="chap5.html#78770"><em>hnlVerilogFormatInst Property</em>. When the formatter finds the </a>hnlVerilogFormatInst property along with any other formatting properties, the hnlVerilogFormatInst property takes precedence over the other properties.</div>

<p>
<a id="pgfId-1062160"></a>You can specify the following formatting functions for this property:</p>
<ul><li>
<a id="pgfId-1062212"></a><code><a href="chap5.html#RTF686e6c566572696c6f675072">hnlVerilogPrintBehaveModel</a><code></code></code></li><li>
<a id="pgfId-1072664"></a><a href="chap5.html#69767">hnlVerilogPrintVhdlImport</a></li><li>
<a id="pgfId-1072675"></a><a href="chap5.html#95773">hnlVerilogPrintBehavePortOrder</a></li><li>
<a id="pgfId-1072588"></a><a href="chap5.html#51032">hnlVerilogPrintPrimGate</a></li><li>
<a id="pgfId-1062214"></a><a href="chap5.html#82207">hnlVerilogPrintLogGate</a></li><li>
<a id="pgfId-1062215"></a><a href="chap5.html#60339">hnlVerilogPrintLibraryModel</a><strong></strong></li><li>
<a id="pgfId-1062216"></a><a href="chap5.html#80494">hnlVerilogPrintBufif0Notif0</a><strong></strong></li><li>
<a id="pgfId-1062217"></a><a href="chap5.html#50762">hnlVerilogPrintBufif1Notif1</a></li><li>
<a id="pgfId-1062218"></a><a href="chap5.html#63389">hnlVerilogPrintBidiXfr</a></li><li>
<a id="pgfId-1072833"></a><a href="chap5.html#28759">hnlVerilogPrintNmosPmos</a></li><li>
<a id="pgfId-1072837"></a><a href="chap5.html#44117">hnlVerilogPrintCmos</a></li></ul>











<h4><em>
<a id="pgfId-1072615"></a><a id="RTF686e6c566572696c6f675072"></a>hnlVerilogPrintBehaveModel</em></h4>

<p>
<a id="pgfId-1072616"></a>Displays the model name and port sequence defined with the modelName and portOrder properties, respectively, of the cellview instance. If the portOrder property is not defined, the default portOrder is displayed. This function does not print strengths and delays.</p>
<p>
<a id="pgfId-1071665"></a>This function is used with a user-defined model. </p>
<p>
<a id="pgfId-1071680"></a>Example: <code>verilogFormatProc = &quot;hnlVerilogPrintBehaveModel&quot;</code></p>

<h4><em>
<a id="pgfId-1071401"></a><a id="69767"></a>hnlVerilogPrintVhdlImport</em></h4>

<p>
<a id="pgfId-1071404"></a>Displays the model name defined with the modelName property of the cellview instance. If the modelName property is not defined, the default value is displayed. If the model name contains special characters, &#39;.&#39; or &#39;:&#39;, they are replaced with an &#39;_&#39;.</p>
<p>
<a id="pgfId-1071700"></a>This function is used to print connectivity information for the instances imported through VHDL import .</p>
<p>
<a id="pgfId-1071409"></a>Example: <code>verilogFormatProc = &quot;hnlVerilogPrintVhdlImport&quot;</code></p>

<h4><em>
<a id="pgfId-1071413"></a><a id="95773"></a>hnlVerilogPrintBehavePortOrder</em></h4>

<p>
<a id="pgfId-1071416"></a>Displays the port sequence as specified with the portOrder property of the cellview instance. If the portOrder property is not defined, the default portOrder is used. </p>
<p>
<a id="pgfId-1071727"></a>The function affects the port order of the cell instance.</p>
<p>
<a id="pgfId-1071421"></a>Example: <code>verilogFormatProc = &quot;hnlVerilogPrintBehavePortOrder&quot;</code></p>

<h4><em>
<a id="pgfId-1071425"></a><a id="51032"></a>hnlVerilogPrintPrimGate</em></h4>

<p>
<a id="pgfId-1071428"></a>Displays the model name and optional port sequence defined with the modelName and portOrder properties, respectively, of the cellview instance. If the portOrder property is not defined, the default portOrder is displayed. This function also prints strengths and delays.</p>
<p>
<a id="pgfId-1071756"></a>If the property str is set to R on the instance, then it prefixes r to the primitive name taken from the modelName property. For example, if the modelName is tranif1 and str is set to R, then the primitive name displayed is rtranif1. This function is used with Verilog primitives.</p>
<p>
<a id="pgfId-1071433"></a>Example: <code>verilogFormatProc = &quot;hnlVerilogPrintPrimGate&quot;</code></p>

<h4><em>
<a id="pgfId-1071437"></a><a id="82207"></a>hnlVerilogPrintLogGate</em></h4>

<p>
<a id="pgfId-1071440"></a>Displays the model names defined with the modelName property and netlists them implicitly. This function is used with the following gates: nand, nor, and; as well as with other single-output logical gates. </p>
<p>
<a id="pgfId-1071792"></a>If the property str is set to R on the instance, the function prefixes r to the primitive name taken from the modelName property. </p>
<p>
<a id="pgfId-1071445"></a>Example: <code>verilogFormatProc = &quot;hnlVerilogPrintLogGate&quot;</code></p>

<h4><em>
<a id="pgfId-1071450"></a><a id="60339"></a>hnlVerilogPrintLibraryModel<strong></strong></em></h4>

<p>
<a id="pgfId-1071453"></a>Displays the model name and optional port sequence defined with the modelName and <span class="webflare-courier-new" style="white-space:pre"><em>portOrder</em></span> properties, respectively. The function also prints strengths and delays of the cellview, if the <span class="webflare-courier-new" style="white-space:pre"><em>verilogPrintDelayAndStrength</em></span> property is set to t.</p>
<p>
<a id="pgfId-1071819"></a>This function is used with library models. </p>
<p>
<a id="pgfId-1071841"></a>Example: <code>verilogFormatProc = &quot;hnlVerilogPrintLibraryModel&quot;</code></p>

<h4><em>
<a id="pgfId-1071843"></a><a id="80494"></a>hnlVerilogPrintBufif0Notif0<strong></strong></em></h4>

<p>
<a id="pgfId-1071844"></a><code>hnlVerilogPrintBufif0Notif0( </code><span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span><code> )</code></p>
<p>
<a id="pgfId-1071465"></a>Displays <span class="webflare-courier-new" style="white-space:pre"><em>bufif0</em></span> or <span class="webflare-courier-new" style="white-space:pre"><em>notif0</em></span>. This function is used with <code>bufif0</code> or <code>notif0</code> gates. The ports are displayed in the following order: </p>
<p>
<a id="pgfId-1071863"></a><code>output, input, not enable </code></p>
<p>
<a id="pgfId-1071870"></a>The values for these ports can be specified in any of the following ways:<br />output - y, input - a, not enable - en_<br />or<br />output - Y, input - A, not enable - EN_</p>
<p>
<a id="pgfId-1071466"></a><strong>Argument:</strong> <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span>, the type of gate where <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span> is one of the valid values, enclosed in quotes.</p>
<p>
<a id="pgfId-1071930"></a><strong>Valid Values</strong>: <code>&quot;bufif0&quot; &quot;notif0&quot;</code></p>
<p>
<a id="pgfId-1071944"></a><strong>Value Returned</strong>: None</p>
<p>
<a id="pgfId-1071472"></a><strong>Example: </strong></p>
<p>
<a id="pgfId-1071993"></a><code>verilogFormatProc = &quot;hnlVerilogPrintBufif0Notif0(&quot;bufif0&quot;)</code></p>
<p>
<a id="pgfId-1071474"></a>The above example prints the following instance line:</p>
<p>
<a id="pgfId-1071475"></a><span class="webflare-courier-new" style="white-space:pre"><em>bufif0 x(y,a,en_) </em></span></p>
<p>
<a id="pgfId-1071476"></a>where, <span class="webflare-courier-new" style="white-space:pre"><em>bufif0</em></span> is the model name, <span class="webflare-courier-new" style="white-space:pre"><em>x</em></span> is the name of instance and <span class="webflare-courier-new" style="white-space:pre"><em>y</em></span>, <span class="webflare-courier-new" style="white-space:pre"><em>a</em></span>, and <span class="webflare-courier-new" style="white-space:pre"><em>en_</em></span> are the names of nets connected to the output, input, and not enable ports.</p>

<h4><em>
<a id="pgfId-1071479"></a><a id="50762"></a>hnlVerilogPrintBufif1Notif1</em></h4>

<p>
<a id="pgfId-1071480"></a><code>hnlVerilogPrintBufif1Notif1( </code><span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span><code> )</code></p>
<p>
<a id="pgfId-1071482"></a>Displays <span class="webflare-courier-new" style="white-space:pre"><em>bufif1</em></span> or<span class="webflare-courier-new" style="white-space:pre"><em> notif1</em></span>. This function is used with <code>bufif1</code> or <code>notif1</code> gates. The ports are displayed in the following order: <br />output, input, enable </p>
<p>
<a id="pgfId-1072081"></a>The values for these ports can be specified in any of the following ways:<br />output - y, input - a, enable - en<br />or<br />output - Y, input - A, enable - EN</p>
<p>
<a id="pgfId-1072082"></a><strong>Argument:</strong><span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span>, the type of gate where <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span> is one of the valid values, enclosed in quotes.</p>
<p>
<a id="pgfId-1071485"></a><strong>Valid Values</strong>: <code>&quot;bufif1&quot; &quot;notif1&quot; </code></p>
<p>
<a id="pgfId-1071487"></a><strong>Value Returned</strong>: None</p>
<p>
<a id="pgfId-1071489"></a><strong>Example</strong></p>
<p>
<a id="pgfId-1071490"></a><code>verilogFormatProc = &quot;hnlVerilogPrintBufif1Notif1(&quot;bufif1&quot;)</code></p>
<p>
<a id="pgfId-1071491"></a>The above example prints the following instance line:</p>
<p>
<a id="pgfId-1071492"></a><span class="webflare-courier-new" style="white-space:pre"><em>bufif1 x(y,a,en) </em></span></p>
<p>
<a id="pgfId-1071493"></a>where, <span class="webflare-courier-new" style="white-space:pre"><em>bufif1</em></span> is the model name, x is the name of instance and <span class="webflare-courier-new" style="white-space:pre"><em>y</em></span>, <span class="webflare-courier-new" style="white-space:pre"><em>a</em></span>, and <span class="webflare-courier-new" style="white-space:pre"><em>en</em></span> are the names of nets connected to the output, input, and enable ports.</p>

<h4><em>
<a id="pgfId-1071496"></a><a id="63389"></a>hnlVerilogPrintBidiXfr</em></h4>

<p>
<a id="pgfId-1071497"></a><code>hnlVerilogPrintBidiXfr( </code><span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span><code> )</code></p>
<p>
<a id="pgfId-1071499"></a>Displays tranif1 and tranif0. This function is used with tranif1 and tranif0 gates. If the property str is set to R on the instance, this function displays rtranif1 and rtranif0 gates. <br />The ports are displayed in the following order: <br />drain, source, gate. <br />
The values for these ports can be specified in any of the following ways:
drain - d, source - s, gate - g 
or
drain - D, source - S, gate - G</p>
<p>
<a id="pgfId-1071500"></a><strong>Argument</strong>: <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span>, the type of gate where <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span> is one of the valid values, enclosed in quotes.</p>
<p>
<a id="pgfId-1071502"></a><strong>Valid Values:</strong> <code>&quot;tranif1&quot; &quot;tranif0&quot; &quot;rtranif1&quot; &quot;rtranif0&quot;</code></p>
<p>
<a id="pgfId-1071504"></a><strong>Value Returned</strong>: None</p>
<p>
<a id="pgfId-1071506"></a><strong>Example</strong>:</p>
<p>
<a id="pgfId-1071507"></a><code>verilogFormatProc = &quot;hnlVerilogPrintBidiXfr(&quot;tranif1&quot;)</code></p>
<p>
<a id="pgfId-1071508"></a>The above example prints the following instance line:</p>
<p>
<a id="pgfId-1072435"></a><span class="webflare-courier-new" style="white-space:pre"><em>tranif1 x(d,s,g) </em></span></p>
<p>
<a id="pgfId-1072436"></a>where, <span class="webflare-courier-new" style="white-space:pre"><em>tranif1</em></span> is the model name, <span class="webflare-courier-new" style="white-space:pre"><em>x</em></span> is the name of instance and <span class="webflare-courier-new" style="white-space:pre"><em>d</em></span>, <span class="webflare-courier-new" style="white-space:pre"><em>s</em></span>, and <span class="webflare-courier-new" style="white-space:pre"><em>g</em></span> are the names of nets connected to the drain, source, and gate ports.</p>

<h4><em>
<a id="pgfId-1071513"></a><a id="28759"></a>hnlVerilogPrintNmosPmos</em></h4>

<p>
<a id="pgfId-1071514"></a><code>hnlVerilogPrintNmosPmos( </code><span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span><code> )</code></p>
<p>
<a id="pgfId-1071516"></a>Displays pmos or nmos. This function is used with pmos and nmos gates. If the property str is set to R on the instance, this function displays rpmos or rnmos. <br />The ports are displayed in the following order: <br />drain, source, gate. <br />
The values for these ports can be specified in any of the following ways:
drain - d, source - s, gate - g 
or
drain - D, source - S, gate - G</p>
<p>
<a id="pgfId-1071517"></a><strong>Argument</strong>: <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span>, the type of gate where <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span> is one of the valid values, enclosed in quotes.</p>
<p>
<a id="pgfId-1071519"></a><strong>Valid Values</strong>: <code>&quot;pmos&quot; &quot;rpmos&quot; &quot;nmos&quot; &quot;rnmos&quot;</code></p>
<p>
<a id="pgfId-1071521"></a><strong>Value Returned</strong>: None</p>
<p>
<a id="pgfId-1071523"></a><strong>Example</strong>: </p>
<p>
<a id="pgfId-1071524"></a><code>verilogFormatProc = &quot;hnlVerilogPrintNmosPmos(&quot;pmos&quot;)</code></p>
<p>
<a id="pgfId-1071525"></a>The above example prints the following instance line:</p>
<p>
<a id="pgfId-1071526"></a><span class="webflare-courier-new" style="white-space:pre"><em>pmos x(d,s,g)</em></span></p>
<p>
<a id="pgfId-1071527"></a>where, <span class="webflare-courier-new" style="white-space:pre"><em>pmos</em></span> is the model name, <span class="webflare-courier-new" style="white-space:pre"><em>x</em></span> is the name of instance and <span class="webflare-courier-new" style="white-space:pre"><em>d</em></span>, <span class="webflare-courier-new" style="white-space:pre"><em>s</em></span>, and <span class="webflare-courier-new" style="white-space:pre"><em>g</em></span> are the names of nets connected to the drain, source, and gate ports. </p>

<h4><em>
<a id="pgfId-1071530"></a><a id="44117"></a>hnlVerilogPrintCmos</em></h4>

<p>
<a id="pgfId-1071531"></a><code>hnlVerilogPrintCmos( </code><span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span><code> )</code></p>
<p>
<a id="pgfId-1072347"></a>Displays cmos. If the property str is set to R on the instance, this function displays rcmos. This function is used with cmos gates. <br />The ports are displayed in the following order: <br />drain, source, ngate, pgate. <br />
The values for these ports can be specified in any of the following ways:
drain - d, source - s, ngate - gn, pgate - pn 
or
drain - D, source - S, ngate - GN, pgate - PN</p>
<p>
<a id="pgfId-1072348"></a><strong>Argument</strong>: <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span>, the type of gate where <span class="webflare-courier-new" style="white-space:pre"><em>t_gateType</em></span> is one of the valid values, enclosed in quotes.</p>
<p>
<a id="pgfId-1071536"></a><strong>Valid Values</strong>: <code>&quot;cmos&quot; &quot;rcmos&quot; </code></p>
<p>
<a id="pgfId-1071538"></a><strong>Value Returned</strong>: None</p>
<p>
<a id="pgfId-1071540"></a><strong>Example</strong>:</p>
<p>
<a id="pgfId-1071541"></a><code>verilogFormatProc = &quot;hnlVerilogPrintCmos(&quot;cmos&quot;)</code></p>
<p>
<a id="pgfId-1071542"></a>The above example prints the following instance line:</p>
<p>
<a id="pgfId-1071544"></a><span class="webflare-courier-new" style="white-space:pre"><em>cmos x(d,s,gn, pn</em></span></p>
<p>
<a id="pgfId-1072381"></a>where, cmos is the model name, <span class="webflare-courier-new" style="white-space:pre"><em>x</em></span> is the name of instance and <span class="webflare-courier-new" style="white-space:pre"><em>d</em></span>, <span class="webflare-courier-new" style="white-space:pre"><em>s</em></span>, <span class="webflare-courier-new" style="white-space:pre"><em>gn</em></span>, and <span class="webflare-courier-new" style="white-space:pre"><em>pn</em></span> are the names of nets connected to the drain, source, ngate, and pgate ports.</p>

<h3>
<a id="pgfId-1062303"></a>Adding Verilog Properties<a id="Adding Verilog Properties"></a></h3>

<p>
<a id="pgfId-1015093"></a>Use the following procedure t<a id="marker-1015092"></a>o add Verilog properties to instances in your design. </p>
<ol><li>
<a id="pgfId-1015101"></a>Make sure your design is editable.<br />
<a id="pgfId-1026701"></a><img width="649" height="353" src="images/chap5-19.gif" /></li><li>
<a id="pgfId-1015102"></a>In the design entry window, select the instance to which you want to add Verilog properties.</li><li>
<a id="pgfId-1015115"></a>Select the Edit &#8211; Properties &#8211; Objects command.<br />
<a id="pgfId-1026658"></a><img width="629" height="391" src="images/chap5-20.gif" />
<br />
<a id="pgfId-1015119"></a>The Edit Object Properties form appears.<br />
<a id="pgfId-1017456"></a><img width="498" height="142" src="images/chap5-21.gif" />
<br />
<a id="pgfId-1015120"></a>The appearance of the Edit Object Properties form varies depending on the type of object you select in your design. Refer to the <em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L </a></em>for more information about the Edit Object Properties form.</li><li>
<a id="pgfId-1015132"></a>Click Add on the Edit Object Properties form.<br />
<a id="pgfId-1026276"></a><img width="498" height="376" src="images/chap5-22.gif" />
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1015133"></a>The <em>Add</em> button appears on the form only if you have selected an instance in your design.</div>
<a id="pgfId-1064912"></a>The Add Property <a id="marker-1064911"></a>form appears.<br />
<a id="pgfId-1064916"></a><img width="411" height="187" src="images/chap5-23.gif" /></li><li>
<a id="pgfId-1064917"></a>In the Name field, enter <code>verilog</code> in lowercase letters.</li><li>
<a id="pgfId-1015156"></a>Select hierProp from the <em>Type</em> cyclic field.<br />
<a id="pgfId-1015164"></a>The Add Property form contracts.</li><li>
<a id="pgfId-1015165"></a>Click OK on the Add Property form.<br />
<a id="pgfId-1015166"></a>The system updates the Edit Object Properties form.</li></ol>




























<h4>
<a id="pgfId-1015167"></a>Specifying Values for Verilog Properties</h4>

<p>
<a id="pgfId-1015168"></a>Use the following procedure to specify values for user-defined properties.</p>
<ol><li>
<a id="pgfId-1064942"></a>Click the <em>
Expand
 button located next to the user-defined property.<br />
<a id="pgfId-1064950"></a><img width="498" height="441" src="images/chap5-24.gif" />
<br />
<a id="pgfId-1064951"></a>The Verilog properties form appears.</em></li><li>
<a id="pgfId-1015187"></a>Click Add on the Verilog properties form.<br />
<a id="pgfId-1017465"></a><img width="609" height="124" src="images/chap5-25.gif" />
<br />
<a id="pgfId-1015192"></a>The Add Property form appears.<br />
<a id="pgfId-1017498"></a><img width="638" height="244" src="images/chap5-26.gif" /></li><li>
<a id="pgfId-1015210"></a>Type a variable name in the <em>Name</em> field.<ul><li>
<a id="pgfId-1015211"></a>When you are adding properties to master cells, enter the variable name that you want the system to write in a parameter statement. </li><li>
<a id="pgfId-1015212"></a>When you are adding properties to instances, enter the name of the variable whose value you want the system to write in a defparam statement.</li></ul></li><li>
<a id="pgfId-1015213"></a>Select a type from the <em>Type</em> cyclic field.</li><li>
<a id="pgfId-1015214"></a>In the <em>Value</em> field, enter the value you want to assign to the variable you named in the <em>Name</em> field.<br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1015215"></a>
The system prints the value, without quotation marks, in the netlist if:</div><ul><li>
<a id="pgfId-1015216"></a>the property name is not <code>COMPONENT</code>.</li><li>
<a id="pgfId-1015217"></a>the property value is a floating point number.</li><li>
<a id="pgfId-1015218"></a>the property value is a binary/octal/decimal string.</li><li>
<a id="pgfId-1015219"></a>the first and last character of the property value are &#8217;(&#8217; and &#8217;)&#8217; respectively.</li><li>
<a id="pgfId-1015220"></a>the property value matches any of the following regular expressions:
[0-9]+[0-9]*[:][0-9]+[0-9]*[:][0-9]+[0-9]*
[0-9]+[.][0-9]*[:][0-9]+[.][0-9]*[:][0-9]+[.][0-9]*</li></ul></li><li>
<a id="pgfId-1015221"></a>(Optional) Click Apply on the Add Property form. <br />
<a id="pgfId-1015222"></a>The system updates the Verilog properties form to include the property and value and the Add Property form remains open so you can add more properties.<br />
<a id="pgfId-1017524"></a><img width="609" height="138" src="images/chap5-27.gif" />
 <br />
<a id="pgfId-1015232"></a>Repeat steps 1 through 6 to add other properties to the instance.</li><li>
<a id="pgfId-1015233"></a>When you finish entering Verilog properties, click OK on the Verilog properties form.<br />
<a id="pgfId-1015234"></a>When you renetlist your design, the system writes the instance properties as defparam statements.</li></ol>

































<p>
<a id="pgfId-1015235"></a></p>

<h3>
<a id="pgfId-1015237"></a><a id="26176"></a>Adding Delay Properties<a id="Adding Delay Properties"></a></h3>

<p>
<a id="pgfId-1015238"></a>Use the following procedure to add delay values to an instance of a leaf cell. </p>
<ol><li>
<a id="pgfId-1015246"></a>Make sure your design is editable.</li><li>
<a id="pgfId-1015247"></a>In the Design Entry window, select the instance to which you want to add delay properties.</li><li>
<a id="pgfId-1026487"></a>Select the Edit &#8211; Properties &#8211; Objects command.<br />
<a id="pgfId-1026496"></a>The Edit Object Properties form appears.<br />
<a id="pgfId-1015260"></a>The appearance of the Edit Object Properties form varies depending on the type of object you select in your design. Refer to the <em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L</a></em> for more information about the Edit Object Properties form.</li><li>
<a id="pgfId-1015272"></a>Click Add on the Edit Object Properties form.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1015273"></a>The <em>
Add
 button appears on the form only if you have selected an instance in your design.</em></div>
<a id="pgfId-1015278"></a>The Add Property form appears.</li><li>
<a id="pgfId-1015296"></a>In the <em>Name</em> field, enter the name of the delay property that you want to add to the instance.<br />
<a id="pgfId-1015297"></a>You can specify the delay properties listed in the following table. You must enter delay property names as lowercase characters.<br />
<a id="pgfId-1022652"></a><table class="webflareTable" id="#id1015298">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1015300">
<a id="pgfId-1015300"></a>Delay Property Name</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1015302">
<a id="pgfId-1015302"></a>What the Property Identifies</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015304"></a>td</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015306"></a>a single value for all delay types</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015308"></a>tr</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015310"></a>a rise delay</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015312"></a>tf</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015314"></a>a fall delay</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015316"></a>tz</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015318"></a>a turn-off delay</p>
</td>
</tr>
</tbody></table></li></ol>













<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1015319"></a>The tr and tf properties are mutually exclusive to the td property. So, if you specify the tr and tf properties, the td property will be ignored. Otherwise, td gets printed.</div>
<ol><li>
<a id="pgfId-1053719"></a>Select string from the <em>Type</em> cyclic ield.</li><li>
<a id="pgfId-1015320"></a>Enter the value for the delay property name specified.<br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1015321"></a>
You must specify the delay value and its unit of measurement. </div><br />
<a id="pgfId-1015352"></a>The following are Verilog <a id="marker-1015322"></a>units of measure.<br />
<a id="pgfId-1022653"></a><table class="webflareTable" id="#id1015323">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1015325">
<a id="pgfId-1015325"></a>Unit of Measure</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1015327">
<a id="pgfId-1015327"></a>What the Unit Identifies</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015329"></a>s</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015331"></a>seconds</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015333"></a>ns</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015335"></a>milliseconds</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015337"></a>us</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015339"></a>microseconds</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015341"></a>ns</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015343"></a>nanoseconds</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015345"></a>ps</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015347"></a>picoseconds</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015349"></a>fs</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015351"></a>femtoseconds</p>
</td>
</tr>
</tbody></table><br />
<a id="pgfId-1015353"></a>You can specify minimum, typical, and maximum delay values for tr, tf, and tz. The format is min:typ:max. You separate the values with a colon, as shown in the following example. <pre class="webflare-pre-block webflare-courier-new" id="#id1015354">
<a id="pgfId-1015354"></a>1ns:2ns:3ns </pre></li><li>
<a id="pgfId-1015355"></a>Click OK on the Add Property form.<br />
<a id="pgfId-1015356"></a>The system updates the Edit Object Properties form.<br />
<a id="pgfId-1015357"></a>If you want to enter multiple values, you can click Apply to submit the form and then modify the form for your next entry.</li></ol>














<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1015359"></a>The<a id="marker-1015358"></a> delay values you add to the instance in your design take precedence over delay values specified in the master cellviews.</div>

<h3>
<a id="pgfId-1015362"></a><a id="91640"></a>Adding Drive Strength Properties<a id="Adding Drive Strength Properties"></a></h3>

<p>
<a id="pgfId-1015363"></a>Use the following procedure to add drive strength properties to an instance of a leaf cell. </p>
<ol><li>
<a id="pgfId-1015372"></a>Make sure your design is editable.</li><li>
<a id="pgfId-1015373"></a>In the Design Entry window, select the instance to which you want to add drive strength properties.</li><li>
<a id="pgfId-1015381"></a>Select the Edit &#8211; Properties &#8211; Objects command.<br />
<a id="pgfId-1015385"></a>The Edit Object Properties form appears.<br />
<a id="pgfId-1020092"></a>The appearance of the Edit Object Properties form varies depending on the type of object you select in your design. Refer to the<em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple"> Virtuoso Schematic Editor L</a></em> for more information about the Edit Object Properties form.</li><li>
<a id="pgfId-1020093"></a>Click Add on the Edit Object Properties form.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1017564"></a>The Add button appears on the form only if you have selected an instance in your design.</div>
<a id="pgfId-1017569"></a>The Add Property form appears.</li><li>
<a id="pgfId-1022286"></a>In the <em>Name</em> field, enter the name of the drive strength you want to define for the instance.<br />
<a id="pgfId-1022329"></a>When you enter drive strengths, enter values for high and low strengths.<br />
<a id="pgfId-1022334"></a><table class="webflareTable" id="#id1022287">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022289">
<a id="pgfId-1022289"></a>Drive Strength Name</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022291">
<a id="pgfId-1022291"></a>Defines</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022341"></a>Low_Strength</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022343"></a>drive strength of logic 0</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022297"></a>High_Strength</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022299"></a>drive strength of logic 1 </p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1015436"></a>Select string from the <em>Type</em> cyclic field.</li><li>
<a id="pgfId-1015437"></a>Enter the value of your first drive strength entry. </li><li>
<a id="pgfId-1015438"></a>Click OK on the Add Property form.<br />
<a id="pgfId-1015439"></a>The system updates the Edit Object Properties form.<br />
<a id="pgfId-1015440"></a>If you want to enter multiple values, you can click Apply to submit the form and then either modify the form for your next entry or reselect Apply.</li></ol>


















<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1015442"></a>The<a id="marker-1015441"></a> drive strengths you give to the instance in your design take precedence over drive strengths specified in the master cellviews.</div>

<h3>
<a id="pgfId-1015444"></a>Adding nlAction Properties<a id="Adding nlAction Properties"></a></h3>

<p>
<a id="pgfId-1015445"></a>Netlister action (nlAction) properties control netlisting actions for individual cells. </p>
<p>
<a id="pgfId-1015446"></a>Use the following procedure to add an nlAction property to an instance or to a master cell. </p>
<ol><li>
<a id="pgfId-1015455"></a>Make sure your design is editable.</li><li>
<a id="pgfId-1015456"></a>In the Design Entry window, select the instance to which you want to add the property.</li><li>
<a id="pgfId-1015464"></a>Select the Edit &#8211; Properties &#8211; Objects command.<br />
<a id="pgfId-1015468"></a>The Edit Object Properties form appears.<br />
<a id="pgfId-1015469"></a>The appearance of the Edit Object Properties form varies depending on the type of object you select in your design. Refer to the <em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L</a></em> for more information about the Edit Object Properties form.</li><li>
<a id="pgfId-1015481"></a>Click the <em>
Add
 button at the bottom of the Edit Object Properties form.<br /></em><div class="webflare-information-macro webflare-macro-note"><em>
<a id="pgfId-1015482"></a>The <em>
Add
 button appears on the form only if you have selected an instance in your design.</em></em></div><em>
<a id="pgfId-1015487"></a>The Add Property form appears.</em></li><li>
<a id="pgfId-1015504"></a>Type <code>nlAction </code>in the <em>Name</em> field.</li><li>
<a id="pgfId-1015505"></a>Select string from the <em>Type</em> cyclic field.</li><li>
<a id="pgfId-1022367"></a>In the <em>Value</em> field, enter the nlAction property you want to add to the instance.<br />
<a id="pgfId-1022391"></a>The following table summarizes nlAction properties you can add.<br />
<a id="pgfId-1022395"></a><table class="webflareTable" id="#id1022368">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022370">
<a id="pgfId-1022370"></a><strong>nlAction</strong></span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022372">
<a id="pgfId-1022372"></a><strong>Result</strong></span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022374">
<a id="pgfId-1022374"></a><strong>Apply to</strong></span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022376"></a>stop</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022378"></a>Netlists a cell as an instance definition. </p>
<p>
<a id="pgfId-1022379"></a>You must supply a module definition for the instance<br />by specifying a Verilog library that contains the<br />definition in the <em>Other Options</em> field of the<br />Simulation Options form.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022381"></a>master cells</p>
<p>
<a id="pgfId-1022382"></a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022384"></a>ignore</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022386"></a>Prevents netlisting of individual instances.</p>
<p>
<a id="pgfId-1022387"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022389"></a>master cells </p>
<p>
<a id="pgfId-1022390"></a>design instances</p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1022392"></a>Click OK on the Add Property form.<br />
<a id="pgfId-1015532"></a>The system updates the Edit Object Properties form.<br />
<a id="pgfId-1015533"></a>If you want to enter multiple values, you can click Apply to submit the form and then modify the form for your next entry.</li></ol>



















<h3>
<a id="pgfId-1015536"></a>Adding Ancillary Data Files<a id="Adding Ancillary Data Files"></a></h3>

<p>
<a id="pgfId-1015538"></a>Y<a id="marker-1015537"></a>ou can add a property to a schematic cell view that forces the netlister to recognize ancillary data files as Verilog HDL input. </p>
<ul><li>
<a id="pgfId-1015539"></a>This property is named hnlVerilogCellAuxData and takes a value of type ILList. </li><li>
<a id="pgfId-1015540"></a>The ancillary data files can include any Verilog command line or source code.</li></ul>

<p>
<a id="pgfId-1015541"></a>Ancillary data files can contain the &#8216;include, &#8216;ifdef, &#8216;else, and &#8216;endif compiler directives and other constructs that are typical in files that are conditionally included in a design. You can control the inclusion of such files in a design by placing properties on schematics that force the netlister to read ancillary data files that contain the +define command line option or the &#8216;define compiler directive.</p>
<p>
<a id="pgfId-1015542"></a>Use the following procedure to add ancillary data to a master view.</p>
<ol><li>
<a id="pgfId-1015551"></a>Make sure your design is editable.</li><li>
<a id="pgfId-1015559"></a>Select the Edit &#8211; Properties &#8211; Cellview command.<br />
<a id="pgfId-1015564"></a>The Edit Cellview Properties form appears.</li><li>
<a id="pgfId-1015575"></a>Click <em>
Add
.<br />
<a id="pgfId-1015580"></a>The Add Property form appears.</em></li><li>
<a id="pgfId-1015589"></a>Enter <code>hnlVerilogCellAuxData</code> in the <em>Name</em> field.</li><li>
<a id="pgfId-1015597"></a>Select ILList from the <em>Type</em> cyclic field.</li><li>
<a id="pgfId-1015598"></a>In the <em>Value</em> field, specify the ancillary data files using one of the following methods: absolute path names, relative path names, library cellviews.<br />
<a id="pgfId-1015606"></a>The system uses the files that you identify with absolute path names as the input for NC-Verilog, but the system does not copy these files into the run directory. <br />
<a id="pgfId-1015607"></a>The system also uses the files that you identify with relative path name or cell view information as the input for NC-Verilog. But the system copies these files into the <code>hdlFilesDir</code> directory in the run directory. <br />
<a id="pgfId-1015608"></a>To identify the ancillary data files that are cell views that resolve to text files, you provide the names for the library, cell, and view. <br />
<a id="pgfId-1015634"></a>There are three formats for entering data files:<br />
<a id="pgfId-1022654"></a><table class="webflareTable" id="#id1015609">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015611"></a><strong>Filename Representation</strong></p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015613"></a><strong>Type</strong></p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015615"></a><strong>Example</strong></p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015617"></a>Absolute path name</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015619"></a>ILList </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015621"></a><code>((&quot;/tmp/file.v&quot;))</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015623"></a>Relative path name</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015625"></a>ILList</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015627"></a><code>((&quot;mux.v&quot;))</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015629"></a>Library-Cell-View </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015631"></a>ILList</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015633"></a><code>(((&quot;lib1&quot; &quot;inc&quot; &quot;functional&quot;)) nil)</code></p>
</td>
</tr>
</tbody></table><br />
<a id="pgfId-1015635"></a>Observe the following rules when specifying path names and cell views:<ul><li>
<a id="pgfId-1015636"></a>There is no limit to the number of files you can specify. </li><li>
<a id="pgfId-1015637"></a>Any combination of type formats is acceptable. </li><li>
<a id="pgfId-1015638"></a>The order of the types of items is irrelevant. </li><li>
<a id="pgfId-1015639"></a>Use spaces to separate multiple filenames. </li><li>
<a id="pgfId-1015640"></a>The quotation marks are essential parts of the syntax.</li></ul></li><li>
<a id="pgfId-1015641"></a>Click OK on the Add Property form.<br />
<a id="pgfId-1015642"></a>The system updates the Cellview Properties form </li></ol>























<p>
<a id="pgfId-1018583"></a>Verify that you have indeed added the property by checking the CellView Properties form for correct list formatting. Be sure to review the CIW log after netlisting to ensure that there was no error in handling ancillary data files. A missing or incorrect property could result in a simulation that is incorrect.</p>

<h2>
<a id="pgfId-1015825"></a><a id="77491"></a>Netlisting <a id="switchRC"></a>Switch-RC Cells</h2>

<p>
<a id="pgfId-1015826"></a>A Switch-RC property is an attribute that you can attach to a data object to store timing information for simulators.</p>
<p>
<a id="pgfId-1015827"></a>Before you can netlist Switch-RC cells, you must add Switch-RC properties to your design and set the netlister to recognize the properties. </p>

<h3>
<a id="pgfId-1015828"></a>Setting the RC Data Variable</h3>

<p>
<a id="pgfId-1015829"></a>By default, the netlister ignores properties associated with Switch-RC switches and nets. To netlist the Switch-RC properties, you must set the <em>simVerilogHandleSwitchRCData </em>variable to <code>t</code>.<code> </code></p>
<p>
<a id="pgfId-1055437"></a>There are three ways to set the value for the variable.</p>
<ul><li>
<a id="pgfId-1055439"></a>Select the Netlist SwitchRC option on the <a href="chap2.html#20894">Netlist</a> Setup form</li><li>
<a id="pgfId-1055441"></a>Edit the value in your <code>.simrc</code><a href="appA.html#appsimrc"> file</a> </li><li>
<a id="pgfId-1015837"></a>Specify the value in the CIW command line</li></ul>



<h3>
<a id="pgfId-1015838"></a>Entering Switch-RC Properties</h3>

<p>
<a id="pgfId-1015839"></a>To enter Switch-RC properties, you use the <em>Add</em> option on the Edit Properties form. You access the Edit Object Properties form from the 77 menu of the schematic editor.</p>
<p>
<a id="pgfId-1015841"></a>Refer to the <em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L</a></em> for more information about using the Edit Object Properties form.</p>

<h3>
<a id="pgfId-1015842"></a>Formatting Functions for MOS Cells</h3>

<p>
<a id="pgfId-1035405"></a>You can use the following functions to format MOS cells:</p>
<ul><li>
<a id="pgfId-1062253"></a><code>hnlVerilogPrintNmosPmos</code></li><li>
<a id="pgfId-1062254"></a><code>hnlVerilogPrintCmos</code></li><li>
<a id="pgfId-1062255"></a><code>hnlVerilogPrintBidiXfr</code></li><li>
<a id="pgfId-1062256"></a><code>hnlVerilogPrintBufif0Notif0</code></li><li>
<a id="pgfId-1035441"></a><code>hnlVerilogPrintBufif1Notif1</code></li></ul>





<h3>
<a id="pgfId-1062358"></a>Switch-RC Instance Properties</h3>

<p>
<a id="pgfId-1016168"></a>You can add the following properties to instances in your design to specify Switch-RC attributes.</p>
<ul><li>
<a id="pgfId-1016170"></a><a href="chap5.html#94816">algorithm</a></li><li>
<a id="pgfId-1016172"></a><a href="chap5.html#40708">technology</a></li><li>
<a id="pgfId-1022978"></a><a href="chap5.html#20520">width, length (w, l)</a></li><li>
<a id="pgfId-1022980"></a><a href="chap5.html#79350">driveStrength</a></li><li>
<a id="pgfId-1022984"></a><a href="chap5.html#53101">hnlVerilogCDFdefparamList</a></li></ul>




<p>
<a id="pgfId-1022986"></a>Refer to the <em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L</a></em> for more information about adding properties.</p>

<h4>
<a id="pgfId-1022965"></a><a id="94816"></a>algorithm</h4>

<p>
<a id="pgfId-1022966"></a>Use this property to specify the Switch-RC algorithm (resistive). </p>
<p>
<a id="pgfId-1016183"></a>When you do not specify an algorithm, the netlister assumes the default (that is, &#39;default).</p>

<p>
<a id="pgfId-1022658"></a></p>
<table class="webflareTable" id="#id1016184">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016186"></a>Property:</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016188"></a>algorithm</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016190"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016192"></a>string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016194"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016196"></a>&quot;resistive&quot; &quot;NC&quot; &quot;default&quot;</p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1026028"></a>The netlister always looks for the instance first, followed by the switch master.</p>

<h4>
<a id="pgfId-1026031"></a><a id="40708"></a>technology</h4>

<p>
<a id="pgfId-1016199"></a>Use this property to specify the technology.</p>
<p>
<a id="pgfId-1016200"></a>When you specify the resistive algorithm, but do not specify a technology property, the netlister assumes the default (that is, &#39;switch resistive default).</p>

<p>
<a id="pgfId-1022659"></a></p>
<table class="webflareTable" id="#id1016201">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016203"></a>Property:</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016205"></a>technology</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016207"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016209"></a>string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016211"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016213"></a>(user defined)</p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1022934"></a>The netlister always looks for the instance first, followed by the switch master.</p>

<h4>
<a id="pgfId-1022935"></a><a id="20520"></a>width, length (w, l)</h4>

<p>
<a id="pgfId-1022937"></a>Use these<a id="marker-1022936"></a> properties to specify the length and width of the switch. You must use the same units as those assigned to the technology property.</p>

<p>
<a id="pgfId-1022660"></a></p>
<table class="webflareTable" id="#id1022637">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022639"></a>Property:</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022641"></a>width, length or (w, l )</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022643"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022645"></a>floating number or string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022647"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022649"></a>(user defined)</p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1016232"></a>The netlister always looks for the instance first, followed by the switch master.</p>

<h4>
<a id="pgfId-1016233"></a><a id="79350"></a>driveStrength <a id="marker-1022946"></a></h4>

<p>
<a id="pgfId-1016247"></a>Use this property to specify the strength of a mos cell.</p>

<p>
<a id="pgfId-1022655"></a></p>
<table class="webflareTable" id="#id1016234">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016236"></a>Property:</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016238"></a>driveStrength</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016240"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016242"></a>fixed number </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016244"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016246"></a>1 &lt; num &gt; 250</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016249"></a><a id="53101"></a>hnlVerilogCDF<a id="defParamList"></a>defparamList</h4>

<p>
<a id="pgfId-1025836"></a>Use this property on the instance, CDF, or the switched master of an instance to print CDF properties by using the <em>defparam</em> statement. The property when defined at the instance and CDF level should be of string data type but when defined on the switched master, it should be of SKILL list type. For example, you define it on the instance or CDF as, </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1025837"></a>hnlVerilogCDFdefparamList = Asim Lsim Wsim l w </pre>

<p>
<a id="pgfId-1025838"></a>On the switched master, you define it as, </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1025839"></a>hnlVerilogCDFdefparamList = (&quot;Asim&quot; &quot;Lsim&quot; &quot;Wsim&quot; &quot;l&quot; &quot;w&quot;)</pre>

<p>
<a id="pgfId-1025840"></a>Verilog evaluates the NLP expressions of the form atPar, pPar, dotPar, iPar and [@abc...], [+abc...], [.abc...], [~abc...] for all properties in <code>hnlVerilogCDFdefparamList</code> and generates warning messages in case of problems in evaluation. However, due to a limitation of the hierarchical netlister, atPar is treated as pPar and dotPar is treated as iPar. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1025841"></a>The <code>CDS_Netlisting_Mode</code> environment variable should be set to <code>Analog</code> for component parameter evaluation to take CDF properties into account. When the variable is set to <code>Digital</code>, CDF properties are not taken into account though it results in better netlisting performance.</div>
<p>
<a id="pgfId-1025849"></a>Verilog first searches for this property on the instance, then the CDF, and then the switched master.</p>

<p>
<a id="pgfId-1025860"></a></p>
<table class="webflareTable" id="#id1025850">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025852"></a>Property:</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025854"></a>hnlVerilogCDFdefparamList</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025856"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<ul><li>
<a id="pgfId-1025858"></a>string on instance and CDF level</li><li>
<a id="pgfId-1025859"></a>SKILL list on the switched master level </li></ul>


</td>
</tr>
</tbody></table>
<h3>
<a id="pgfId-1068301"></a>Switch-RC Net Properties</h3>

<p>
<a id="pgfId-1068302"></a>You can add the following properties to nets in your design to specify Switch-RC attributes. </p>
<ul><li>
<a id="pgfId-1016266"></a>netType</li><li>
<a id="pgfId-1016267"></a>chargeDecay</li><li>
<a id="pgfId-1016268"></a>tr</li><li>
<a id="pgfId-1016269"></a>tf</li><li>
<a id="pgfId-1016270"></a>chargeStrength</li><li>
<a id="pgfId-1016271"></a>c(capacitance)</li><li>
<a id="pgfId-1016272"></a>highThreshold</li><li>
<a id="pgfId-1016273"></a>lowThreshold</li><li>
<a id="pgfId-1016274"></a>hnlVerilogCDFdefparamList</li></ul>








<p>
<a id="pgfId-1068366"></a>Refer to the <em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L </a></em>for more information about adding properties.</p>
<p>
<a id="pgfId-1068367"></a>To declare that the design includes user-defined RC switch properties that must be honored in the netlist, set <a href="chap5.html#simVerilogHandleSwitchRCData">simVerilogHandleSwitchRCData</a> to <code>t</code> from the Netlist Setup form or in <code>.simrc</code>.</p>

<h4>
<a id="pgfId-1068386"></a>netT<a id="netType"></a>ype</h4>
<table class="webflareTable" id="#id1068368">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068370"></a>Property: </p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068372"></a>netType</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068374"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068376"></a>string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068378"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068380"></a><em>Default values:</em> &quot;trireg&quot; &quot;tri0&quot; &quot;tri1&quot; &quot;supply0&quot; &quot;supply1&quot; &quot;triand&quot; &quot;trior&quot; &quot;wand&quot; &quot;wor&quot; &quot;wire&quot;</p>
<p>
<a id="pgfId-1069605"></a><em>Custom values:</em> The net data type values specified in the variable <a href="chap5.html#hnlVerilogWireNetTypeList">hnlVerilogWireNetTypeList</a>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068383"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1068385"></a>Net type support</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016312"></a>chargeDecay</h4>
<table class="webflareTable" id="#id1016295">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016297"></a>Property:</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016299"></a>chargeDecay</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016301"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016303"></a>string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016305"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016307"></a>2.0</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016309"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016311"></a> #(tr, tf, chargeDecay)</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016330"></a>tr</h4>
<table class="webflareTable" id="#id1016313">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016315"></a>Property: </p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016317"></a>chargeDecay,tr,tf</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016319"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016321"></a>string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016323"></a>Valid Values;</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016325"></a>3.5</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016327"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016329"></a> #(tr, tf, chargeDecay)</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016348"></a>tf</h4>
<table class="webflareTable" id="#id1016331">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016333"></a>Property:</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016335"></a>chargeDecay,tr,tf</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016337"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016339"></a>string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016341"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016343"></a>4.2</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016345"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016347"></a> #(tr, tf, chargeDecay)</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016366"></a>chargeStrength</h4>
<table class="webflareTable" id="#id1016349">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016351"></a>Property: </p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016353"></a>chargeStrength</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016355"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016357"></a>string</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016359"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016361"></a>&quot;small&quot; &quot;medium&quot; &quot;large&quot;</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016363"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016365"></a> (small)</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016384"></a>c (capacitance)</h4>
<table class="webflareTable" id="#id1016367">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016369"></a>Property: </p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016371"></a>c (capacitance)</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016373"></a>Type:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016375"></a>floating number</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016377"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016379"></a>(user defined)</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016381"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016383"></a> (* const real capacitance = 4.5)</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016402"></a>highThreshold </h4>
<table class="webflareTable" id="#id1016385">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016387"></a>Property: </p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016389"></a>highThreshold</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016391"></a>Type;</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016393"></a>floating number</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016395"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016397"></a>4.3</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016399"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016401"></a>(* const real highthresh = 4.3) </p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016420"></a>lowThreshold</h4>
<table class="webflareTable" id="#id1016403">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016405"></a>Property: </p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016407"></a>lowThreshold</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016409"></a>Type;</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016411"></a>floating number</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016413"></a>Valid Values:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016415"></a>3.4</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016417"></a>Output Format:</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016419"></a>(* const real lowthresh = 3.4)</p>
</td>
</tr>
</tbody></table>
<h2>
<a id="pgfId-1016421"></a><a id="82489"></a>Using CDF Properties</h2>

<p>
<a id="pgfId-1016422"></a>A UNIX environment variable, CDS_Netlisting_Mode, controls how component description format (CDF) properties are interpreted during netlisting. You can set this variable in the .cshrc file. The variable can be set as <code>Analog</code>, <code>Digital</code>, and <code>Compatibility</code>.</p>
<p>
<a id="pgfId-1016423"></a>The syntax for this variable is:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1053480"></a>setenv CDS_Netlisting_Mode &quot;Analog&quot;
                     &quot;Digital&quot;
&#160;&#160;&#160;&#160;    &quot;Compatibility&quot;</pre>

<p>
<a id="pgfId-1053481"></a>The following table gives the property search order for all the three modes, <code>Analog</code>, <code>Digital</code>, and <code>Compatibility</code>. It also tabulates the expression evaluation format in all the three cases.</p>

<p>
<a id="pgfId-1022570"></a></p>
<table class="webflareTable" id="#id1022526">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022597">
<a id="pgfId-1022597"></a><strong>Setting</strong></span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022599">
<a id="pgfId-1022599"></a><strong>Property Search Order</strong></span>
</th>
<th class="webflareTh" colspan="2" rowspan="1">
<span class="tbl-head" id="#id1022601">
<a id="pgfId-1022601"></a><strong>Expression Evaluation</strong></span>
</th>
</tr>
<tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022609">
<a id="pgfId-1022609"></a> </span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022611">
<a id="pgfId-1022611"></a> </span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022613">
<a id="pgfId-1022613"></a><strong>CDF</strong></span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022615">
<a id="pgfId-1022615"></a><strong>NLP</strong></span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022544"></a>Analog</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022546"></a>Device CDF only</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022548"></a>Y</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022550"></a>N</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022552"></a>Digital</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022554"></a>1. Instance</p>
<p>
<a id="pgfId-1022555"></a>2. Master CellView</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022557"></a>N</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022559"></a>Y</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1053293"></a>Compatibility</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1053301"></a>1. Device CDF</p>
<p>
<a id="pgfId-1053302"></a>2. Instance</p>
<p>
<a id="pgfId-1053309"></a>3. Master CellView</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1053304"></a>Y</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1053306"></a>Y</p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1022585"></a>By default, the environment variable CDS_Netlisting_Mode is set to <code>Digital</code>.</p>
<p>
<a id="pgfId-1053412"></a>CDF properties can be used by either creating a Verilog hierprop property or by using<span class="webflare-courier-new" style="white-space:pre"><em> hnlVerilogCDFdefparamList</em></span> parameter.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1053413"></a>
When using the <span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogCDFdefparamList</em></span> parameter, to get correct results from the hierarchical evaluation of parameters, ensure that you set the CDS_Netlisting_Mode as <code>Analog</code>.</div>

<p>
<a id="pgfId-1021518"></a>If an instance has CDF parameters, the user does not need to create a Verilog hierprop property to ask the Verilog netlister to print CDF properties by defparam statement. But the user does need to create a <em>hnlVerilogCDFdefparamList</em> property on the switched master of the instance cell. </p>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1021519"></a>property name: hnlVerilogCDFdefparamList <br />property type: list type <br />property value(example): (&#8220;Asim&#8221; &#8220;Lsim&#8221; &#8220;l&#8221; &#8220;w&#8221; &#8220;Wsim&#8221;) </pre>
<p>
<a id="pgfId-1021520"></a>The Verilog formatter looks first at the instance Verilog hierprop properties and prints out those properties. Then, the formatter looks at the switched master of instance to determine whether property <em>hnlVerilogCDFdefparamList</em> exist. </p>
<p>
<a id="pgfId-1016488"></a>If the property does exist, and if the master has a formatting property which instructs the netlister to print the instance as a logic gate, then CDF properties are not defined at the instance level using the <code>defparam</code> statement. However, this includes the fact that delay and strengths are always printed. Therefore, <code>tf td tr tz Low_Strength</code> and <code>High_Strength</code> can exist as CDF properties and get printed for logic gates.</p>
<p>
<a id="pgfId-1016489"></a>If the switched master of instance is a non-stopping cell, then netlister prints the default CDF properties inside the <code>parameter</code> block of the Verilog module of this cell. The instantiated properties get printed as <code>defparam</code> statements in the module which instantiates this cell.</p>
<p>
<a id="pgfId-1016490"></a>If a CDF property of an instance cannot be found by the netlister, the CDF property will be ignored.</p>
<p>
<a id="pgfId-1016533"></a>For example consider the following hierarchy:</p>

<p>
<a id="pgfId-1017694"></a></p>
<div class="webflare-div-image">
<img width="668" height="276" src="images/chap5-28.gif" /></div>

<p>
<a id="pgfId-1016534"></a>Cell <code>middle</code> has the following base CDF properties:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016535"></a>decayTime :</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016536"></a>paramType : string<br />parseAsNumber : yes<br />units : &quot;don&#8217;t use&quot;<br />parseAsCEL : no<br />storeDefault : no<br />name : decayTime<br />prompt : decayTime<br />defValue : 10000</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1039760"></a>Cap Area:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016538"></a>paramType : string<br />parseAsNumber : yes<br />units : lengthMetric<br />parseAsCEL : yes<br />storeDefault : no<br />name : area<br />prompt : Cap Area<br />defValue : 100 M</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016539"></a>Techno Unit :</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016540"></a>paramType : string<br />parseAsNumber : yes<br />units : &quot;don&#8217;t use&quot;<br />parseAsCEL : yes<br />storeDefault : no<br />name : unit<br />prompt : Techno Unit<br />defValue : 1.25E-15</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016541"></a>ratio:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016542"></a>paramType : float<br />storeDefault : no<br />name : ratio<br />prompt : ratio<br />defValue : 2</pre>

<p>
<a id="pgfId-1016543"></a>Cell <code>inv</code> has following <code>tr</code>, <code>tf</code> and <code>strength</code> CDF properties:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016544"></a>Low_Strength:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016545"></a>paramType : string<br />parseAsNumber : no<br />parseAsCEL : no<br />storeDefault : no<br />name : Low_Strength<br />prompt : L_St.<br />defValue : strong0</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016546"></a>High_Strength:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016547"></a>paramType : string<br />parseAsNumber : no<br />parseAsCEL : no<br />storeDefault : no<br />name : Hign_Strength<br />prompt : H_St.<br />defValue : strong1</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016548"></a>tf:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016549"></a>paramType : string<br />parseAsNumber : no<br />parseAsCEL : no<br />storeDefault : no<br />name : tf<br />prompt : tf<br />defValue : 0ns</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016550"></a>tr:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016551"></a>paramType : string<br />parseAsNumber : no<br />parseAsCEL : no<br />storeDefault : no<br />name : tr<br />prompt : tr<br />defValue : 0ns</pre>

<p>
<a id="pgfId-1016552"></a>Also, cell <code>inv</code> has a Verilog view that has a <code>not</code> formatting instruction.</p>
<p>
<a id="pgfId-1016553"></a>The following are how CDF properties are instantiated in cell top view schematic:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016554"></a>C0:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1022666"></a>decayTime         -&gt; 10000<br />Cap Area         -&gt; 100 M<br />Techno Unit         -&gt; 1.25E-15<br />ratio&#160;&#160;        -&gt; 5</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016556"></a>C1:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016557"></a>decayTime         -&gt; 20000<br />Cap Area         -&gt; 100 M<br />Techno Unit         -&gt; 1.25E-15<br />ratio&#160;&#160;       -&gt; 7</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016558"></a>C2:</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016559"></a>decayTime         -&gt; 15000<br />Cap Area         -&gt; 100 M<br />Techno Unit         -&gt; 1.25E-15<br />ratio&#160;&#160;       -&gt; 9</pre>

<p>
<a id="pgfId-1016560"></a>The following are the CDF properties on <code>inv</code> in <code>middle</code> <code>schematic</code>:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016561"></a>L_St.          -&gt; strong0<br />H_St.         -&gt; strong1<br />tf          -&gt; 2ns<br />tr&#160;&#160;             -&gt; 3ns</pre>

<p>
<a id="pgfId-1016562"></a>Now, since CDF properties need to be searched from both device CDF and instance CDF, you need to set the <span class="webflare-courier-new" style="white-space:pre"><em>CDS_Netlisting_Mode</em></span> env variable to <code>Compatibility</code>.</p>
<p>
<a id="pgfId-1016563"></a>Netlisting cell <code>top</code> view schematic gives the following output:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016564"></a>// Library - insideLib, Cell - top, View - schematic<br />// LAST TIME SAVED: Jun 15 16:04:55 1999<br />// NETLIST TIME: Jun 15 16:23:09 1999<br />&#8216;timescale 1ns / 1ns</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016565"></a>module top ( OUT1, OUT2, OUT3, in1, in2, in3 );<br />output  OUT1, OUT2, OUT3;<br />input&#160;&#160;in1, in2, in3;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016566"></a>specify<br />   specparam CDS_LIBNAME  = &quot;insideLib&quot;;<br />   specparam CDS_CELLNAME = &quot;top&quot;;<br />   specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016567"></a>middle C2 ( OUT3, in3);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016568"></a>defparam<br />   C2.decayTime =  &quot;15000&quot;,<br />   C2.area =  &quot;100&quot;,<br />   C2.unit =  1.25e-15,<br />   C2.ratio =  9;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016569"></a>middle C1 ( OUT2, in2);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016570"></a>defparam<br />   C1.decayTime =  &quot;20000&quot;,<br />   C1.area =  &quot;100&quot;,<br />   C1.unit =  1.25e-15,<br />   C1.ratio =  7;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016571"></a>middle C0 ( OUT1, in1);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016572"></a>defparam<br />   C0.decayTime =  &quot;10000&quot;,<br />   C0.area =  &quot;100&quot;,<br />   C0.unit =  1.25e-15,<br />   C0.ratio =  5;<br />endmodule</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016573"></a>// Library - insideLib, Cell - middle, View - schematic<br />// LAST TIME SAVED: Feb 15 17:27:34 1999<br />// NETLIST TIME: Jun 15 16:23:09 1999<br />&#8216;timescale 1ns / 1ns</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016574"></a>module middle ( OUT1, IN1 );<br />output  OUT1;<br />input&#160;&#160;IN1;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016575"></a>parameter<br />   decayTime =  &quot;10000&quot;,<br />   area =  100000000,<br />   unit =  1.25e-15,<br />   ratio =  2;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016576"></a>specify<br />   specparam CDS_LIBNAME  = &quot;insideLib&quot;;<br />   specparam CDS_CELLNAME = &quot;middle&quot;;<br />   specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016577"></a>not ( strong0,strong1 ) #(3, 2)&#160;&#160;C0 ( OUT1, IN1);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016578"></a>endmodule</pre>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1074738"></a>Any CDF property whose unit is of type <code>lengthMetric</code> would be scaled by the hnl variable hnlVerilogLenWidDefaultScale. The default value of this variable is 1e-06. In the example above, this scale has been set to 1.</div>

<h3>
<a id="pgfId-1074820"></a>Printing CDF Parameters in In<a id="CDFVerilogParam"></a>line Explicit Format</h3>

<p>
<a id="pgfId-1074821"></a>If an instance has CDF parameters as well as Verilog parameters, both the parameters can be read during netlisting. For the CDF parameters to be printed in the inline explicit format, the following flag needs to be set to true in the <code>.simrc</code> file or at CIW:</p>
<p>
<a id="pgfId-1074101"></a><code>hnlVerilogPrintCDFParamExplicit = t</code></p>
<p>
<a id="pgfId-1074143"></a>The <code>hnlVerilogPrintCDFParamExplicit</code> flag, in turn, requires the following flags to be set to true:</p>
<p>
<a id="pgfId-1073812"></a><code>hnlVerilogDonotPrintDefparam = t<br />simVerilogPrint2001Format = t</code></p>
<p>
<a id="pgfId-1073813"></a>To print CDF parameters like Verilog parameters on the instance line, define the CDF parameter <code>hnlVerilogCDFdefparamList</code> with the following setting:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073809"></a>paramType: string</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073638"></a>parseAsCEL: yes</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073639"></a>name: hnlVerilogCDFdefparamList</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073640"></a>prompt: hnlVerilogCDFdefparamList</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1073641"></a>defValue: &lt;names of all/subset of already-defined CDF parameters separated by space&gt;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1074190"></a>display: nil</pre>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1074192"></a>Verilog parameters and CDF parameters can have the same name.</div>
<p>
<a id="pgfId-1073791"></a>When an instance with both CDF as well as Verilog parameters is encountered, the following rules are followed for netlisting:</p>
<ul><li>
<a id="pgfId-1073833"></a>Verilog parameters are given precedence over CDF parameters. Additionally, the values of Verilog parameters override the values of CDF parameters.</li><li>
<a id="pgfId-1073848"></a>Verilog parameters follow the order of precedence defined in the <span class="webflare-courier-new" style="white-space:pre"><em>paramOrder</em></span> property. </li><li>
<a id="pgfId-1073865"></a>If the value of a CDF parameter is changed for an instance, then the parameter with the new value is netlisted.</li></ul>


<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1075683"></a>Switch Pcell parameters are always printed in inline explicit format irrespective of whether they are overridden at instance line with the <code>hnlVerilogPrintOverriddenCDFParamOnly</code> flag.</div>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1077091"></a>For designs in which netlist is not possible in explicit format, <code>tmpFileForImplicitConnInExplicitForm</code> file is generated in the run directory and it consists of instance line information in explicit format. </div>

<h2>
<a id="pgfId-1073489"></a><a href="chap5.html#verilogFormatProc">Formatting Netlists</a><a id="82124"></a></h2>

<p>
<a id="pgfId-1034887"></a>The Verilog netlister lets you format the netlisting output through the following properties.</p>
<ul><li>
<a id="pgfId-1072958"></a><a href="chap5.html#78770">hnlVerilogFormatInst Property</a></li><li>
<a id="pgfId-1073000"></a><a href="chap5.html#31897">verilogFormatProc Property</a></li></ul>


<h3>
<a id="pgfId-1072853"></a><a id="78770"></a>hnlVerilogFormatInst Property</h3>
<p>
<a id="pgfId-1072860"></a></p>
<table class="webflareTable" id="#id1072854">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1072857"></a><em>
hnlVerilogFormatInst
<a id="hnlVerilogFormatInst"></a></em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<p>
<a id="pgfId-1072931"></a>Controls the model name of the instance master and the port sequence for most gates. Place this property on the master.</p>
<p>
<a id="pgfId-1072935"></a>The formatter always looks first for this Verilog property (<span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogFormatInst</em></span>). When the formatter finds this property along with any of the other formatting properties, the <span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogFormatInst</em></span> property takes precedence over the other properties.</p>

</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1072861"></a>Syntax:&#160;&#160;       <span class="webflare-courier-new" style="white-space:pre"><em>verilogFormatFuncName</em></span></p>
<p>
<a id="pgfId-1072862"></a>Examples:&#160;&#160;  <code>hnlVerilogPrintPrimGate</code></p>
<p>
<a id="pgfId-1072863"></a>Values of <em>
hnlVerilogFormatInst:
</em></p>
<ul><li>
<a id="pgfId-1072864"></a><code>hnlVerilogPrintPrimGate(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>modelName optional-Port-Sequence</em></span><code>&quot;)</code></li><li>
<a id="pgfId-1072865"></a><code>hnlVerilogPrintBehaveModel(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>modelName optional-Port-Sequence</em></span><code>&quot;)</code></li><li>
<a id="pgfId-1072866"></a><code>hnlVerilogPrintBufif1Notif1(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>bufif1</em></span><code> | </code><span class="webflare-courier-new" style="white-space:pre"><em>notif1</em></span><code>&quot;)</code></li><li>
<a id="pgfId-1072867"></a><code>hnlVerilogPrintBufif0Notif(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>bufif0</em></span><code> | </code><span class="webflare-courier-new" style="white-space:pre"><em>notif0</em></span><code>&quot;)</code></li><li>
<a id="pgfId-1072868"></a><code>hnlVerilogPrintBidiXfr(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>(r)tranif1</em></span><code> | </code><span class="webflare-courier-new" style="white-space:pre"><em>(r)tranif0</em></span><code>&quot;)</code></li><li>
<a id="pgfId-1072869"></a><code>hnlVerilogPrintCmos(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>(r)cmos</em></span><code>&quot;)</code></li><li>
<a id="pgfId-1072870"></a><code>hnlVerilogPrintNmosPmos(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>(r)pmos</em></span><code> | </code><span class="webflare-courier-new" style="white-space:pre"><em>(r)nmos</em></span><code>&quot;)</code></li><li>
<a id="pgfId-1072871"></a><code>hnlVerilogPrintLibraryModel(&quot;</code><span class="webflare-courier-new" style="white-space:pre"><em>modelname&quot; &quot;port_sequence</em></span><code>&quot;)</code></li></ul>







<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1072872"></a>To print strength and delays if the Verilog view or instance has a property, use <code>verilogPrintDelayAndStrength</code>. However, strengths and delays will not be printed for <code>hnlVerilogPrintBehaveModel</code> and <code>hnlVerilogPrintLibraryModel</code>.</div>
<p>
<a id="pgfId-1072873"></a>Following is an example of how you can use this property:</p>
<p>
<a id="pgfId-1072874"></a>A cell <code>and2</code> is instantiated in a design. If you want the master cell name to be <code>and</code> primitive of Verilog instead of the cell name <code>and2</code>, use the <em>hnlVerilogFormatInst </em>formatting instruction in the following syntax.</p>
<p>
<a id="pgfId-1072875"></a><code>hnlVerilogPrintPrimGate(&quot;and out in1 in2&quot;)</code></p>
<p>
<a id="pgfId-1072876"></a>This usage manipulates the model name as <code>and</code>. The port sequence is also controlled as <code>out in1 in2</code>.</p>
<p>
<a id="pgfId-1072877"></a>Place this formatting instruction property <em>hnlVerilogFormatInst</em> on any view that will be used during netlisting. That would be the view that the netlister chooses from the order defined in the <em>Netlist These Views</em> field of the Netlist Setup form.</p>
<p>
<a id="pgfId-1072878"></a>Once the view is selected, you can add the formatting instruction property. Do not add the property from the library browser menu. Instead, use the property editor, once you have opened the design for editing. </p>
<p>
<a id="pgfId-1072879"></a>For example, consider a cell <code>c1</code> with the following views:</p>
<p>
<a id="pgfId-1072880"></a><code>&quot;symbol&quot; &quot;functional&quot; &quot;schematic&quot;</code></p>
<p>
<a id="pgfId-1072881"></a>In the Netlist Setup form the view list is as follows:</p>
<p>
<a id="pgfId-1072882"></a><code>&quot;functional&quot;&#160;&#160;&quot;schematic&quot;&#160;&#160;&quot;symbol&quot;</code></p>
<p>
<a id="pgfId-1072883"></a>Based on the view list, the netlister chooses the <code>functional</code> view of <code>c1</code>. Therefore, to control the model name and port sequence, the formatting instruction property should be placed on the <code>functional</code> view of <code>c1</code>.</p>

<h3>
<a id="pgfId-1073075"></a><a id="31897"></a>verilogFormatProc Property</h3>
<p>
<a id="pgfId-1073086"></a>Use this function to display the model name and port ordering for a cell.</p>
<p>
<a id="pgfId-1073137"></a>For details, see <h-hot><a href="chap5.html#verilogFormatProc">verilogFormatProc</a></h-hot>.</p>

<p>
<a id="pgfId-1084740"></a></p>

<h2>
<a id="pgfId-1072887"></a><a id="90502"></a>Netlisting <a id="autolayout"></a>AutoLayout Views</h2>

<p>
<a id="pgfId-1072889"></a>To generate a Verilog<a id="marker-1072888"></a> netlist from an <code>autolayout</code> or <code>abstract</code> view</p>
<ol><li>
<a id="pgfId-1016584"></a>Open the view(s) to be netlisted</li><li>
<a id="pgfId-1016585"></a>What you do next, depends on which of the following two cases applies:<ul><li>
<a id="pgfId-1016586"></a>When a placed master view (<code>symbol</code> or <code>abstract</code>) contains more terminals than the switch master<br />
<a id="pgfId-1016587"></a>In the placed master, set the <code>nlAction</code> property to <code>ignore</code> for all the terminals that are allowed to mismatch.</li><li>
<a id="pgfId-1047368"></a>When both the placed master (<code>symbol</code> or <code>abstract</code>) and the switch master view contain some common terminals that you do not want to include in the Verilog netlist<br />
<a id="pgfId-1047547"></a>In the switch master, add the <code>nlAction</code> property to <code>ignore</code> for the terminals that you do not want to include in the Verilog netlist. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1047551"></a>When the <code>nlAction</code> property is added on the terminals, it is also required to set the <code>simCheckTermMismatchAction</code> property in the <code>.simrc </code>file or CIW. For more details, refer to the <a actuate="user" class="URL" href="../ossref/chap5.html#ignoringTerminals" show="replace" xml:link="simple">Skipping Terminals</a> section in the <em>Open Simulation System Reference</em>.</div></li></ul></li><li>
<a id="pgfId-1047492"></a>Set these NC-Verilog netlisting options<ul><li>
<a id="pgfId-1016597"></a>Add <code>autolayout</code> and <code>abstract</code> to the <em>Netlist These Views</em> field.</li><li>
<a id="pgfId-1016598"></a>Add <code>abstract</code> to the <em>Stop Netlisting at Views</em> field.</li></ul></li></ol>














<h2>
<a id="pgfId-1016601"></a><a id="24056"></a>Customi<a id="marker-1016599"></a>zing Test <a id="customTestFixtures"></a>Fixture Variables</h2>

<p>
<a id="pgfId-1016602"></a>The following sections describe how to change variables to customize your test fixture.</p>

<h3>
<a id="pgfId-1016603"></a>Modifying the Test Module Name</h3>

<p>
<a id="pgfId-1016604"></a>The variable <code>simVerilogTopLevelModuleName</code> stores the test module name and top-cell instantiated instance name as <code>test.top</code>. To define your own module test name and top-cell instantiated instance name, define this variable in the CIW.</p>

<h3>
<a id="pgfId-1016605"></a>Modifying the Test Fixture Template Name</h3>

<p>
<a id="pgfId-1016606"></a>By default, the test fixture template for the top-level cell is called <code>testfixture.template</code>. The variable that stores the name of the template file is <code>vlogifTestFixtureTemplateFile</code>.You can change the default template name by setting this variable in the CIW or in the <code>.simrc</code> file.</p>

<h3>
<a id="pgfId-1016607"></a>Saving the Template File</h3>

<p>
<a id="pgfId-1016608"></a>To preserve a test fixture template under incremental netlisting, set the <em>Generate Verilog Test Fixture Template </em>option<em> </em>on the extended Netlist Setup form<em> </em>to <code>nil</code>. When you set the <em>Generate Verilog Test Fixture Template </em>option<em> </em>to <code>nil</code>, the netlister does not generate a new test fixture template file. When you set the <em>Generate Verilog Test Fixture Template </em>option to<em> </em><code>t</code>, a new test fixture template overwrites the existing one. </p>
<p>
<a id="pgfId-1016609"></a>Whenever you switch to another stimulus file (input test pattern file) as the current test stimulus, be sure to set the <em>Generate Verilog Test Fixture Template</em> option to <code>t</code> in order to generate a correct test fixture template file.</p>

<h3>
<a id="pgfId-1016610"></a>Accessing the Map Table in the Stimulus File</h3>

<p>
<a id="pgfId-1016611"></a>The variable <code>simVerilogPrintStimulusNameMappingTable</code><em> </em>controls the printing of the stimulus name mapping table (a map table of VSE names to Verilog names) to the current test stimulus file. By default, the variable is set to <code>nil</code>.</p>

<h3>
<a id="pgfId-1016612"></a>Adding Design Kits to the Test Fixture File</h3>

<p>
<a id="pgfId-1016613"></a>The variable <code>simVerilogInsertTestFixtureString</code> defines any design kits as Verilog statements in the test stimulus file.</p>
<p>
<a id="pgfId-1016614"></a>For example, the following statement entered in the CIW identifies the use of the delay calculator design kit.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016615"></a>simVerilogInsertTestFixtureString = &#8220;$XYZ_delay_calc(test.top,22,5.0,best)</pre>

<p>
<a id="pgfId-1016616"></a>As a result, the stimulus file <code>testfixture.verilog</code> contains the following statements:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016617"></a>initial<br />   begin<br />      $XYZ_delay_calc(test.top,22,5.0,best);<br />   end<br />endmodule</pre>
<h2>
<a id="pgfId-1016621"></a><a id="63183"></a>Customizing <a id="customizeVariables"></a>the Netlisting <a id="marker-1016620"></a>Variables</h2>

<p>
<a id="pgfId-1040971"></a>The Verilog formatter uses the following variables for netlisting. Many of these variables are predefined. You can redefine them as needed either through the CIW or in the <code>.vlogifrc</code> or <code>.simrc</code> file.</p>
<p>
<a id="pgfId-1040972"></a>The formatting variables can be categorized as:</p>
<ul><li>
<a id="pgfId-1041295"></a><a href="chap5.html#80887">Variables for Netlist Setup Form Controls</a></li><li>
<a id="pgfId-1041305"></a><a href="chap5.html#94930">Other Variables used by Verilog Formatter</a></li></ul>


<h3>
<a id="pgfId-1048280"></a><a id="80887"></a>Variables for Netlist Setup Form Controls</h3>

<p>
<a id="pgfId-1048441"></a>The following variables are set through the <h-hot><a href="chap2.html#netlist_setup">Netlist Setup</a></h-hot> form:</p>
<table class="webflareTable" id="#id1048281">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1048283">
<a id="pgfId-1048283"></a>Variable Name</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1048285">
<a id="pgfId-1048285"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048288"></a>simReNetlistAll<a id="67884"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048290"></a>This variable specifies the netlisting mode. By default, netlisting mode is set as <code>nil</code>. You can also reset this by setting the <em>Netlisting Mod</em>e field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048293"></a>verilogSimViewList<a id="87222"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048295"></a>This variable specifies that for each cell, the netlister performs a search of the specified views in the order in which they appear. You can reset this flag by resetting the <em>Netlist These Views </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048298"></a>simVerilogLaiLmsiNetlisting<a id="81632"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048300"></a>Specifies if all Lai_verilog or Lmsi_verilog cellviews to be placed first in the netlist. By default, it is set to <code>t</code><em>. </em>You can reset this flag through the <em>Netlist For LAI/LMSI Models </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052158"></a>simVerilogTestFixtureTemplate</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052198"></a>A flag to control which test fixture stimulus file should be generated. By default, it is set to <code>All</code>, which means all test fixture files, such as <code>testfixture.verilog</code>, <code>testfixture.veritime</code>, and <code>testfixture.verifault</code> will be generated. </p>

<ul><li>
<a id="pgfId-1052334"></a>If it is set to <code>Verilog</code>, only <code>testfixture.verilog</code> will be generated. </li><li>
<a id="pgfId-1052341"></a>If it is set to <code>Veritime</code> only <code>testfixture.veritime</code> will be generated. </li><li>
<a id="pgfId-1052348"></a>If it is set to <code>Verifault</code>, only <code>testfixture.verifault</code> will be generated.  </li><li>
<a id="pgfId-1052355"></a>If it is set to <code>None</code>, none of the test fixture files will be generated.</li></ul>




</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048309"></a>vtoolsUseUpperCaseFlag<a id="30511"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048311"></a>A flag to generate netlist in uppercase. You can reset this flag through the <em>Netlist Uppercase </em>field on the <em>Setup &#8211; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048314"></a>hnlVerilogCreatePM<a id="20006"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048316"></a>A flag to create the pin mapping files necessary to convert Standard Delay Files (SDF) pin names to NC-Verilog pin names. You can reset this flag through the <em>Generate Pin Map </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048320"></a><a id="marker-1084212"></a><a id="97176"></a>simVerilogFlattenBuses</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048322"></a>A flag to determine if all the buses should be flattened. The value is set through the Preserve Buses field on the Setup -&gt; Netlist Setup form. By default, it is set to <code>nil</code>. If set to <code>t</code>, all buses are flattened.</p>
<p>
<a id="pgfId-1048323"></a>If you run the Verilog netlister in standalone mode, you need to define this flag in the file <code>si.env</code>. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1048324"></a>To ensure that explicit netlisting is done in the case of split buses, you need to set <code>simVerilogFlattenBuses</code> to <code>true</code>. if you do not set this flag to true, you may get a warning message indicating that the netlisting is not done explicitly because of a split bus.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048328"></a><a id="marker-1084220"></a><a id="43177"></a>simVe<a id="simVerilogHandleSwitchRCData"></a>rilogHandleSwitchRCData</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048330"></a>A flag that specifies that netlisting includes user-defined RC switch properties. By default, it is set to <code>nil</code>. You can reset this flag through the <em>Netlist SwitchRC </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048334"></a><a id="marker-1084227"></a><a id="64200"></a>simVerilogProcessNullPorts</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048336"></a>A flag to determine whether to print the internal net name. By default, it is set to <code>nil</code> to print the net name assigned to the floating instance port. If set to <code>t</code>, net name is not printed during instance port formatting.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048339"></a><a id="13531"></a>simVerilogHandleUseLib</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048341"></a>A flag to determine whether <code>t</code> the netlister automatically adds the <code>&#39;uselib </code>directive to the netlist when a design includes two similarly named cells from two different libraries. By default, it is set to <code>nil</code>. You can reset this flag through the <em>Netlist Uselib </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048345"></a><a id="marker-1084238"></a><a id="99773"></a>simVerilogDropPortRange</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048347"></a>A flag to determine if a module port is printed without the port range. By default, it is set to <code>t</code><em> </em>so that under implicit netlisting, the module port is printed without the port range. </p>
<p>
<a id="pgfId-1048348"></a>If there are split buses across module ports, this flag needs to be set to <code>nil</code> in order to get a correct netlist. </p>
<p>
<a id="pgfId-1048349"></a>If there is a partial pin terminal tapped out of an internal net with the same net name, the netlister will automatically set the flag to <code>nil</code>. If the module is instantiated within a schematic cell, its module instance will not be formatted explicitly, even when both the <em>Explicit Netlisting</em> option is enabled and the <code>hnlVerilogNetlistNonStopCellExplicit</code> variable is set to <code>t</code><em>.</em></p>
<p>
<a id="pgfId-1048350"></a>Under explicit netlisting, use of module ports with ranges in explicit connections is not supported. In this case, the Verilog netlist formatter automatically sets this flag to <code>t</code>.</p>
<p>
<a id="pgfId-1048351"></a>During instance formatting in explicit netlisting mode, the netlister will check the instance module to see whether the module has any 1-bit width signals. If so, implicit instance formatting will be used against such instance. According to NC-Verilog, explicit formatting against split bus, module port with range and bundle is not allowed. More details about <a href="chap5.html#33580">Split Bus</a> are available at the end of this chapter.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052497"></a>simHnlDropUnusedInheritedPorts</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052499"></a>A flag to completely remove all unused inherited connections from a netlist. It is a boolean variable with a default value as <code>nil</code>. You can set this environment variable in the .<code>simrc</code> file. Set the value of the variable as <code>t</code> to remove the unused inherited connections.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048358"></a><span class="webflare-courier-new" style="white-space:pre"><em></em></span><a id="marker-1084255"></a>simVerilogIncrementalNetlistConfigList<a id="40017"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048360"></a>A flag to determine which cellviews are included in the Netlist Configuration list. By default, it is set to <code>nil</code> and<em> </em>all cellviews in the design are included in the Netlist Configuration list. If set to <code>t</code>, only the cellviews in the design that need to be renetlisted under incremental netlisting are included in the Netlist Configuration list.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052718"></a><a id="13445"></a>simVeril<a id="singleNetlistFile"></a>ogGenerateSingleNetlistFile</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1052720"></a>A flag to generate a single Verilog netlist containing multiple modules instead of one netlist per module. By default, this flag is set to <code>nil</code>. If set to <code>t</code>, the netlister generates a single Verilog netlist file in the current simulation run directory with the name <code>netlist</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048363"></a><a id="36535"></a>hnlVerilogNetlistStopCellImplicit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048365"></a>A flag that suppresses printing of net name during instance port formatting. By default, it is set to <code>nil</code>. You can reset this flag through the <em>Symbol Implicit </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048368"></a><a id="92306"></a>vlogifUseAssignsForAlias</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048370"></a>A flag that specifies that the netlister uses an assignment statement for patches between nets. By default, it is set to <code>nil</code><em> </em>and the netlister applies the default cds.alias to patches between nets. You can reset this flag through the <em>Assign For Alias </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048373"></a><a id="72881"></a>vlogifSkipTimingInfo</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048375"></a>A flag that causes the netlister to ignore timing information assigned to instances in the design. By default, it is set to <code>nil</code>. You can reset this flag through the <em>Skip Timing Information </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048378"></a><a id="87297"></a>vlogifDeclareGlobalNetLocal</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048380"></a>A flag that allows you to declare global signals locally. By default, it is set to <code>nil</code><em> and </em>the netlister uses the default signals (Global Power Nets and Global Ground Nets). You can reset this flag through the <em>Declare Global Locally </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048385"></a><a id="simVerilogNetlistExplicit"></a><a id="63591"></a>simVerilogNetlist<a id="marker-1084303"></a>Explicit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048387"></a>The value of the <em>Netlist Explicitly</em> field on the Setup <em>&#8212; </em>Netlist Setup form. By default, it is set to <code>nil</code>. If set to <code>t</code>, explicit netlisting is performed. If you run the Verilog netlister in standalone mode, you need to define this flag in the file <code>si.env</code>. Even when you use this option, instances of behavioral modules will still be connected implicitly. To get explicit connections for behavioral modules use the <h-hot><a href="chap5.html#hnlVerilogNetlistBehavioralExplicit">hnlVerilogNetlistBehavioralExplicit</a></h-hot> variable.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048391"></a><a id="81037"></a>simVerilogEnableEscapeNameMapping</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048393"></a>A flag that causes the netlister to include escaped names in the netlist. You can reset this flag through the <em>Support Escape Names </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048396"></a><a id="60089"></a>hnlVerilogTermSyncUp</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048398"></a>A variable to determine how to synchronize terminals between an instance and its switched master. </p>
<p>
<a id="pgfId-1048399"></a>The default value of this variable is <code>nil</code>. You can set this variable to either honorSM or mergeAll in the <code>.simrc/</code>.vlogifrc file or the CIW. Alternatively, you can also select an option from the <em>Terminal SyncUp</em> list in the <em>Setup &#8212; Netlist Setup</em> form. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048402"></a><a id="30442"></a>verilogSimStopList</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048404"></a>This variable specifies the last levels of hierarchy needed for this netlist. If the current view is in this list, the view is netlisted and the hierarchy stops expanding. You can also set this variable through the <em>Stop Netlisting at Views </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048407"></a><a id="15737"></a>simVerilogPwrNetList</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048409"></a>This variable specifies the global net names you want netlisted with the supply1 wire type. Supply1 wire types are driven to logic state 1. You can also set this variable through the <em>Global Power Nets </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048412"></a><a id="63508"></a>simVerilogGndNetList</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048414"></a>This variable specifies the global net names you want netlisted with the supply1 wire type. Supply1 wire types are driven to logic state 1. You can also set this variable through the <em>Global Ground Nets </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048417"></a><a id="22290"></a>simVerilogOverWriteSchTimeScale</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048419"></a>This variable specifies that the defined Global Time Scale variables overwrite any time values or units defined within a schematic. You can also set this variable through the <em>Global TimeScale Overwrite Schematic TimeScale </em>field on the <em>Setup &#8212; Netlist Setup</em> form. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048422"></a><a id="45363"></a>simVerilogSimTimeValue</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048424"></a>This variable specifies a value for the global simulating time. You can also set this variable through the <em>Global Sim Time </em>field on the <em>Setup&#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048427"></a><a id="97218"></a>simVerilogSimTimeUnit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048429"></a>This variable specifies the unit for the global simulating time. You can also set this variable through the <em>Global Sim Time </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048432"></a><a id="72772"></a>simVerilogSimPrecisionValue</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048434"></a>This variable specifies a precision value for the global simulating time. You can also set this variable through the <em>Global Sim Precision </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048437"></a><a id="20073"></a>simVerilogSimPrecisionUnit</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1048439"></a>This variable specifies the unit for the global precision value. You can also set this variable through the <em>Unit </em>field on the <em>Setup &#8212; Netlist Setup</em> form.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075283"></a><span class="webflare-courier-new" style="white-space:pre"><em>simPSHierPrefix</em></span><a id="simPSHierPrefix"></a> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075285"></a>Specifies the hierarchy prefix used in the testbench, such as <code>test.top</code> or <code>test:top</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075288"></a><span class="webflare-courier-new" style="white-space:pre"><em>simPSSimulationDir </em></span><a id="simPSSimulationDir"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075290"></a>Specifies the path of the simulation database directory. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075293"></a><span class="webflare-courier-new" style="white-space:pre"><em>simPSSimulationFile </em></span><a id="simPSSimulationFile"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075295"></a>Specifies the path of the simulation database file. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075298"></a><span class="webflare-courier-new" style="white-space:pre"><em>simPSVerilogRunDir</em></span><a id="simPSVerilogRunDir"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1075300"></a>Specifies the path of the Verilog run directory.</p>
</td>
</tr>
</tbody></table>

<h3>
<a id="pgfId-1048443"></a><a id="94930"></a>Other Variables used by Verilog Formatter</h3>

<p>
<a id="pgfId-1042069"></a></p>
<table class="webflareTable" id="#id1041752">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1042473">
<a id="pgfId-1042473"></a>Variable Name</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1042475">
<a id="pgfId-1042475"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070084"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlMaxLineLength</em></span> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070086"></a>Specifies the maximum number of characters that a line in the netlist file can contain. If the number of characters exceeds the specified limit, the line splits and a line continuation character is placed at the end of the line. </p>
<p>
<a id="pgfId-1070087"></a>The Verilog netlister sets the value of this variable to <code>4000</code>. To accommodate more than 4000 characters in a line, appropriately set <span class="webflare-courier-new" style="white-space:pre"><em>hnlMaxLineLength</em></span> in <code>.simrc</code>.</p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1070088"></a>Set <span class="webflare-courier-new" style="white-space:pre"><em>hnlMaxLineLength</em></span> to <code>nil</code> when you set and use the <span class="webflare-courier-new" style="white-space:pre"><em>hnlSoftLineLength</em></span> variable.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070080"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlMaxNameLength</em></span><a id="marker-1081312"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070082"></a>This variable describes the maximum number of characters allowed in a name. The default value of this variable is <code>50</code>. You can reset the value in the <code>si.env</code> file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070074"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlSoftLineLength</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070076"></a>Specifies the maximum length of a line of output after which folding and continuation of the line needs to be considered.</p>
<p>
<a id="pgfId-1070077"></a>The Verilog netlister sets the value of this variable to <code>72</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1076178"></a>hnlUserStopCVList</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1076246"></a>List of user specified cellviews, which are treated as stop views while netlisting a design. You can specify this list in the <code>.simrc</code> file. Although instances of such a cellview appear in a netlist, the cellview module is not printed in the netlist.</p>
<p>
<a id="pgfId-1076340"></a>In the example below, all the cellviews in the <code>libN</code> library will be treated as stop views. However, in the <code>lib1</code> library, only the <code>cell1</code>, <code>cell2</code>, and <code>cell3</code> cellviews will be treated as stop views</p>
<a id="pgfId-1076359"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076386"></a>hnlUserStopCVList = list</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076360"></a>( </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076361"></a> ;;; all cells from this library<br /> &quot;libN&quot; <br />;;; cell1, cell2 and cell3 from lib1
&#160;&#160;&#160;&#160;list(&quot;lib1&quot; &quot;cell1&quot; &quot;cell2&quot; &quot;cell3&quot;s)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076365"></a>)</pre>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1076946"></a>The list should have only one entry for each library, listing all the cellviews that need to be treated as stop views.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1076808"></a>hnlUserIgnoreCVList</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1076810"></a>List of user specified cellviews, which are ignored while netlisting a design. You can specify this list in the <code>.simrc</code> file.</p>

<p>
<a id="pgfId-1076894"></a>In the example below, all the cellviews in the <code>libN</code> library will be ignored when a design is netlisted. However, in the <code>lib1</code> library, only the <code>cell1</code>, <code>cell2</code>, and <code>cell3</code> cellviews will be ignored.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076918"></a>hnlUserIgnoreCVList = list</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076919"></a>( </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076920"></a> ;;; all cells from this library</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076921"></a> &quot;libN&quot; </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076922"></a> ;;; cell1, cell2 and cell3 from lib1</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076923"></a> list(&quot;lib1&quot; &quot;cell1&quot; &quot;cell2&quot; &quot;cell3&quot;)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1076924"></a>)</pre>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1076959"></a>Each library should only have a single entry listing all the cellviews that need to be ignored during netlisting.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070060"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlUserStubCVList</em></span><a id="hnlUserStubCVList"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070062"></a>Specifies the list of stub cellviews and the option to print those cellviews with their interface details to resolve any inherited connections or power and ground net expressions. An OSS-based netlister treats stub cellviews as stop cellviews when netlisting a Verilog design. The netlister does not print the netlist of the instances under the stub cellviews. </p>
<p>
<a id="pgfId-1070063"></a>The netlister traverses the design hierarchy below the stub cellviews and selectively prints the stub cellviews and their interface details.</p>
<p>
<a id="pgfId-1070064"></a>Specify the stub cellviews using the format given below. Use <code>t</code> to print the stub cellviews in the netlist with their interface details, but without the instances under the sub cellviews. Use <code>nil</code> to exclude the stub cellviews from the netlist.</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070065"></a>hnlUserStubCVList = list((&quot;<code><em>lib1</em></code>&quot; &quot;<code><em>cell1</em></code>&quot; &quot;<code><em>view1</em></code>&quot; t|nil)(&quot;<code><em>lib2</em></code>&quot; &quot;&quot; &quot;&quot; t|nil))</pre>
<p>
<a id="pgfId-1070066"></a>Example:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070067"></a>hnlUserStubCVList = &#39;((&quot;lib1&quot; &quot;&quot; &quot;view1&quot; t)(&quot;lib2&quot; &quot;cell2&quot; &quot;&quot; nil)(&quot;lib3&quot; &quot;cell3&quot; &quot;view3&quot; nil))</pre>
<p>
<a id="pgfId-1070068"></a>In this example:</p>

<ul><li>
<a id="pgfId-1070069"></a>The entry <code>(&quot;lib1&quot; &quot;&quot; &quot;view1&quot; t) </code>indicates that all the cells in the library <code>lib1</code> with the view name <code>view1</code> are treated as stub cellviews, which will be printed in the netlist with their interface details to resolve inherited connections.</li><li>
<a id="pgfId-1070070"></a>The entry <code>(&quot;lib3&quot; &quot;cell3&quot; &quot;view3&quot; nil)</code> indicates that <code>view3</code> of <code>cell3</code> in the library <code>lib3</code> is treated as a stub view and will not be printed in the netlist.</li></ul>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1070071"></a>If your design contains empty switch masters that are declared as stub cellviews, set <code>hnlEmptySwitchMasterAction</code> to <code>&quot;honor&quot;</code> to ensure that they are not ignored. For details on this HNL variable, see <em><a actuate="user" class="URL" href="../ossref/ossrefTOC.html" show="replace" xml:link="simple">Open Simulation System Reference</a></em>.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070055"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogCellAuxData</em></span><a id="marker-1081361"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070057"></a>The relative path names, absolute path names, or library cellviews that identify ancillary data files as Verilog HDL input.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070049"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogDeclareScalarSig</em></span><a id="marker-1081366"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070051"></a>Prints all the internal scalar signals as wires when the flag is set to <code>t</code>.</p>
<p>
<a id="pgfId-1070052"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070043"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogDonotPrintDefParam</em></span><a id="marker-1081372"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070045"></a>A flag to avoid printing of defparams and control the formatting of the instance with the Verilog Hierprop. If this is set to <code>t</code> in CIW or the <code>.simrc</code> file, the netlister will print the defparam values using the inline parameter instantiation method. It is mandatory to add the &#8220;<h-hot><a href="chap5.html#paramOrder">paramOrder</a></h-hot> property on either the instance or its master cellview containing the Verilog HierProp. </p>
<p>
<a id="pgfId-1070562"></a>Default:&#160;&#160;<code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070091"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogDumpIncludeFilesInNetlist</em></span><a id="hnlVerilogDumpIncludeFilesInNetlist"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070093"></a>When set to <code>t</code>, copies the content of an included HDL file directly to the netlist, instead of inserting an <code>`include</code> statement.</p>
<p>
<a id="pgfId-1070750"></a>When this variable is set to <code>t</code>, the content of the text cellviews in the design hierarchy are copied to the netlist. Any file specified in the <em><a actuate="user" class="URL" href="../sysverilog/netlistSimulate.html#preModuleIncludeFile" show="replace" xml:link="simple">Pre-Module Include File</a></em> or <em><a actuate="user" class="URL" href="../sysverilog/netlistSimulate.html#inModuleIncludeFile" show="replace" xml:link="simple">In-Module Include File</a></em> option of the SystemVerilog Integration Environment is also copied to the netlist.&#160;&#160;</p>
<p>
<a id="pgfId-1070402"></a><strong>Notes:</strong></p>

<ul><li>
<a id="pgfId-1070418"></a>This variable works only in single netlist file mode.</li><li>
<a id="pgfId-1070658"></a>This variable does not support recursive inclusion of text files. Consider that <code>fileA.sv</code> includes <code>fileB.sv</code>. If you copy the contents of <code>fileA.sv</code> in the netlist using this variable, the contents of <code>fileB.sv</code> will not be copied in the netlist.</li></ul>


<p>
<a id="pgfId-1070505"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070196"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogGenErrForMixNetlist</em></span><a id="marker-1081391"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070198"></a>Displays an error message indicating a corrupt netlist in case of mixed netlists. A mixed netlist is one that contains a mix of explicit and implicit components. This happens when you have split busses but are netlisting explicitly. Since Verilog cannot explicitly netlist split busses, they are implicitly netlisted while the rest is explicitly netlist causing a mixed netlist. </p>
<p>
<a id="pgfId-1070199"></a>Set this flag to <code>t</code> if you wish to be warned in case a mixed netlist is being generated. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070191"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogGetAuxFilesToPwd</em></span><a id="marker-1081397"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070193"></a>A flag to specify if auxiliary files need to be copied to the working directory. By default, it is set to <code>nil</code> and<em> </em>copies<em> </em>all auxiliary files to the directory <em>hdlDirFiles</em>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070184"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogGetMasterAlgorithm</em></span><a id="marker-1081402"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070186"></a>Whenever the formatter has to format a switch RC, it searches an instance for algorithm and technology by default. </p>
<p>
<a id="pgfId-1070187"></a>If you set this variable to <code>t</code>, then the formatter searches the switch master for &#8216;algorithm&#8217; and &#8216;technology&#8217;. </p>
<p>
<a id="pgfId-1070188"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070179"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogIgnoreTerm</em></span><a id="marker-1081409"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070181"></a>A flag to specify that the terminals for which the <code>nlAction</code> property is set as <code>ignore</code> should be ignored while generating Verilog netlist. By default, it is set to <code>nil</code> and no terminal is ignored in Verilog netlisting.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1084416"></a>hnlProcessAliasSignalWithSourceDirection</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084406"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084408"></a>A flag that specifies that the netlister uses aliasing between more than two signals. By default, it is set to <code>nil</code>. It requires adding the <code>direction</code> property of the net, where the property value must be set to the source.</p>
<p>
<a id="pgfId-1084409"></a>The following example shows aliasing between the signals <code>a</code>, <code>z&lt;0&gt;</code>, and <code>z&lt;1&gt;</code>. </p>
<p>
<a id="pgfId-1084413"></a></p>
<div class="webflare-div-image">
<img width="334" height="80" src="images/chap5-29.gif" /></div>
<p>
<a id="pgfId-1084414"></a>Here, if the source net is <code>a</code>, then the <code>direction</code> property must be set on net a, where the property value is set to source.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070168"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogIgnoreTermNameList</em></span><a id="hnlVerilogIgnoreTermNameList"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070170"></a>A flag to ignore certain cellview terminals during logical netlist generation, without the need to modify the relevant cellviews.</p>
<p>
<a id="pgfId-1070171"></a>To set this flag in <code>.simrc</code>, <code>si.env</code>, or Virtuoso CIW, specify the terminals to be ignored in the following syntax:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070172"></a>hnlVerilogIgnoreTermNameList=(list &quot;<code><em>ignoreTermName1</em></code>&quot; &quot;<code><em>ignoreTermName2</em></code>&quot; ...)</pre>
<p>
<a id="pgfId-1070173"></a>For details on how this variable is used for generating a logical Verilog netlist, see <a href="appA.html#44450">&#8220;Generating a Logical Verilog Netlist by Setting Variables&#8221;</a>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070163"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogIOInitStimulusStr</em></span><a id="marker-1081425"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070165"></a>The initialized value of the in/out pin. By default, it is <code>z</code>. All in/out pins are set to <code>z</code> in the test fixture stimulus file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070156"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogIOInitStimulusStr</em></span><a id="marker-1081430"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070158"></a>Use this variable to control the initial state of stimulus. </p>
<p>
<a id="pgfId-1070159"></a>For example, if you set <code>hnlVerilogIOInitStimulusStr = 0</code>, then the initial state of the inout stimulus is set to <code>0</code>. </p>
<p>
<a id="pgfId-1070160"></a>Default: <code>&quot;z&quot;</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070149"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogMSUseAssign</em></span><a id="marker-1081437"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070151"></a>This flag is used only in mixed signal designs.</p>
<p>
<a id="pgfId-1070152"></a>If set to <code>t</code>, aliases are printed as assign statements, else they are printed as an instance of <code>cds_alias</code>.</p>
<p>
<a id="pgfId-1070153"></a>Default: <code>t</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070143"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogNetlistBehavioralExplicit</em></span><a id="hnlVerilogNetlistBehavioralExplicit"></a><a id="marker-1081445"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070145"></a>A flag to determine whether to netlist instances of behavioral modules explicitly. By default, it is set to <code>nil</code> and the netlister uses the implicit connections for behavioral modules. If set to <code>t</code>, the netlister uses explicit connection for behavioral modules. This works only if <h-hot><a href="chap5.html#simVerilogNetlistExplicit">simVerilogNetlistExplicit</a></h-hot> has been set to <code>t</code>. If you use this flag, and the behavioral modules cannot be connected explicitly then you may get an incorrect netlist.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070137"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogNetlistNonStopCellExplicit</em></span><a id="marker-1081451"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070139"></a>A flag to determine if the netlister uses the connection by name syntax for the non stopping cells. By default, it is set to <code>t</code> and the netlister uses explicit connection for both, stopping and nonstopping cells. If set to <code>nil</code>, the netlister uses the connection by name syntax for the stopping cells.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070130"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogNetlistPrimGateExplicit </em></span><a id="marker-1081456"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070132"></a>The <code>hnlVerilogPrintPrimGate</code> formatting function always netlists implicitly. </p>
<p>
<a id="pgfId-1070133"></a>The flag <code>hnlVerilogNetlistPrimGateExplicit</code> when set to <code>t</code>, netlists explicitly, that is it prints the instance netlist statement using the Verilog connection by name scheme.</p>
<p>
<a id="pgfId-1070134"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070123"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogNetlistStopCellImplicit</em></span><a id="marker-1081463"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070125"></a>Controls the printing of a stopped cell when netlisting in the implicit mode. </p>
<p>
<a id="pgfId-1070126"></a>When set to <code>t</code>, it prints a stop cell implicitly. Otherwise, the stop cell is netlisted explicitly.</p>
<p>
<a id="pgfId-1070127"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070115"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogPrimitiveList</em></span><a id="marker-1081470"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070117"></a>List of standard primitives for which you cannot define the <code>hnlVerilogCDFdefparamList</code> property. The standard list is as follows:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070118"></a>hnlVerilogPrimitiveList = &#8217;( &quot;tran&quot; &quot;tranif0&quot; &quot;tranif1&quot; &quot;rtran&quot; &quot;rtranif0&quot; &quot;rtranif1&quot; &quot;pullup&quot; &quot;pulldown&quot; &quot;nmos&quot; &quot;pmos&quot; &quot;cmos&quot; &quot;rpmos&quot; &quot;rcmos&quot; &quot;rnmos&quot; &quot;and&quot; &quot;nand&quot; &quot;nor&quot; &quot;or&quot; &quot;xor&quot; &quot;xnor&quot; &quot;buf&quot; &quot;not&quot;)</pre>
<p>
<a id="pgfId-1070119"></a>You can edit the <code>hnlVerilogPrimitiveList</code> property to omit or include primitive names. </p>
<p>
<a id="pgfId-1070120"></a>For example, if you want to use the <code>hnlVerilogCDFdefparamList </code>statement on the nmos primitive to print its properties in the netlist, make sure you delete the nmos primitive from the <code>hnlVerilogPrimitiveList</code> by redefining the <code>hnlVerilogPrimitiveList</code> variable.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070107"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogPrintSpecparam</em></span><a id="marker-1081478"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070109"></a>Prints the specparams when set to <code>t</code> provided vlogif compatibility mode = &#8216;<code>4.2</code>&#8217;. When set to <code>nil</code>, specparams are not printed. </p>
<p>
<a id="pgfId-1070110"></a>Default: <code>t</code></p>
<p>
<a id="pgfId-1070111"></a>Example: </p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070112"></a>specify<br />  specparam CDS_LIBNAME  = &quot;verilog&quot;;<br />  specparam CDS_CELLNAME = &quot;design&quot;;<br />  specparam CDS_VIEWNAME = &quot;schematic&quot;;<br />endspecify</pre>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070101"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogRCSwitchUserDefineList</em></span><a id="marker-1081486"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070103"></a>List of user-defined RC switch cells. If some switch cells are to be customized as one of the Verilog-defined switch types like <em>tranif1</em>, you can use this list variable to define those switch cells. For example:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070104"></a>hnlVerilogRCSwitchUserDefineList = &#39;(&quot;nfet&quot; &quot;pfet&quot;)</pre>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070096"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogRegroupLayoutSymbolBits</em></span><a id="marker-1081492"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070098"></a>A switch that regroups instance terminal signals. By default, this switch is set to <code>off</code>. When set to <code>on</code><em>,</em> through the <code>.simrc</code> file or CIW, the netlister regroups instance terminal signals according to the user defined port order formatting property of any Verilog functional cell.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070369"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogSkipTimescaleInNetlist </em></span><a id="marker-1081497"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070371"></a>Controls the printing of the timescale directive in the netlist. When set to <code>t</code>, it skips the <code>timescale</code> directive. </p>
<p>
<a id="pgfId-1070372"></a>A warning note is printed in the netlist log file and in the CIW during netlisting to indicate that this flag is set and the timescale is skipped and that this may cause problems during simulation.</p>
<p>
<a id="pgfId-1070373"></a>Default: <code>nil </code>and timescale is always printed.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070363"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogSpecifyBlock</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070365"></a>A flag to print <code>specify</code> blocks in a generated netlist. By default it is set to <code>t</code>. </p>
<p>
<a id="pgfId-1070366"></a>Setting this variable to <code>nil</code> will not print <code>specify</code> blocks in the netlist.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070359"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogSupportV93VhdlImport</em></span><a id="marker-1081509"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070361"></a>A flag to support VHDL 93 version constructs in the VHDL foreign module that you want to co-simulate in Verilog integration. The default value of this flag is <code>nil</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070351"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogUseDefaultsForMapping</em></span><a id="marker-1081514"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070353"></a>A flag when set to <code>t</code>, the values set by the users for the following mapping variables viz. <code>hnlMapNetFirstChar</code>, <code>hnlMapNetInName</code>, <code>hnlMapTermFirstChar</code>, <code>hnlMapTermInName</code>, <code>hnlMapBusFirstChar</code>, <code>hnlMapBusInName</code>, <code>hnlMapIfFirstChar</code>, <code>hnlMapIfInName</code>, <code>hnlMapInstFirstChar</code>, <code>hnlMapInstInName</code>, <code>hnlMapModelFirstChar</code> and <code>hnlMapModelInName</code> are ignored by the Verilog Netlister and the internal defaults are used for netlisting.</p>
<p>
<a id="pgfId-1070354"></a>The default value of this flag is <code>nil</code>.</p>
<p>
<a id="pgfId-1070355"></a>This can be useful when you want the Verilog netlister to ignore the following list set in the <code>.simrc</code> file.</p>
<p>
<a id="pgfId-1070356"></a><code>hnlMapNetInName = list( &#8217;(&quot;&lt;&quot; &quot;[&quot;) &#8217;(&quot;&gt;&quot; &quot;]&quot;) &#8217;(&quot;!&quot; &quot;&quot;))</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070346"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogUseFlattenTermName</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070348"></a>If the names of the terminal and net connected to that terminal are different, and <code>simVerilogFlattenBus</code> and <code>hnlVerilogUseFlattenTermName</code> are set to <code>t</code>, the netlister uses the terminal names as port names in the cell definition.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070340"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogVerboseLevel</em></span><a id="marker-1081526"></a><a id="hnlVerilogVerboseLevel"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070342"></a>A flag to set the verbosity level of the netlister to display the type of messages. The variable can take three values: <code>error</code>, <code>warning</code>, or <code>info</code>. By default, the variable is set as <code>info</code> and all error, warning and info messages from netlister are displayed. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1070343"></a>Messages generated by sources other than the Verilog formatter, such as the OSS traversal engine, cannot be controlled using the verbosity levels. They will be displayed regardless of the verbosity level set.</div>

<p>
<a id="pgfId-1070344"></a>Set this variable to <code>error</code> or <code>warning</code> to display only error or only error and warning messages, respectively. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070318"></a><span class="webflare-courier-new" style="white-space:pre"><em>hnlVerilogWireNetTypeList</em></span><a id="hnlVerilogWireNetTypeList"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070321"></a>A flag to define the applicable <a href="chap5.html#netType">netType</a> values for wires in the following format.</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070322"></a>hnlVerilogWireNetTypeList = list(&quot;<code><em>dataType1</em></code>&quot; &quot;<code><em>dataTypeN</em></code>&quot;)</pre>
<p>
<a id="pgfId-1070323"></a><em>Example:</em></p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070324"></a>hnlVerilogWireNetTypeList = list(&quot;trireg&quot; &quot;tri0&quot; &quot;tri1&quot; &quot;supply0&quot; &quot;supply1&quot; &quot;triand&quot; &quot;trior&quot; &quot;wand&quot; &quot;wor&quot; &quot;wire&quot; &quot;reg&quot;)</pre>
<p>
<a id="pgfId-1070325"></a><em>Use Case Example:</em></p>
<p>
<a id="pgfId-1070326"></a>Consider a design containing a wire <code>wire1</code> that is netlisted as shown below:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070327"></a>wire&#160;&#160;[0:1]&#160;&#160;wire1;</pre>
<p>
<a id="pgfId-1070328"></a>If you want to netlist this wire as data type <code>supply1</code>, instead of <code>wire</code>, do the following: </p>

<ol><li>
<a id="pgfId-1070330"></a>Set <a href="chap5.html#simVerilogHandleSwitchRCData">simVerilogHandleSwitchRCData</a> to <code>t</code>.</li><li>
<a id="pgfId-1070331"></a>Set <code>hnlVerilogWireNetTypeList</code> in <code>.simrc</code> as shown below.<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1070332">
<a id="pgfId-1070332"></a>hnlVerilogWireNetTypeList = list(&quot;trireg&quot; &quot;tri0&quot; &quot;tri1&quot; &quot;supply0&quot; &quot;supply1&quot; &quot;triand&quot; &quot;trior&quot; &quot;wand&quot; &quot;wor&quot; &quot;wire&quot; &quot;reg&quot;)</pre></li><li>
<a id="pgfId-1070333"></a>Add the <code>netType</code> property with value <code>supply1</code> to the wire <code>wire1</code>. For details on adding properties, see <em><a actuate="user" class="URL" href="../comphelp/chap8.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor L</a></em>.</li><li>
<a id="pgfId-1070335"></a>Generate the netlist of the design using NC-Verilog Environment. The netlist has the following entry for <code>wire1</code>.<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1070336">
<a id="pgfId-1070336"></a>supply1 [0:1]   wire1;</pre></li></ol>






</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070313"></a><span class="webflare-courier-new" style="white-space:pre"><em>simSupportDuplicatePorts</em></span><a id="marker-1081555"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070315"></a>A flag to determine whether to remove duplicate ports from a netlist. By default, it is set to <code>t</code> and the simulator accepts duplicate ports. If set to <code>nil</code>, the netlister removes duplicate ports from a netlist.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070301"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogBusJustificationStr</em></span><a id="marker-1081560"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070303"></a>A flag for selecting the bit order for buses. If this variable is not set or set to a value other than <code>R</code> or <code>L</code>, then the bit ordering defined for the bus is retained. </p>
<p>
<a id="pgfId-1070304"></a>If the value is set to <code>R</code>, then the bit ordering is in descending order from MSB (most significant bit) to LSB (least significant bit).</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070305"></a>/value to &quot;R&quot;:<br />module testtop ( out1[3:0], out2[3:0], in[3:0] );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070306"></a>output [3:0] out1;<br />output [3:0] out2;<br />input [3:0] in;<br />...<br />test1 I2_1_ ( {X[6], X[7]}, in[3:2]);<br />test1 I2_0_ ( {X[4], X[5]}, in[1:0]);<br />test1 I0_1_ ( {X[0], X[1]}, in[3:2]);<br />test1 I0_0_ ( {X[2], X[3]}, in[1:0]);</pre>
<p>
<a id="pgfId-1070307"></a>In this example, any bus in the declaration, which is in the ascending order is modified to descending order and any bus in ascending order is split into individual bits in the connectivity part.</p>
<p>
<a id="pgfId-1070308"></a>If the value is set to <code>L</code> then the bit ordering is in ascending order from LSB to MSB. Following is a sample netlist when you set the value to <code>L</code>:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070309"></a>/value to &quot;L&quot;<br />module testtop ( out1[0:3], out2[0:3], in[0:3] );<br />output [0:3] out1;<br />output [0:3] out2;<br />input [0:3] in;<br />...<br />test1 I2_1_ ( {X[6], X[7]}, {in[3], in[2]});<br />test1 I2_0_ ( {X[4], X[5]}, {in[1], in[0]});<br />test1 I0_1_ ( X[0:1], {in[3], in[2]});<br />test1 I0_0_ ( X[2:3], {in[1], in[0]});</pre>
<p>
<a id="pgfId-1070310"></a>In this example, any bus in the declaration which is in the descending order is modified to ascending order and any bus in descending order is split into individual bits in the connectivity part.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070295"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogIsConfigDesign</em></span><a id="marker-1081572"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070297"></a>Set this flag to <code>t </code>if the top design is a config design. If set to <code>nil</code> then the netlister automatically checks for the top design. </p>
<p>
<a id="pgfId-1070298"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070286"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogNetlistFileCellList</em></span><a id="marker-1081578"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070288"></a>Prints all cell view names that have been netlisted in file.<code>simNetlistRunFile</code> in the run directory when set to <code>t</code>.</p>
<p>
<a id="pgfId-1070289"></a>The format is as follows: </p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070290"></a>                                     simVerilogNetlistFileCellList = &#8217;(( libName (&lt;<code><em>cellNameList</em></code>&gt; ) ) )</pre>
<p>
<a id="pgfId-1070291"></a>Example:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070292"></a>simVerilogNetlistFileCellList = &#8217;((&quot;my_Lib&quot; <br />     (&quot;my_cell1&quot; &quot;my_cell2&quot; &quot;my_cell3&quot;)<br />  )<br />)</pre>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070275"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogOverWriteSchTimeScale</em></span><a id="marker-1081587"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070277"></a>If <code>simVerilogOverWriteSchTimeScale</code> is set to <code>nil</code>, timescale is read from the cellview. </p>
<p>
<a id="pgfId-1070278"></a>If set to <code>t</code> or timescale property is <code>nil</code> on the cellview, then it is calculated using the <code>simTimeUnit</code> and <code>simVerilogTimePrecisionVar</code> for all schematic viewed cells.</p>
<p>
<a id="pgfId-1070280"></a><code>simTimeUnit</code><a id="marker-1081592"></a> is used to store the simulation time unit.</p>
<p>
<a id="pgfId-1070282"></a><code>simVerilogTimePrecisionVar</code><a id="marker-1081594"></a> is used to store the simulation time precision. By default, they are set to a value of 1 nanosecond (timescale 1ns /1ns). </p>
<p>
<a id="pgfId-1070283"></a>Default: &#8216;timescale 1ns / 1ns&#8217;.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070269"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogOverwriteVerimixStimulus</em></span><a id="marker-1081598"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070271"></a>Causes the Verilog netlister to generate a verimix stimulus file, <code>testfixture.verimix</code>. If set to <code>nil</code>, then the verimix stimulus file is created only if it does not exists at all. An existing file is not overwritten.</p>
<p>
<a id="pgfId-1070272"></a>The default value is <code>nil</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070264"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogPrint2001Format</em></span><a id="marker-1081604"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070266"></a>A flag to control whether to print the netlist in the Verilog IEEE 1364-2001 format. To print the netlist in the Verilog IEEE 1364-2001 format, set this variable to <code>t</code>. By default this variable is set to <code>nil</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084423"></a><span class="webflare-courier-new" style="white-space:pre"><em>simPrintInstAsBlackBox</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084425"></a>A flag to control whether to print the instance as a blackbox when the instance master library cell is listed in <code>hnlUserStopCVList</code>. </p>
<p>
<a id="pgfId-1084527"></a>When <code>simPrintInstAsBlackBox = t</code> and <code>hnlVerilogTermSyncUp</code> = <code>mergeAll</code> or <code>hnlVerilogTermSyncUp</code> <code>= honors</code>, the instance switch master is replaced by its place master. </p>
<p>
<a id="pgfId-1084534"></a>When <code>simPrintInstAsBlackBox = t</code> and <code>hnlVerilogTermSyncUp</code> is not set, the instance switch master is printed without any replacement. </p>
<p>
<a id="pgfId-1084546"></a>When <code>simPrintInstAsBlackBox = nil</code>, the instance switch master is printed. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070257"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogPrintFormatInstTerm</em></span><a id="marker-1081609"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070259"></a>If a master cell has formatting instruction property, such as <code>hnlVerilogFormatInst</code>, the Verilog formatter tries to format each module port by printing the net that is connected to the port. If the port name is different from the net name to which it is connected, by default, the Verilog formatter declares the port explicitly, such as <code>.port(net_name)</code>. </p>
<p>
<a id="pgfId-1070260"></a>If this variable is set to <code>t</code>, then the formatter formats the module port by the port name instead of net name and does not use the explicit format. </p>
<p>
<a id="pgfId-1070261"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070252"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogPrintStimulusNameMappingTable</em></span><a id="marker-1081616"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070254"></a>A flag to determine whether or not the stimulus name mapping table (mapping a VSE name to a Verilog name) should be printed to the test fixture Verilog stimulus file. By default, it is set to <code>nil</code><em> </em>and the table is not printed. The Verilog stimulus file should be <code>testfixture.verilog</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070247"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogTopLevelModuleName</em></span><a id="marker-1081621"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070249"></a>Stores the top-level module name of the test. By default, it is set to <code>test.top</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070242"></a><span class="webflare-courier-new" style="white-space:pre"><em>simVerilogUseComposerPortOrder</em></span><a id="marker-1081626"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070244"></a>To print the default <code>portOrder</code> of VSE set this variable to <code>t</code> and set the cellview property <code>verilogFormatProc=hnlVerilogPrintBehaveModel</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070234"></a><span class="webflare-courier-new" style="white-space:pre"><em>vlogCdsAliasPortDirection</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070236"></a>A variable to use the <code>cds_alias</code> module with a specific port direction. The values that you can specify for this variable are: <code>input</code>, <code>output</code>, and <code>inout</code>. </p>
<p>
<a id="pgfId-1070237"></a>For example, to specify an output port direction, set the variable in the <code>.simrc </code>file as follows:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070238"></a>vlogCdsAliasPortDirection = &#8220;output&#8221;</pre>
<p>
<a id="pgfId-1070239"></a>The default value of this variable is <code>input</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1074251"></a><span class="webflare-courier-new" style="white-space:pre"><em>vlogDropInstTermNetRanges</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1074253"></a>A variable to drop the bus range for complete nets connected to instance terminals. </p>
<p>
<a id="pgfId-1074303"></a>For example, if you have bus <code>net[0:6]</code> and complete bus is connected to terminal of an instance, then in the netlist for that instance, only bus name will be printed. That is, <code>net</code> instead of bus name with complete range, that is <code>net[0:6]<br />ana2_busports_sv ana_inst2 (net); </code></p>
<p>
<a id="pgfId-1074510"></a>However, if subset of bus is connected to instance terminal, then the bus name with range will be printed, that is, <code>net[2:6]<br />ana3_busports_sv ana_inst3 (net[2:6]);</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070230"></a><span class="webflare-courier-new" style="white-space:pre"><em>vlogifCompatibilityMode</em></span><a id="marker-1081644"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070232"></a>Determines the type of netlisting to be performed. By default, it is set at <code>4.2</code>, which is usually appropriate for Verilog simulation. You can set this flag to <code>4.0</code> if the generated netlist is to be used for Synergy, a logic synthesis tool.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070220"></a><span class="webflare-courier-new" style="white-space:pre"><em>vlogifSkipTimingInfo</em></span><a id="marker-1081649"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070222"></a>If <code>nil</code>, prints the delays for a basic logic gate in the Verilog netlist syntax.</p>
<p>
<a id="pgfId-1070223"></a>The full list of properties printed is:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070224"></a>[#( td )] or [#( tr,tf,tz )]</pre>
<p>
<a id="pgfId-1070225"></a><code>td</code> is a single delay for both rise and fall delays.</p>
<p>
<a id="pgfId-1070226"></a><code>tr</code>, <code>tf</code> and <code>tz</code> are the specific rise, fall, and high impedance delays if specified. If <code>td</code> is specified, it overrides the specification of <code>tr</code> and <code>tf</code>. The optional properties are enclosed in <code>[]</code>, and <code>or</code> means either of the properties may appear, but not both. </p>
<p>
<a id="pgfId-1070227"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070215"></a><span class="webflare-courier-new" style="white-space:pre"><em>vlogifTestFixtureTemplateFile</em></span><a id="marker-1081659"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070217"></a>Stores the filename of the test fixture template. By default, it is set to <code>testfixture.template</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070208"></a><span class="webflare-courier-new" style="white-space:pre"><em>vlogifUseAssignsForAlias</em></span><a id="marker-1081664"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070210"></a>When set to <code>nil</code>, it creates a <code>cds_alias</code> module under the hdlFilesDir directory when a patch cord is used.</p>
<p>
<a id="pgfId-1070211"></a>When set to <code>t</code>, it prints all aliased signals using assign statements.</p>
<p>
<a id="pgfId-1070212"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070202"></a><span class="webflare-courier-new" style="white-space:pre"><em>vlogUseAssignForCdsThru</em></span><a id="marker-1081671"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070204"></a>Converts <code>cds_thru</code> used to <code>assign</code> statements for shorted nets. Verilog In imports an assign statement as a <code>cds_thru</code> instance. The Verilog netlister prints it as a <code>cds_thru</code> instance line and not as an assign statement and this causes the exported netlist to differ from the imported netlist. To print assign statements instead of the <code>cds_thru</code> instance, set this flag to <code>t</code>.</p>
<p>
<a id="pgfId-1070205"></a>The <code>cds_thru</code> library cell information is specified using two SKILL variables, <code>vlogLibForCdsThru</code> and <code>vlogCellForCdsThru</code>. These variables are of string type and accept valid library and cell names as values. If these variables are not defined in the <code>.simrc</code> file or through CIW, instances of <code>basic</code>/<code>cds_thru</code> are replaced by default if the flag <code>vlogUseAssignForCdsThru</code> is set to <code>t</code>.</p>
</td>
</tr>
</tbody></table>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1026785"></a>In earlier releases, if the name of a terminal was different from the name of the net connected to that terminal because of an alias port, you were required to set the <code>simVerilogHandleAliasPort</code><a id="marker-1023574"></a> flag to <code>t</code> to format the module port in an explicit connection. In addition, if the schematic had a bus port connected to an internal concatenated net with a different name, you also had to enable the <em>Explicit Netlisting </em>option. But now OSS implicitly handles an alias port connection. Therefore the <code>simVerilogHandleAliasPort</code> flag support has been removed. </div>

<h2>
<a id="pgfId-1023419"></a><a id="57199"></a>File Structure <a id="fileStructure"></a>Created by the Netlister <a id="File Structure Created by Netlister"></a></h2>

<p>
<a id="pgfId-1016732"></a>This section describes the directories and f<a id="marker-1016731"></a>iles that the system creates when you run the netlister in the NC-Verilog Integration Environment.</p>

<h3>
<a id="pgfId-1016733"></a>Directories</h3>

<p>
<a id="pgfId-1016735"></a>The system <a id="marker-1016734"></a>creates two directories in your current run directory:</p>
<ul><li>
<a id="pgfId-1016736"></a><code>hdlFilesDir</code></li><li>
<a id="pgfId-1016737"></a><code>ihnl</code></li></ul>


<h4>
<a id="pgfId-1016739"></a>The hdlFilesDir Directory<a id="The ihnl/ Directory"></a></h4>

<p>
<a id="pgfId-1016740"></a>The<em> </em><code>hdlFilesDir</code> directory contains ancillary data files. The <code>cds_global.v</code> and <code>cds_alias.v</code> modules, if they exist, are also located in this directory.</p>

<p>
<a id="pgfId-1022668"></a></p>
<table class="webflareTable" id="#id1016741">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1016743">
<a id="pgfId-1016743"></a>Module Name</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1016745">
<a id="pgfId-1016745"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016747"></a><code>cds_global.v</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016749"></a>If a net has a database property named <em>isGlobal</em>, it is considered a global net.You can specify any power and ground global signals in the <em>Global Power Nets</em> and <em>Global Ground Nets</em> fields on the Netlist Setup form. An HDL global module called <code>cds_globals.v </code>is created for these global nets. The global module itself defines the global power net using <em>supply1 </em>and the global ground net using <em>supply0</em> declarations. The module defines all other global nets that have not been defined in either one of the global net fields by using wire declaration.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017697"></a><code>cds_alias.v</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017699"></a>To handle a patch cord, the Verilog formatter generates an alias module <code>cds_alias.v</code>. The module is as follows:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1017700"></a>module cds_alias( cds_alias_sig, cds_alias_sig);<br />parameter width = 1;<br />input [width:1] cds_alias_sig;</pre>
<p>
<a id="pgfId-1017701"></a>
The syntax of an instance of this alias module is defined as follows:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1017702"></a>cds_alias [#<code><em>width</em></code>] cds_alias_inst(<code><em>signal</em></code>, <code><em>alias</em></code>);</pre>
<p>
<a id="pgfId-1017703"></a>where <br /><span class="webflare-courier-new" style="white-space:pre"><em>width</em></span> = bus width <br /><span class="webflare-courier-new" style="white-space:pre"><em>signal</em></span> = primary signal name<br /><span class="webflare-courier-new" style="white-space:pre"><em>alias</em></span> = name of signal alias</p>
<p>
<a id="pgfId-1017704"></a>
Both <span class="webflare-courier-new" style="white-space:pre"><em>signal</em></span> and <span class="webflare-courier-new" style="white-space:pre"><em>alias</em></span> can be a combination of buses, concatenations, replications, and scalar signals. </p>
<p>
<a id="pgfId-1017705"></a><span class="webflare-courier-new" style="white-space:pre"><em>width</em></span> is optional when the width is 1 or when <span class="webflare-courier-new" style="white-space:pre"><em>signal</em></span> and <span class="webflare-courier-new" style="white-space:pre"><em>alias</em></span> are scalar nets.</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1016767"></a>The ihnl Directory</h4>

<p>
<a id="pgfId-1016768"></a>The <code>ihnl</code> directory contains &#8220;cell&#8221; directories. The cell directories correspond to the different cells in your design hierarchy. For example, if your design has four cells, then the cell directories under the <code>ihnl</code> directory are cds0, cds1, cds2, and cds3. Each cell has its own netlist definition and each cell directory contains three files: netlist, map, and control. For example:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1016769"></a>ihnl/<code><em>cellname0</em></code>/<code>netlist<br /></code>          /<code>map <br /></code>          /<code>control</code></pre>

<p>
<a id="pgfId-1016791"></a></p>
<table class="webflareTable" id="#id1016770">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1016772">
<a id="pgfId-1016772"></a>Filename</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1016774">
<a id="pgfId-1016774"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016776"></a>netlist</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016778"></a>The description of the cell as a module in HDL</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016780"></a>map</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016782"></a>Map file that contains name-mapping data generated for this particular cell</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016784"></a>globalmap</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016786"></a>Map file for a cell&#8217;s global signals</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016788"></a>control</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1016790"></a>File that determines whether or not IHNL should renetlist the related cells. This file should not be confused with the control file that exists in the simulation run directory. The control file in the simulation run directory is used during simulation and has no use during netlisting.</p>
</td>
</tr>
</tbody></table>

<h3>
<a id="pgfId-1016792"></a>Files</h3>

<p>
<a id="pgfId-1022869"></a>When you run the netlister in a NC-Verilog Integration Environment, the system creates the following files in your run directory.</p>

<p>
<a id="pgfId-1022915"></a></p>
<table class="webflareTable" id="#id1022870">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022872">
<a id="pgfId-1022872"></a>Filename</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1022874">
<a id="pgfId-1022874"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022876"></a>control</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022878"></a>Internal file created and used by NC-Verilog Integration</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022880"></a>map</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022882"></a>Map file for the netlist </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022884"></a>raw</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022886"></a>Internal file generated by OSS</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022888"></a>si.env</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022890"></a>Describes the environment where the last netlisting run was performed. This file is written in your run directory upon completion of a netlisting run. You can also use this file to run NC-Verilog netlisting as a standalone without invoking any Verilog user interface.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022892"></a>si.log</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022894"></a>Log of operations performed when you netlist in background</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022896"></a>testfixture.template</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022898"></a>Top-level test fixture with stimulus template</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022900"></a><code>testfixture.verifault</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022902"></a>Test stimulus file for Verifault</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022904"></a><code>testfixture.verilog</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022906"></a>Test stimulus file for NC-Verilog</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022908"></a><code>testfixture.veritime</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022910"></a>Test stimulus file for Veritime</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022912"></a><code>verilog.inpfiles</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022914"></a>List of Verilog input files from <code>ihnl</code> and <code>hdlFilesDir</code> directories</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059848"></a><code>config_file</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061617"></a>File to store cell binding and instance binding information when the NC-Verilog netlister uses an external Verilog file for binding a cell or an instance to a view in that referenced Verilog file.</p>
<p>
<a id="pgfId-1060315"></a>For details, see <a href="chap5.html#97480">&#8220;Using a Verilog File Reference&#8221;</a> and <em><a actuate="user" class="URL" href="../cdshiereditor/chap3.html#hebReferenceHDLHelp" show="replace" xml:link="simple">Referencing a Verilog File</a></em> in the <em>Virtuoso Hierarchy Editor User Guide</em>.</p>
</td>
</tr>
</tbody></table>
<h2>
<a id="pgfId-1020247"></a><a id="33580"></a>Split Bus</h2>
<h4><em>
<a id="pgfId-1020595"></a>Case 1: Split bus across module ports</em></h4>

<p>
<a id="pgfId-1020599"></a>In this case, more than one port of a module share a common bus.</p>
<p>
<a id="pgfId-1020600"></a>Verilog module is given below where the input is split into two parts <code>A[0:1]</code> and <code>A[2:4].</code></p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020515"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1021152"></a>module splitbus( A[0:1],B[0:4],A[2:4] );</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020516"></a>input A[0:4];</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020517"></a>output B[0:4];</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1021130"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020518"></a>not I_1_( A[0], B[0]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020519"></a>not I_2_( A[1], B[1]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020520"></a>not I_3_( A[2], B[2]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020521"></a>not I_4_( A[3], B[3]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020522"></a>not I_5_( A[4], B[4]);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1020250"></a></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1021187"></a>endmodule</pre>

<p>
<a id="pgfId-1020259"></a>Whenever, there is such an instance of a module whose terminals have split bus or bundles and the flag to netlist in explicit mode (connection by port name) is set, verilog netlister formats such an instance in implicit mode because the verilog language syntax doesn&#8217;t support split bus or bundles for explicit port name connection.</p>
<p>
<a id="pgfId-1020263"></a>In this case, <em>simVerilogDropPortRange </em>should be turned off in order to get a correct netlist.</p>
<p>
<a id="pgfId-1021325"></a>The corresponding schematic is shown below.</p>
<p>
<a id="pgfId-1021326"></a>I0 Instance of <code>splitbus </code>module defined above.</p>

<p>
<a id="pgfId-1021192"></a></p>
<div class="webflare-div-image">
<img width="384" height="148" src="images/chap5-30.gif" /></div>
<h4><em>
<a id="pgfId-1021371"></a>Case 2: Bus Tap</em></h4>

<p>
<a id="pgfId-1020726"></a>In this case, bus X is shared between instances <code>I0</code> and <code>I1</code> where the <em>Most Significant Four</em> <em>Bits </em>of bus <code>X</code> is connected to terminal <code>A1</code> of instance <code>I0</code> and <em>Least Significant Four Bits</em> of bus <code>X</code> is connected to terminal <code>A1</code> of instance <code>I1</code>.</p>

<p>
<a id="pgfId-1025180"></a></p>
<div class="webflare-div-image">
<img width="544" height="260" src="images/chap5-31.gif" /></div>

<p>
<a id="pgfId-1058987"></a>In this case, the netlisting will be explicit if generated in an explicit mode. The example given above shows that in this case if the explicit netlisting is turned on, the netlister will generate the explicit netlist. </p>
<p>
<a id="pgfId-1058988"></a>As the syntax for explicit netlisting is <code>.TermName(NetName)</code>. This <code>termName</code> should be a unique identifier and only one identifier can be specified. In case there is a split bus (that is, multiple master terminals with same identifier base name and different range specifications), the <code>TermName</code> will not be unique or if the master terminal is a bundle, the explicit netlist will not be generated (as LRM does not allow this). Therefore, in this case implicit netlisting will be done.</p>

<h2>
<a id="pgfId-1025181"></a><a id="56699"></a>Support for Verilog IEEE 1364-2001</h2>

<p>
<a id="pgfId-1025182"></a><a id="marker-1025408"></a>From the IC5141 USR3 release, support for the following Verilog IEEE 1364-2001 constructs has been provided in Verilog Netlister. For more information, see <em><a actuate="user" class="URL" href="../verinuser/chap3.html#firstpage" show="replace" xml:link="simple">Verilog 2001 Support</a></em> chapter in the<em>Verilog&#174; In for Virtuoso&#174; Design Environment User Guide and Reference</em> manual.</p>
<ul><li>
<a id="pgfId-1024867"></a><strong>Signed arithmetic
</strong>If a net or port has the property <code>verilogSignedDataType</code> set to <code>t</code>, then Verilog Netlister prints signed data types in the netlist for that net or port. </li><li>
<a id="pgfId-1025227"></a><strong>Sized and typed parameters and local parameters
</strong>Verilog Netlister prints explicit size and type declarations for parameters. It also prints local parameters. </li><li>
<a id="pgfId-1024870"></a><strong>Attributes
</strong>Attributes are supported for cellview, instances, ports, and nets.</li><li>
<a id="pgfId-1024876"></a><strong>Power Operator and Arithmetic Shift Operator
</strong>Verilog Netlister prints the power operator for exponential arithmetic as well as the arithmetic shift operators, <code>&lt;&lt;&lt; and &gt;&gt;&gt;</code> that are supported in the Verilog 2001 format.</li></ul>



<p>
<a id="pgfId-1024961"></a>Since the digital netlist generated by Verilog Netlister is also used by VERIMIX and the digital simulation in the VERIMIX flow is done by a simulator that is based on standard NC-Verilog simulator, Verilog IEEE 1364-2001 standard is not supported in the VERIMIX flow. Therefore, if you netlist in the Verilog IEEE 1364-2001 format and later use NC-Verilog for simulation, you get compilation error from the simulator.</p>
<p>
<a id="pgfId-1024959"></a>You can use the SKILL flag <code>simVerilogPrint2001Format</code> to decide whether to print in the Verilog IEEE 1364-2001 format. To enable Verilog netlister to print Verilog constructs in Verilog IEEE 1364-2001 format, set the SKILL flag <code>simVerilogPrint2001Format</code> to <code>t</code>.</p>
<p>
<a id="pgfId-1024978"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap4.html" id="prev" title="Running the Simulation">Running the Simulation</a></em></b><b><em><a href="chap6.html" id="nex" title="Working with the Stimulus">Working with the Stimulus</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>