// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/28/2016 14:12:00"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Test4 (
	KEY,
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[3:0] KEY;
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|yCounter[0]~DUPLICATE_q ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \KEY[1]~input_o ;
wire \counter[16]~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \counter~1_combout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ;
wire \Equal0~3_combout ;
wire \Add0~45_sumout ;
wire \Equal1~3_combout ;
wire \counter[0]~2_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~29_sumout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~2 ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout ;
wire \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~42 ;
wire \VGA|user_input_translator|Add1~2 ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \writeEn~0_combout ;
wire \writeEn~q ;
wire \VGA|writeEn~1_combout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|controller|yCounter[1]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a29 ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|user_input_translator|Add1~41_sumout ;
wire \VGA|controller|xCounter[1]~DUPLICATE_q ;
wire \VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ;
wire \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire [16:0] counter;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [9:0] \VGA|controller|xCounter ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [9:0] \VGA|controller|yCounter ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [3:0] \awegaewg|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \awegaewg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \awegaewg|altsyncram_component|auto_generated|ram_block1a29  = \awegaewg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \awegaewg|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \awegaewg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N0
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N51
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [1] & ( !\VGA|controller|xCounter [5] & ( (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [6]) ) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000550000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N28
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N45
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( !\VGA|controller|xCounter [7] & ( (\VGA|controller|xCounter[9]~DUPLICATE_q  & (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [8] & \VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0001000100000000;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N42
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|xCounter [4] & ( (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~1_combout ),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N3
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N6
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N8
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N9
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N12
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N13
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N15
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N17
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N18
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N21
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N24
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N27
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N36
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [1] & ( \VGA|controller|xCounter [4] & ( ((\VGA|controller|xCounter [0]) # (\VGA|controller|xCounter [2])) # (\VGA|controller|xCounter [3]) ) ) ) # ( !\VGA|controller|xCounter [1] & ( 
// \VGA|controller|xCounter [4] & ( (\VGA|controller|xCounter [2]) # (\VGA|controller|xCounter [3]) ) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h0000000077777F7F;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [8] ) ) # ( \VGA|controller|VGA_HS1~0_combout  & ( 
// !\VGA|controller|xCounter [8] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((\VGA|controller|xCounter [6] & \VGA|controller|xCounter [5]))) ) ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [8] & ( 
// (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5]))) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEEEEEEFFFFFFFFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y76_N34
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N30
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N31
dffeas \VGA|controller|yCounter[0]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N15
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [1] & ( (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [4] & !\VGA|controller|yCounter[0]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h1000100000000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N51
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N54
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N56
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N57
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N59
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N18
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [5] & ( !\VGA|controller|yCounter [6] & ( (!\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [8])) ) ) )

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [5]),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h2020000000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N27
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~1_combout  & ( (\VGA|controller|Equal0~1_combout  & (\VGA|controller|always1~2_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|Equal0~0_combout ))) ) )

	.dataa(!\VGA|controller|Equal0~1_combout ),
	.datab(!\VGA|controller|always1~2_combout ),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N32
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N33
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N34
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N36
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N38
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N39
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N40
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N42
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N44
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N45
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N47
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N48
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N50
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y76_N53
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N0
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [5] & ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [8]) ) ) )

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [5]),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000505;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N12
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( !\VGA|controller|yCounter [4] & ( (\VGA|controller|yCounter [2] & \VGA|controller|yCounter [3]) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h1111111100000000;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N9
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|yCounter [1] & ( (!\VGA|controller|VGA_VS1~0_combout ) # (((!\VGA|controller|always1~0_combout ) # (\VGA|controller|yCounter [0])) # (\VGA|controller|yCounter [9])) ) ) # ( !\VGA|controller|yCounter 
// [1] & ( (!\VGA|controller|VGA_VS1~0_combout ) # (((!\VGA|controller|yCounter [0]) # (!\VGA|controller|always1~0_combout )) # (\VGA|controller|yCounter [9])) ) )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFBFFFBFFBFFFBF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N10
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y76_N5
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N6
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & !\VGA|controller|xCounter[9]~DUPLICATE_q )) ) ) # ( !\VGA|controller|xCounter [7] & ( 
// (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & ((!\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter[9]~DUPLICATE_q )))) ) )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'h8880888088008800;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N7
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N31
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N57
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !counter[12] & ( !counter[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!counter[12]),
	.dataf(!counter[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N39
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( counter[0] & ( (counter[4] & (counter[5] & (counter[11] & counter[9]))) ) )

	.dataa(!counter[4]),
	.datab(!counter[5]),
	.datac(!counter[11]),
	.datad(!counter[9]),
	.datae(gnd),
	.dataf(!counter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N3
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( counter[2] & ( (counter[3] & (counter[6] & (counter[1] & counter[7]))) ) )

	.dataa(!counter[3]),
	.datab(!counter[6]),
	.datac(!counter[1]),
	.datad(!counter[7]),
	.datae(gnd),
	.dataf(!counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000010001;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N42
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( counter[14] ) + ( GND ) + ( \Add0~18  ))
// \Add0~30  = CARRY(( counter[14] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N45
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counter[15] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( counter[15] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N12
cyclonev_lcell_comb \counter[16]~0 (
// Equation(s):
// \counter[16]~0_combout  = ( \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  & ( \Equal0~2_combout  & ( ((counter[8] & (\Equal0~1_combout  & \Equal0~0_combout ))) # (\KEY[1]~input_o ) ) ) ) # ( 
// !\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  & ( \Equal0~2_combout  & ( \KEY[1]~input_o  ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  & ( !\Equal0~2_combout  & ( 
// \KEY[1]~input_o  ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  & ( !\Equal0~2_combout  & ( \KEY[1]~input_o  ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!counter[8]),
	.datac(!\Equal0~1_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[16]~0 .extended_lut = "off";
defparam \counter[16]~0 .lut_mask = 64'h5555555555555557;
defparam \counter[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N36
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( !counter[0] & ( (!counter[4] & (!counter[5] & (!counter[9] & !counter[11]))) ) )

	.dataa(!counter[4]),
	.datab(!counter[5]),
	.datac(!counter[9]),
	.datad(!counter[11]),
	.datae(gnd),
	.dataf(!counter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h8000800000000000;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N15
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !counter[15] & ( (!counter[13] & (!counter[14] & !counter[16])) ) )

	.dataa(!counter[13]),
	.datab(!counter[14]),
	.datac(!counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8080808000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N0
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( !counter[1] & ( (!counter[3] & (!counter[6] & (!counter[7] & !counter[2]))) ) )

	.dataa(!counter[3]),
	.datab(!counter[6]),
	.datac(!counter[7]),
	.datad(!counter[2]),
	.datae(gnd),
	.dataf(!counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h8000800000000000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N48
cyclonev_lcell_comb \counter~1 (
// Equation(s):
// \counter~1_combout  = ( counter[8] & ( \KEY[1]~input_o  ) ) # ( !counter[8] & ( \KEY[1]~input_o  ) ) # ( counter[8] & ( !\KEY[1]~input_o  ) ) # ( !counter[8] & ( !\KEY[1]~input_o  & ( (!\Equal1~2_combout ) # ((!\Equal1~0_combout ) # ((!\Equal1~1_combout ) 
// # (!\Equal0~0_combout ))) ) ) )

	.dataa(!\Equal1~2_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal1~1_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!counter[8]),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~1 .extended_lut = "off";
defparam \counter~1 .lut_mask = 64'hFFFEFFFFFFFFFFFF;
defparam \counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N47
dffeas \counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N48
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counter[16] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N50
dffeas \counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N12
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  = ( !counter[15] & ( (!counter[14] & (counter[13] & counter[16])) ) )

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(!counter[13]),
	.datad(!counter[16]),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 .lut_mask = 64'h000C000C00000000;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N27
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout  & ( (counter[8] & (\Equal0~0_combout  & (\Equal0~2_combout  & \Equal0~1_combout ))) ) )

	.dataa(!counter[8]),
	.datab(!\Equal0~0_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N0
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~46  = CARRY(( counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N24
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \Equal1~0_combout  & ( (!counter[8] & (\Equal0~0_combout  & (\Equal1~1_combout  & \Equal1~2_combout ))) ) )

	.dataa(!counter[8]),
	.datab(!\Equal0~0_combout ),
	.datac(!\Equal1~1_combout ),
	.datad(!\Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0000000000020002;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N6
cyclonev_lcell_comb \counter[0]~2 (
// Equation(s):
// \counter[0]~2_combout  = ( \Equal1~3_combout  & ( \KEY[1]~input_o  ) ) # ( !\Equal1~3_combout  & ( ((!\Equal0~3_combout  & \Add0~45_sumout )) # (\KEY[1]~input_o ) ) )

	.dataa(!\Equal0~3_combout ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter[0]~2 .extended_lut = "off";
defparam \counter[0]~2 .lut_mask = 64'h0FAF0FAF0F0F0F0F;
defparam \counter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y74_N8
dffeas \counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N3
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( counter[1] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( counter[1] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N5
dffeas \counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N6
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( counter[2] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( counter[2] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!counter[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N8
dffeas \counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N9
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( counter[3] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( counter[3] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N11
dffeas \counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N12
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( counter[4] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( counter[4] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N14
dffeas \counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N15
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( counter[5] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( counter[5] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N17
dffeas \counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N18
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( counter[6] ) + ( GND ) + ( \Add0~66  ))
// \Add0~42  = CARRY(( counter[6] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N20
dffeas \counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counter[7] ) + ( GND ) + ( \Add0~42  ))
// \Add0~2  = CARRY(( counter[7] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N23
dffeas \counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N24
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( counter[8] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( counter[8] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N26
dffeas \counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( counter[9] ) + ( GND ) + ( \Add0~6  ))
// \Add0~38  = CARRY(( counter[9] ) + ( GND ) + ( \Add0~6  ))

	.dataa(!counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N29
dffeas \counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N30
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counter[10] ) + ( GND ) + ( \Add0~38  ))
// \Add0~10  = CARRY(( counter[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!counter[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N32
dffeas \counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N33
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( counter[11] ) + ( GND ) + ( \Add0~10  ))
// \Add0~34  = CARRY(( counter[11] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N35
dffeas \counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N36
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counter[12] ) + ( GND ) + ( \Add0~34  ))
// \Add0~14  = CARRY(( counter[12] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N38
dffeas \counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N39
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counter[13] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( counter[13] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N41
dffeas \counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y74_N44
dffeas \counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\counter[16]~0_combout ),
	.sload(gnd),
	.ena(\counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N33
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout  = ( counter[15] & ( (!counter[14] & (!counter[16] & counter[13])) # (counter[14] & ((!counter[16]) # (counter[13]))) ) ) # ( !counter[15] & ( (!counter[14] & counter[16]) ) 
// )

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(!counter[16]),
	.datad(!counter[13]),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 .lut_mask = 64'h0C0C0C0C30F330F3;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N30
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  = ( counter[15] & ( (!counter[16] & ((!counter[14] & (!counter[13])) # (counter[14] & (counter[13] & counter[12])))) # (counter[16] & ((!counter[14] & ((counter[12]) # 
// (counter[13]))) # (counter[14] & (!counter[13])))) ) ) # ( !counter[15] & ( (!counter[16] & (counter[14] & ((counter[12]) # (counter[13])))) # (counter[16] & (!counter[14])) ) )

	.dataa(!counter[16]),
	.datab(!counter[14]),
	.datac(!counter[13]),
	.datad(!counter[12]),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 .lut_mask = 64'h4666466694D694D6;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N54
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  = ( counter[12] & ( counter[14] & ( (!counter[15] & (counter[13] & ((counter[16]) # (counter[11])))) # (counter[15] & (((!counter[13])))) ) ) ) # ( !counter[12] & ( 
// counter[14] & ( (!counter[15] & ((!counter[16] & ((!counter[13]))) # (counter[16] & (counter[11] & counter[13])))) # (counter[15] & ((!counter[16] & ((counter[13]) # (counter[11]))) # (counter[16] & ((!counter[13]))))) ) ) ) # ( counter[12] & ( 
// !counter[14] & ( (!counter[15] & (((counter[11] & counter[16])) # (counter[13]))) # (counter[15] & ((!counter[16] & ((!counter[13]))) # (counter[16] & (counter[11] & counter[13])))) ) ) ) # ( !counter[12] & ( !counter[14] & ( (!counter[15] & (counter[13] 
// & ((counter[16]) # (counter[11])))) # (counter[15] & (((!counter[13])))) ) ) )

	.dataa(!counter[11]),
	.datab(!counter[15]),
	.datac(!counter[16]),
	.datad(!counter[13]),
	.datae(!counter[12]),
	.dataf(!counter[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 .lut_mask = 64'h334C34CDD334334C;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N0
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  = ( counter[16] & ( counter[11] & ( (!counter[13] & (!counter[15] $ (((counter[12] & !counter[14]))))) # (counter[13] & (counter[15] & ((!counter[12]) # 
// (counter[14])))) ) ) ) # ( !counter[16] & ( counter[11] & ( (!counter[13] & (!counter[15] & ((!counter[14]) # (counter[12])))) # (counter[13] & (!counter[15] $ (((!counter[14]) # (counter[12]))))) ) ) ) # ( counter[16] & ( !counter[11] & ( (!counter[13] & 
// (counter[15] & ((!counter[12]) # (counter[14])))) # (counter[13] & (!counter[15] & ((!counter[14]) # (counter[12])))) ) ) ) # ( !counter[16] & ( !counter[11] & ( (!counter[13] & (!counter[15] $ (((!counter[14]) # (counter[12]))))) # (counter[13] & 
// ((!counter[12] & (counter[15] & counter[14])) # (counter[12] & (!counter[15] & !counter[14])))) ) ) )

	.dataa(!counter[13]),
	.datab(!counter[12]),
	.datac(!counter[15]),
	.datad(!counter[14]),
	.datae(!counter[16]),
	.dataf(!counter[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 .lut_mask = 64'h1A86581AA56186A5;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N42
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  = ( counter[16] & ( counter[11] & ( (!counter[13] & (counter[15] & (!counter[12] $ (counter[14])))) # (counter[13] & (counter[12] & (!counter[15] & !counter[14]))) ) ) ) # ( 
// !counter[16] & ( counter[11] & ( (!counter[12] & (counter[14] & (!counter[13] $ (counter[15])))) # (counter[12] & (!counter[13] & (counter[15] & !counter[14]))) ) ) ) # ( counter[16] & ( !counter[11] & ( (!counter[12] & (counter[13] & (!counter[15] & 
// counter[14]))) # (counter[12] & (!counter[14] & (!counter[13] $ (counter[15])))) ) ) ) # ( !counter[16] & ( !counter[11] & ( (!counter[13] & (!counter[12] & (counter[15] & counter[14]))) # (counter[13] & (!counter[15] & (!counter[12] $ (counter[14])))) ) 
// ) )

	.dataa(!counter[13]),
	.datab(!counter[12]),
	.datac(!counter[15]),
	.datad(!counter[14]),
	.datae(!counter[16]),
	.dataf(!counter[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 .lut_mask = 64'h4018214002841802;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N36
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  = ( counter[16] & ( counter[11] & ( (!counter[12] & (!counter[14] $ (((!counter[13] & counter[15]))))) # (counter[12] & (counter[14] & ((!counter[15]) # 
// (counter[13])))) ) ) ) # ( !counter[16] & ( counter[11] & ( (!counter[12] & ((!counter[13] & (counter[15] & !counter[14])) # (counter[13] & (!counter[15] & counter[14])))) # (counter[12] & (!counter[14] $ (((!counter[13] & counter[15]))))) ) ) ) # ( 
// counter[16] & ( !counter[11] & ( (!counter[12] & (!counter[14] & ((!counter[13]) # (counter[15])))) # (counter[12] & (!counter[14] $ (((!counter[13]) # (counter[15]))))) ) ) ) # ( !counter[16] & ( !counter[11] & ( (!counter[12] & (counter[14] & 
// ((!counter[15]) # (counter[13])))) # (counter[12] & (!counter[14] & ((!counter[13]) # (counter[15])))) ) ) )

	.dataa(!counter[13]),
	.datab(!counter[12]),
	.datac(!counter[15]),
	.datad(!counter[14]),
	.datae(!counter[16]),
	.dataf(!counter[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 .lut_mask = 64'h23C49C233942C439;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N9
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout  = ( counter[10] & ( (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ) ) ) # ( !counter[10] & ( ((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & 
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout )) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ) ) )

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datac(gnd),
	.datad(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datae(gnd),
	.dataf(!counter[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h3377337733FF33FF;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N6
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  = ( counter[10] & ( (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ))) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ) # (counter[9])))) ) ) # ( !counter[10] & ( 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & (((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & counter[9])) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ))) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout )) ) )

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datad(!counter[9]),
	.datae(gnd),
	.dataf(!counter[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 .lut_mask = 64'h3A7A3A7A70757075;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N24
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  = ( counter[9] & ( counter[10] & ( (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ) # ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & counter[8])))) ) ) ) # ( !counter[9] & ( counter[10] & ( 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & counter[8])) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ))) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// (((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout )))) ) ) ) # ( counter[9] & ( !counter[10] & ( (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout )) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & (((counter[8]) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout )))) ) ) ) # ( !counter[9] & ( !counter[10] & ( (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// (((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout )))) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout )) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & ((counter[8]))))) ) ) )

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datad(!counter[8]),
	.datae(!counter[9]),
	.dataf(!counter[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .lut_mask = 64'h4A4F477727A7A0A8;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N18
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout  = ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ( (!counter[10] & 
// ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  $ (counter[9])) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ))) ) ) # ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ( (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & (counter[10] & 
// ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ) # (counter[9])))) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & ((!counter[10] $ (!counter[9])))) ) )

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datac(!counter[10]),
	.datad(!counter[9]),
	.datae(gnd),
	.dataf(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3 .lut_mask = 64'h0B3C0B3CD070D070;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N21
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  = ( counter[10] & ( (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (!counter[9] $ 
// (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ))))) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & !counter[9])))) ) ) # ( !counter[10] & ( 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & counter[9])) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & ((!counter[9]))))) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  $ (((counter[9]))))) ) )

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datad(!counter[9]),
	.datae(gnd),
	.dataf(!counter[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2 .lut_mask = 64'h3A853A85708A708A;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N30
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  = ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( counter[8] & ( 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ) # ((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & counter[7])) ) ) ) # ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( counter[8] & ( (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ) ) ) ) # ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !counter[8] & ( 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ) # (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ) ) ) ) # ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !counter[8] & ( ((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & counter[7])) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ),
	.datad(!counter[7]),
	.datae(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!counter[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .lut_mask = 64'h333FFCFC3F3FCCCF;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N42
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  = ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( counter[7] & ( (!counter[8] & 
// (((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout )) # (counter[6]))) # (counter[8] & (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout )))) ) ) ) # ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( counter[7] & ( (!counter[8] & 
// (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout )))) # (counter[8] & 
// (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout )) # (counter[6]))) ) ) ) # ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !counter[7] & ( (!counter[8] & 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ) # (counter[6])))) # (counter[8] & 
// (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout )))) ) ) ) # ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !counter[7] & ( (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & (((counter[8] & counter[6])) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ))) # (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & (!counter[8])) ) ) )

	.dataa(!counter[8]),
	.datab(!counter[6]),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ),
	.datad(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ),
	.datae(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!counter[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .lut_mask = 64'h1AFA5F0751F17A2A;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  ) + ( !VCC ))
// \VGA|user_input_translator|Add0~18  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000FF0000003333;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~18  ))

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ),
	.datab(gnd),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~22  ))

	.dataa(gnd),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.datac(gnd),
	.datad(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~26  ))

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000FF0000005555;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout  ) + ( 
// \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout  ) + ( 
// \VGA|user_input_translator|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout ),
	.datad(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~2  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  ) + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout  ) + ( 
// \VGA|user_input_translator|Add0~34  ))

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.datab(gnd),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(\VGA|user_input_translator|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000F0F000005555;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  ) + ( GND ) + ( \VGA|user_input_translator|Add0~2  ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  ) + ( GND ) + ( \VGA|user_input_translator|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout  ) + ( GND ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout  ) + ( GND ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N39
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout  = ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( counter[8] & ( 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout  & !counter[7]) ) ) ) # ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( counter[8] & ( 
// ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout )) # (counter[7]) ) ) ) # ( 
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !counter[8] & ( ((\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & 
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout )) # (counter[7]) ) ) ) # ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !counter[8] & ( 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout  & !counter[7]) ) ) )

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ),
	.datac(!counter[7]),
	.datad(gnd),
	.datae(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!counter[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4 .lut_mask = 64'h30301F1F8F8FC0C0;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N54
cyclonev_lcell_comb \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  = ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( 
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout  & ( ((!counter[8] & (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  $ (counter[7]))) # (counter[8] & 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & counter[7]))) # (counter[6]) ) ) ) # ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( 
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout  & ( (!counter[7]) # (counter[6]) ) ) ) # ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout  & ( (!counter[7]) # (counter[6]) ) ) ) # ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout  & ( ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & ((counter[7]))) # 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout  & (counter[8] & !counter[7]))) # (counter[6]) ) ) )

	.dataa(!counter[8]),
	.datab(!counter[6]),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~2_combout ),
	.datad(!counter[7]),
	.datae(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h37F3FF33FF33B37B;
defparam \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  ) + ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  $ (!counter[6]) ) + ( !VCC ))
// \VGA|user_input_translator|Add1~18  = CARRY(( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  ) + ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  $ (!counter[6]) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datac(!counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000C3C300003333;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  $ (!counter[7] $ (((!counter[6] & \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout )))) ) 
// + ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  $ (!counter[7] $ (((!counter[6] & \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout )))) ) + ( 
// \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  ) + ( \VGA|user_input_translator|Add1~18  ))

	.dataa(!counter[6]),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datad(!counter[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000F0F000002DD2;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout  $ (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ) # 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ))) ) + ( \VGA|user_input_translator|Add0~17_sumout  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout  $ (((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ) # 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ))) ) + ( \VGA|user_input_translator|Add0~17_sumout  ) + ( \VGA|user_input_translator|Add1~22  ))

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add0~17_sumout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000FF0000005656;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout  ) + ( \VGA|user_input_translator|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~25_sumout  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~25_sumout  ) + ( \VGA|user_input_translator|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~29_sumout  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~29_sumout  ) + ( \VGA|user_input_translator|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~41 (
// Equation(s):
// \VGA|user_input_translator|Add1~41_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~33_sumout  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~42  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~33_sumout  ) + ( \VGA|user_input_translator|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~41_sumout ),
	.cout(\VGA|user_input_translator|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~41 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~1_sumout  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~2  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~1_sumout  ) + ( \VGA|user_input_translator|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(\VGA|user_input_translator|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~9_sumout  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~10  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~9_sumout  ) + ( \VGA|user_input_translator|Add1~2  ))

	.dataa(gnd),
	.datab(!\VGA|user_input_translator|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000CCCC00000000;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( \VGA|user_input_translator|Add0~13_sumout  ) + ( GND ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( \VGA|user_input_translator|Add0~13_sumout  ) + ( GND ) + ( \VGA|user_input_translator|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|user_input_translator|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~5_sumout  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(!\VGA|user_input_translator|Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000CCCC00000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N51
cyclonev_lcell_comb \writeEn~0 (
// Equation(s):
// \writeEn~0_combout  = ( \KEY[1]~input_o  ) # ( !\KEY[1]~input_o  & ( (!\Equal1~3_combout  & ((!\Equal0~3_combout ))) # (\Equal1~3_combout  & (\writeEn~q )) ) )

	.dataa(!\writeEn~q ),
	.datab(gnd),
	.datac(!\Equal1~3_combout ),
	.datad(!\Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeEn~0 .extended_lut = "off";
defparam \writeEn~0 .lut_mask = 64'hF505F505FFFFFFFF;
defparam \writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y74_N53
dffeas writeEn(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writeEn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writeEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam writeEn.is_wysiwyg = "true";
defparam writeEn.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y74_N48
cyclonev_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  & ( (\writeEn~q  & ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ) # 
// ((!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ) # (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout )))) ) ) # ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  & ( \writeEn~q  ) )

	.dataa(!\writeEn~q ),
	.datab(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.datad(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1_combout ),
	.datae(gnd),
	.dataf(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~1 .extended_lut = "off";
defparam \VGA|writeEn~1 .lut_mask = 64'h5555555555545554;
defparam \VGA|writeEn~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N30
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( counter[7] & ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ( (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout  & 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  $ (!counter[6]))) ) ) ) # ( !counter[7] & ( \awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  $ (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout ) ) ) ) # ( counter[7] & ( 
// !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  $ 
// (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout ) ) ) ) # ( !counter[7] & ( !\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ( 
// (\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout  & (!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  $ (!counter[6]))) ) ) )

	.dataa(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datab(!counter[6]),
	.datac(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~4_combout ),
	.datad(gnd),
	.datae(!counter[7]),
	.dataf(!\awefgawegeaw|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h06065A5A5A5A0606;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( \VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|writeEn~1_combout  & 
// (\VGA|user_input_translator|Add1~13_sumout  & !\VGA|writeEn~0_combout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|writeEn~1_combout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|writeEn~0_combout ),
	.datae(!\VGA|user_input_translator|Add1~1_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0000000002000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y76_N35
dffeas \VGA|controller|yCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter[1]~DUPLICATE_q ))

	.dataa(!\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [8]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\VGA|controller|yCounter [3] $ (\VGA|controller|yCounter[1]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\VGA|controller|yCounter [3] $ (\VGA|controller|yCounter[1]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|xCounter[9]~DUPLICATE_q  & (\VGA|controller|yCounter [3] & \VGA|controller|yCounter[1]~DUPLICATE_q )) # (\VGA|controller|xCounter[9]~DUPLICATE_q  & 
// ((\VGA|controller|yCounter[1]~DUPLICATE_q ) # (\VGA|controller|yCounter [3]))))

	.dataa(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datab(!\VGA|controller|yCounter [3]),
	.datac(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000171700006969;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [2]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [2]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & (\VGA|controller|controller_translator|Add1~9_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h0300000003000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N15
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( !counter[16] & ( counter[14] & ( (counter[13] & !counter[15]) ) ) )

	.dataa(gnd),
	.datab(!counter[13]),
	.datac(!counter[15]),
	.datad(gnd),
	.datae(!counter[16]),
	.dataf(!counter[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h0000000030300000;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000FE00000000000000000000000000003FFC00FFFF8000FF0003FC0000007FFFC1FFC03C0FFFFC7C01FE00000000000000000000000000007FFC03FFFFE001FF001FFF000001FFFFF3FFE0FC1FFFFFFE01FFF0000000000000000000000000007FFC03FFFFF803FF007FFFC00001FFFFFFFFE1FC7FFFFFFF01FFFF0000000000000000000000000000FC3C0003F807FF00FE1FE000000001FC0FE7FCFF80FC7F03FFFFC000000000000000000000000000FC380003F80FFF01F80FE000000001FC0FCFFBFF01FC7F03F87FE000000000000000000000000001F8780FC3F81F7F03F007F0000007E1FC1FFFFFFF01FC7F03F81FF0000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000001F8781FC3F81E3F07F007F000000FE1FC1FFFFFFF01F87F07F00FF800000000000000000000000001F8F01FC7F83C3F0FE007F000000FE3FC3FFFFE7E03F8FF07F007F800000000000000000000000003F0F01F87F0783F1FC007F000000FC3F83FEFFCFE03F8FE07F003FC00000000000000000000000003FFF81FFFFFF83F1FC007F000000FFFF03FCFF8FE03FFFC0FE003FC00000000000000000000000003FFFC0FFFFFF03F3F8007F0000007FFE07F0FE0FE07FFF80FE003FC00000000000000000000000007FFFC03FFFFE03F3F8007F0000001FF803E0F81FC07FFE01FE003FC0000000000000000000000000001FC00000000003F80";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "0FF00000000000000000000000001FC003FC0000000000000000000000000003FC00000000007F800FE0000000000000000000000000000003F80000000000000000000000000003F800000000007F801FE0000000000000000000000000000003F80000000000000000000000000003E000000000007F801FC0000000000000000000000000000007F800000000000000000000000000000000000000007F803FC0000000000000000000000000000007F000000000000000000000000000000000000000007F80FF800000000000000000000000000F000FF000000000000000000000000000000000000000007FC000000000000000000000000000003FC0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "1FE000000000000000000000000000000000000000003FF000000000000000000000000000003FC03FC000000000000000000000000000000000000000003FFFFFFF8000000000000000000000007FE07F8000000000000000000000000000000000000000001FFFFFFF0000000000000000000000007FE0FF0000000000000000000000000000000000000000000FFFFFFE0000000000000000000000007FE3FC00000000000000000000000000000000000000000003FFFFFE0000000000000000000000003FFFF8000000000000000000000000000000000000000000007FFFFC0000000000000000000000003FFFC0000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N48
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !counter[15] & ( (!counter[14] & (counter[13] & !counter[16])) ) )

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(!counter[13]),
	.datad(!counter[16]),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h0C000C0000000000;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N51
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( !counter[15] & ( (!counter[13] & (counter[14] & !counter[16])) ) )

	.dataa(!counter[13]),
	.datab(!counter[14]),
	.datac(!counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y75_N59
dffeas \awegaewg|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y75_N31
dffeas \awegaewg|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N0
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout  = ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\awegaewg|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N36
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( counter[16] & ( !counter[14] & ( (!counter[15] & !counter[13]) ) ) )

	.dataa(gnd),
	.datab(!counter[15]),
	.datac(gnd),
	.datad(!counter[13]),
	.datae(!counter[16]),
	.dataf(!counter[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h0000CC0000000000;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N39
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout  = (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a29 ))

	.dataa(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a29 ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y75_N53
dffeas \awegaewg|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\awegaewg|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N57
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( counter[15] & ( (!counter[13] & (!counter[14] & !counter[16])) ) )

	.dataa(!counter[13]),
	.datab(!counter[14]),
	.datac(!counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000000000000000000000000000000000000FE0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N51
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( !counter[16] & ( counter[14] & ( (!counter[13] & counter[15]) ) ) )

	.dataa(gnd),
	.datab(!counter[13]),
	.datac(!counter[15]),
	.datad(gnd),
	.datae(!counter[16]),
	.dataf(!counter[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h000000000C0C0000;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y79_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000073FFE3FFFFFFFFBF1C000000000000000000000000000000000000000000000000000000000000007038EC770E7701C71C000000000000000000000000000000000000000000000000000000000000007038ECE70E7039C798000000000000000000000000000000000000000000000000000000000000000070C8EE1C7C3BC3B800000000000000000000000000000000000000000000000000000000000000F1F9FCFC7E781F03B800000000000000000000000000000000000000000000000000000000000001E0701C001C38000F3800000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000780C018003070001C700000000000000000000000000000000000000000000000000000000000000E30C0000030200038700000000000000000000000000000000000000000000000000000000000000E780000000000003C000000000000000000000000000000000000000000000000000000000000000E780000000000003FFE00000000000000000000000000000000000000000000000000000000000007F00000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N54
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( counter[15] & ( (counter[14] & (counter[13] & !counter[16])) ) )

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(!counter[13]),
	.datad(!counter[16]),
	.datae(gnd),
	.dataf(!counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0000000003000300;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N9
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( !counter[14] & ( (counter[15] & (!counter[16] & counter[13])) ) )

	.dataa(gnd),
	.datab(!counter[15]),
	.datac(!counter[16]),
	.datad(!counter[13]),
	.datae(gnd),
	.dataf(!counter[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h0030003000000000;
defparam \awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N6
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout  = ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( \awegaewg|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\awegaewg|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( \awegaewg|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (\awegaewg|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\awegaewg|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\awegaewg|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & \awegaewg|altsyncram_component|auto_generated|ram_block1a14~portadataout ) ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\awegaewg|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h22220A5F77770A5F;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y75_N17
dffeas \awegaewg|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\awegaewg|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \awegaewg|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N42
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout  = ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout  & !\awegaewg|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & (\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout )) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & ((\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout ))) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & (\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout )) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & ((\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout ),
	.datab(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout ),
	.datac(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h505F505F30300000;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N4
dffeas \VGA|controller|xCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y76_N7
dffeas \VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y76_N19
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "0000000000000000000000000000000000000000000000000000007FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000007F8000000000000000000000000000000000000000000000000000000000000000000000000000007F8000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000007F8000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y76_N55
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N52
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( \VGA|user_input_translator|Add1~13_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|writeEn~0_combout  & 
// (!\VGA|user_input_translator|Add1~1_sumout  & \VGA|writeEn~1_combout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|writeEn~1_combout ),
	.datae(!\VGA|user_input_translator|Add1~5_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0000000000800000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h00000000A000A000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F800";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000E00000000000000000000001FC000000000000000000000000000FC03E0000000000000000000000F00000000000000000000001FE0000000000000007F800001F803FE3FF3E00E00000000000000000F800000000000000000000007F000000000000000FFC0FF03FE03FF3FF3F00F00000000000000000F800000000000000000000000F0000000000000003FC1FF83FF03FF3FF3F80F000000000000000007C00000000000000000000000F00000000000000007E3FF83FF83C73FF0F80F0000000000000003C7F000000000000000000000F8F00000000000000003E3FF838F83C001F07";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( \VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|writeEn~1_combout  & (!\VGA|writeEn~0_combout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|writeEn~1_combout ),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(!\VGA|user_input_translator|Add1~9_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0000000000200000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~9_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0030000000300000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \VGA|user_input_translator|Add1~13_sumout  & ( \VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|writeEn~0_combout  & 
// (!\VGA|user_input_translator|Add1~5_sumout  & \VGA|writeEn~1_combout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|writeEn~1_combout ),
	.datae(!\VGA|user_input_translator|Add1~13_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000000040;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & (\VGA|controller|controller_translator|Add1~9_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0003000000030000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000000000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "0000003FFF00000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000000000000000000000000000000000000000000000000000000000007FFF80000000000000000000000000000000000000000000000000000000000000000000000000007FFF80000000000000000000000000000000000000000000000000000000000000000000000000007FFF80000000000000000000000000000000000000000000000000000000000000000000000000007FFF8000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y76_N37
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N31
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout 
// ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y76_N52
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y74_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\VGA|user_input_translator|Add1~13_sumout  & ( !\VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|writeEn~0_combout  & 
// (!\VGA|user_input_translator|Add1~5_sumout  & \VGA|writeEn~1_combout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|writeEn~1_combout ),
	.datae(!\VGA|user_input_translator|Add1~13_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h0080000000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'h8080000080800000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( \VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~1_combout  & (!\VGA|writeEn~0_combout  & 
// !\VGA|user_input_translator|Add1~5_sumout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~1_combout ),
	.datac(!\VGA|writeEn~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(!\VGA|user_input_translator|Add1~9_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0000000020000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h2020000020200000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( \VGA|user_input_translator|Add1~9_sumout  & ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|writeEn~0_combout  & (\VGA|writeEn~1_combout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|writeEn~1_combout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(!\VGA|user_input_translator|Add1~9_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000800000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (\VGA|controller|controller_translator|Add1~9_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h000C0000000C0000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "C0F0000000000000003E3F800000000000000000000FFF0E000000000000001E7C7800783C001E07C0F0000000000000003E0FC00000000000000000000FFE0F000000000000039E7C7C00783F803E03C1F0000000000000003F07C000000000000000000007FC1F00000000000003FC787C00781FE0FE03C3F0000000000000001F03E000000000000000000001F81F00000000000003FC783C00F81FF0FF83FFF00000000000001E0F81E000000000000000000000F01E00000000000003FE783C00F807F0FFC1FFF00000000000001F0F81E0000000000000000000E0F01E00000000000000FE783DC0F000F03FC1FFF00000000000001F87C1E000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "0000000000F8F01E000000000000001E783DE1F1C0F003C0FEF00000000000000F87FFE0000000000000000000FFF0FE1E0000000000001E783DE1F1E0F007C1FCF000000000000007C3FFE0000000000000000000FFE3FF1F0000000000003E783DF1E1E1F00FC3F8F000000000000003E3FFC00000000000000000003FC7FFBE0000000000383E783DFFE1FBF03F87E0F00000000001FF83F3FF800000000000000000000787FFFE00000000003C7C783CFFE1FFE1FF07C0F00000000003FFE1F9E0000000000000000000000107C7FC00000000003FFC78387FC0FFC1FE0780F00000000003FFF0FFE000000000000000000000000787F800000000001FF8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "00001F803F81FC0780F00000000007FFF87FE000000000000000000000000783F0000000000007E0000000000700700780F00000000007FFF81FC0000000000000000000000007C7E3FE0000000000000000000000000007C1F00000000007FFF80780000000000000000000000007EFC7FF0000000000000000000000000003E7F00000000007FFF80000000000000000000000000003FF8FFF0000000000000000000000000003FFE0000003E007FFF80000000000000000000000000003FF0FFF8000000000000000000000000001FFC000000FC007FFF80000000000000000000000000000FE1F0F8000000000000000000000000000FF000000180007FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "F000000000000000000000000000003C1E0F80000000000000000000000000003E000000000003FFF00000000000000000000000000000003E0F000000000000000000000000000000000000000001FFE00000000000000000000000000000003E0F0000000000000000000000000000000000000000007FC00000000000000000000000000000003C0F0000000000000000000000000000000000000000001F800000000000000000000000000000003C1F000F000000000000000000000000000000000000000000000000000000000000000000000000381F000F800000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( \VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~1_combout  & 
// (!\VGA|user_input_translator|Add1~5_sumout  & !\VGA|writeEn~0_combout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~1_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|writeEn~0_combout ),
	.datae(!\VGA|user_input_translator|Add1~1_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h0000000020000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h4400440000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "003E001F000000000000000000000000000000000000000000000000000000000000000000000000003E001F000000000000000000000000000000000000000000000000000000000000000000000000003C003E0000000000000000000000000000003800000000000000000000000000000000000000000008007E00F0000000000000000000000000003C0000000000000000000000000000000000000000000000FC00F8000000000000000000000000003C00018000000000000000000000000000000000000003C1F801F0000000000000000000000000003F00038000000000000000000000000000000000000003E1F001F038000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "0000001F800F0000000000000000000000000000000000000003FBE003E03C0000000000000000000000000FC01E0000000000000000000000000000000000000001FFC007E03C3FC00000000000003800000007E00000000000000000000000000000000000000000007FC00FC03C3FF80000007F00003C00007003F00000000000000000000000000000000000000000003FE01F807C3FFC03C000FF9E003C00007801F80000000000000000000000000000000000000000000FF01F00F80FFC0FE001FF9F003C00007C01F800000000000000000000000000000000000000000001FC1E01F8007C1FE007F79F003C00007F01F00000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000007E1E01F01FFC1FF01FE78FFFFC00003F81F0000000000000000000000000000000000000000000003F1E03E01FF83FF83FC78FFFFC00000FFFE0000000000000000000000000000000000000000000001E1E07E01FF07CF87F078FFFFC000007FFE000000000000000000000000000000000000000000000041F1FC00FF0F87C7E078FFFFC000001FFC000000000000000000000000000000000000000000000001FFF8003F0F83C78078FC03C0000007F8000000000000000000000000000000000000000000000000FFF0000F0F03E7C0787807C000000000000000000000000000000000000000000000000000000000FFE0001";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "F1F03E7C0787807C0000000000000000000000000000000000000000000000000000000007F801FBF1F01E3E0F8781F800000000000000000000000000000000000000000000000000000000018001FFE3E01F3FBF87FFF000000000000000000000000000000000000000000000000000000000000001FFC3E00F1FFF03FFE0000000000000000000000000000000000000000000000000000000000000007F83C00E0FFE03FFC0000000000000000000000000000000000000000000000000000000000000000700800003FC00FF80000000000000000000000000000000000000000000000000000000000000000000000000F00038000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  
// & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h550055FF330F330F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout  = ( \VGA|user_input_translator|Add1~5_sumout  & ( !\VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|writeEn~0_combout  & 
// (\VGA|user_input_translator|Add1~1_sumout  & \VGA|writeEn~1_combout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|writeEn~1_combout ),
	.datae(!\VGA|user_input_translator|Add1~5_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .lut_mask = 64'h0000000800000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( \VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h0000202000002020;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N0
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout  = ( \awegaewg|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\awegaewg|altsyncram_component|auto_generated|ram_block1a28~portadataout ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a28~portadataout ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y78_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000FE00000000000000000000000000001FFC00FFFF8000FF0003FC0000007FFFC0FFE03C0FDFFC7C00FE00000000000000000000000000007FFE01FFFFF001FF001FFF800000FFFFFBFFE0FE1FFFFFFF01FFF8000000000000000000000000007FFE03FFFFF803FF003FFFC00001FFFFFFFFE1FE3FFFFFFF01FFFF0000000000000000000000000000FC1C0003F807FF00FE1FE000000001FC07E3FCFF80FE7F01FFFFC000000000000000000000000000FC3C0001FC07BF01FC0FF000000000FE0FEFFDFF80FC3F83FC7FF000000000000000000000000000FC380FE3FC0F3F03F807F0000007F1FE0FFFFFFF01FC7F83F80FF8000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000001F8781FC3FC1E3F07F007F000000FE1FE1FFFFFFF01FC7F03F807F800000000000000000000000001F8781FC3F83E3F0FE007F800000FE1FC1FFFFF7F01F87F07F007FC00000000000000000000000001F8F01F87F87C3F0FE007F800000FC3FC3FF7FC7E03F8FE07F003FC00000000000000000000000003FFF81FFFFFF83F1FC007F800000FFFF83FCFF8FE03FFFC07F003FC00000000000000000000000003FFFC0FFFFFF03F9FC007F0000007FFE03F8FE0FE03FFF80FE003FC00000000000000000000000003FFFC03FFFFE03FBF8007F0000001FF803E0FC0FE07FFE00FE003FC0000000000000000000000000001FC00000000003F80";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "07F00000000000000000000000001FE003FC0000000000000000000000000001FC00000000003F800FF0000000000000000000000000000003FC0000000000000000000000000003F800000000003F800FE0000000000000000000000000000003F80000000000000000000000000003F000000000003F801FE0000000000000000000000000000007F800000000000000000000000000000000000000003F803FC0000000000000000000000000000007F000000000000000000000000000000000000000003FC07F800000000000000000000000000F800FF000000000000000000000000000000000000000003FE000000000000000000000000000001FC0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0FE000000000000000000000000000000000000000003FF000000000000000000000000000003FE01FC000000000000000000000000000000000000000001FFFFFFF8000000000000000000000007FE03F8000000000000000000000000000000000000000001FFFFFFF0000000000000000000000007FE0FF00000000000000000000000000000000000000000007FFFFFF0000000000000000000000003FE3FE00000000000000000000000000000000000000000003FFFFFE0000000000000000000000003FFFF8000000000000000000000000000000000000000000007FFFFE0000000000000000000000001FFFE0000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "000000000000000000000000000000000000000000000FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N18
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout  = ( \awegaewg|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \awegaewg|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// ((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\awegaewg|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (((\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\awegaewg|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (((\awegaewg|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (((\awegaewg|altsyncram_component|auto_generated|address_reg_a [1])) # (\awegaewg|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) ) ) ) # ( 
// !\awegaewg|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\awegaewg|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\awegaewg|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\awegaewg|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y79_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000033FFE3FFFFFFFFBF1C000000000000000000000000000000000000000000000000000000000000007838E4770E3701C71C000000000000000000000000000000000000000000000000000000000000003038EC770E7239C39C000000000000000000000000000000000000000000000000000000000000000038EC670E3C39C3980000000000000000000000000000000000000000000000000000000000000070F8FCFE3E381F83F800000000000000000000000000000000000000000000000000000000000000F0701C001C38000F3800000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "000000000000000000000000000000007C0601C001838001C380000000000000000000000000000000000000000000000000000000000000738C000003030003C300000000000000000000000000000000000000000000000000000000000000E780000000000003C000000000000000000000000000000000000000000000000000000000000000F780000000000003FFE00000000000000000000000000000000000000000000000000000000000007F80000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y75_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N54
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout  = ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a22~portadataout  ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a16~portadataout  ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a19~portadataout  ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(!\awegaewg|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h00FF555533330F0F;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N33
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout  = ( \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout  & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout )) ) ) ) # ( 
// !\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout  & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout )) ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout  & ( 
// !\awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( (\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout ) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( 
// !\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout  & ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & 
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout ) ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout ),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h00AA55FF08080808;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout ,\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y74_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout  = ( !\VGA|user_input_translator|Add1~13_sumout  & ( \VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|writeEn~0_combout  & 
// (\VGA|writeEn~1_combout  & !\VGA|user_input_translator|Add1~1_sumout ))) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|writeEn~1_combout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(!\VGA|user_input_translator|Add1~13_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( \VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h0000808000008080;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000030000000000000000000000000000000000000000000000000000000000000000000000040000000400000000000000000000000000000000000000000000000000000C0FAF0C1F001F0C00041F3180043BAF001F1F1F0F878000000000000000000000000000000000001202109220802092000A2089000A11108020A0A082010000000000000000000000000000000000000202108218002082000A0087000A111080181800820100000000000000000000000000000000000002021F020700208200113F850011111F0007073F8201000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000022610022080208200112089001113100020A0A0A61F0000000000000000000000000000000000000F1B8F0F1F001F0F003B9F19003B8D8F001F1F1F1BA100000000000000000000000000000000000002000002000000020000000100000000000000000021000000000000000000000000000000000000020000020000000200000001000000000000000000210000000000000000000000000000000000000000000000000000000000018000000000000000001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a29 ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a29  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y76_N43
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y74_N11
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h11DD11DD0000C0C0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "FFF3E01E03F00F01E01E000001F0F807FE00000000000000000000000000000007E0003C0000007FFFF3E01E0FFC0F01E01E000001E0F807FC0000000000000000000000000000001FC0007C0000007BF0F1E01E0FFE0F01E01E000001E07807F80000000000000000000000000000001F80007C0000007C00F0E01E0FFE0F01E01E000001E07C01E00000000000000000000000000000003F0000F80000007C00F0001E03FE0F81F01E000001E07C00000000000000000000000000000000007E0001F80000003C00F0001E001E0F81F01E000001E03C0000000000000000000000000000000000F80003F00000003C00F0001E003E0781F01E000001F0FC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000700007E00000003E00F0003E003E0781F01E000001FFFC000000000000000000000000000000000000000FC00000001F01F0007C003C07C1F01E000000FFF8000000000000000000000000000000000000001F800000001F01F0FFFC00FC03C3F01E000000FFF0000000000000000000000000000000000000003F000000000F83EFFFF8E1F803FFF83E0000003FC0000000000000000000000000000000000000003E000000000F87CFFFF0FFF001FFF8FC0000000C00000000000000000000000000000000000000007C0000000007FFCFFFE0FFE000FF7FFC00000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "0000FC0000000007FF83C000FFC0003E7FF8000000000000000000000000000000000000000000000000F80000000003FF0000003F8000003FF0000000000000000000000000000000000000000000000000F00000000001FC000000000000000FC0000000000000000000000000000000000000000000000000E000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000002781C0000000000001FFF0000079FC01E000000000000000000000000000000000000000000000003F0000000000000007FFF0000078FE01E000000000000000000000000000000000000000000000003F800000000000000FFFF00000783F03E000000000000000000000000000000000000000000000001F800000000000001FF0E00000781F87C000000000000000000000000000000000000000000000000F818000000000003F80000000780FCFC000000000000000000000000000000000000000000000000F038000000000003E000000007807EF8000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000060F0000000000007C000000007803FF3C0000000000000000000000000000000000000000000000001E00000000000078000000007801FE3E0000000000000000000000000000000000000000000000000000000000000078000000007C01FC3E00000000000000000000000000000000000000000000000000000000000000781FFE00007C03F81E00000000000000000000000000000000000000000000000000000000000000787FFF80003E0FF01F000000000000000000000000000000000000000000000000000000000000007FFFFFC0003E1FE00F01C000000000000000000000000000000000000000000000000000000000003FFFFFC0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "001FFF800F01E000000000000000000000000000000000000000000000000000000000003FF003C0001FFE000F81E000000000000000000000000000000000000000000000000000000000000FC003C0000FFC000F83E00000000000000000000000000000000000000000000000000000000000000003C00003F0000787E000000000000000000000000000000000000000000000000000000001F8000003C00000000007C7C00E000000000000000000000000000000000000000000000000000007FF000003C000000003FFCF801F000000000000000000000000000000000000000000000000000007FFC00003C000000007FFFF803F0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000FFFF00007C00000000FFFFF007E00000000000000000000000000000000000000000000000000000F87F8000F800000000FFFFE007C00000000000000000000000000000000000000000000000000000F81FC001F000000000F01FC00F800000000000000000000000000000000000000000000000000700F807E00FF000000000F01F001F000000000000000000000000000000000000000000000000000780F803F0FFE000000000F03E003E03C0000000000000000000000000000000000000000000000007807C01F0FFC000000000F07E007E03F0000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "C0F000000000000000000000000000000000000000000000000000000000001E7C7800783C001E07C0F000000000000000000000000000000000000000000000000000000000039E7C7C00783F803E03C1F00000000000000000000000000000000000000000000000000000000003FC787C00781FE0FE03C3F00000000000000000000000000000000000000000000000000000000003FC783C00F81FF0FF83FFF00000000000000000000000000000000000000000000000000000000003FE783C00F807F0FFC1FFF00000000000000000000000000000000000000000000000000000000000FE783DC0F000F03FC1FFF00000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "0000000000000000000000000000001E783DE1F1C0F003C0FEF000000000000000000000000000000000000000000000000000000000001E783DE1F1E0F007C1FCF000000000000000000000000000000000000000000000000000000000003E783DF1E1E1F00FC3F8F000000000000000000000000000000000000000000000000000000000383E783DFFE1FBF03F87E0F00000000001FF800000000000000000000000000000000000000000003C7C783CFFE1FFE1FF07C0F00000000003FFE00000000000000000000000000000000000000000003FFC78387FC0FFC1FE0780F00000000003FFF00000000000000000000000000000000000000000001FF8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "00001F803F81FC0780F00000000007FFF800000000000000000000000000000000000000000007E0000000000700700780F00000000007FFF8000000000000000000E0000000000000000000000000000000000000000007C1F00000000007FFF8000000000000000000F0000000000000000000000000000000000000000003E7F00000000007FFF8000000000000000001F0000000000000000000000000000000000000000003FFE0000003E007FFF8000000000000000003E0000000000000000000000000000000000000000001FFC000000FC007FFF8000000000000000007E0000000000000000000000000000000000000000000FF000000180187FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "F000000000000000000FC00000000000000000000000000000000000000000003E0000000001C3FFF000000000000000001F80000000000000000000000000000000000000000000000000000003E1FFE000000000000000001F00000000000000000000000000000000000000000000000000000003E07FC000000000000000007E00000000000000000000000000000000000000000000000000002003E01F8000000000000000007F80000000000000000000000000000000000000000000000000003001E0000000000000000000007FE00000000000000000000000000000000000000000000000000033C1E00000000000001FE000007FF801C0000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "007C07C00F8FF0000000000F0FC007C03F8000000000000000000000000000000000000000000000007E03E007C3C0000000000F9F800F801FE000000000000000000000000000000000000000000000003F03E007E000000000000FFF001F0007F000000000000000000000000000000000000000000000001F81F003E0000000000007FE003F0001F000000000000000000000000000000000000000000000000F81F801C0000000000007FC003E0000F800000000000000000000000000000000000000000000000FC0FC0000000000000001F8E07C0003F800000000000000000000000000000000000000000000001FC07C000000000000000000F0FC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "03F000000000000000000000000000000000000000000000003FE03E000000000000000000F8F80007E0000000000000000000000000000000000000000003FE007FF01F000000000000000000FFF0000FC0000000000000000000000000000000000000000007FF007DF80F8000000000000000003FF0000F8000000000000000000000000000000000000000000FFF80F8FC0F8000000000000000001FE0001F0000000000000000000000000000000000000000001FFFC0F87E038000000000000000000FF0003F0000000000000000000000000000000000000000001F07C0F03F0000000000000000000007F8007E000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "0000000000381E07C0F01F8000000000000000000001FF00FC003FE000000000000000000000000000000000003C1E07C0F00F8000000000000000000000FF81F800FFF80000000001C000003FE01E0000000000E03C1E0FF8F01F80000000000000000000003F81F001FFFC0000000001E01FC07FF03F0000380000F03E1E0FFCF9FF00000000000000000000000703E007FFFE0000000001F1FFF0FFF83F00003C0000F83E1E0FFE7FFE00000000000000000000000007C00FF03E0000000001F3FFF9FFF83F00003C0000F81F1C03FE7FFC0000000000000000000000000FC01FC01E000000E000F3FFF8F0783F00003C00007C0F80001E3FF80000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "000000000000001F803F001E000000F000F3F87C00780F00003C00007F0FC0001F0F800000000000000000000000003F007E001E000000F000F3C03C00780F01C03C00003FFFC0000F00000000000000000000000000007E007C001E000000F000F3C03C00780F01E03E00001FFFE0000F00000000000000000000000000007C0078001E000000F000F3C03C00780F01E03E000007FFE0001F00000000000000000000000000007800F8003E000000FE3FF3C03E00780F01E01E000001FDF0001F00000000000000000000000000001001F0003E000000FFFFF3C03E00F80F01E01E000001F9F0007E00000000000000000000000000000003F0003C000000FF";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h5533000F5533FF0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "0000000000000000000000000000000000000000000000000007FC00000FF80000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000FF00001FE000000000000000000000000000000000000000000000000000000000000000000000007F00001FC000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "000000000000000000000700001C0000000000000000000000000000000000000000000000000000000000000000000000000700001C0000000000000000000000000000000000000000000000000000000000000000000000000700001C0000000000000000000000000000000000000000000000000000000000000000000000000780003C00000000000000000000000000000000000000000000000000000000000000000000000007C0003C00000000000000000000000000000000000000000000000000000000000000000000000007C0003800000000000000000000000000000000000000000000000000000000000000000000000003C000780000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000001E000F800000000000000000000000000000000000000000000000000000000000000000000000001E000F000000000000000000000000000000000000000000000000000000000000000000000000001F001F000000000000000000000000000000000000000000000000000000000000000000000000000F003E000000000000000000000000000000000000000000000000000000000000000000000000000F803E0000000000000000000000000000000000000000000000000000000000000000000000000007C07C0000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "000000000000000000000000000000000000003E1F80000000000000000000000000000000000000000000000000000000000000000000000000003F7F80000000000000000000000000000000000000000000000000000000000000000000000000001FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFC000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "0000000000000000000001FFFC00F87C03C01FE007FE03E07C1FE3F9C000000000000000000000000000000000000000000000FFFC007CFC07C00FF0001E01E03C3FFFF000000000000000000000000000000000000000000000003F3C003FF807C003F0003E01E03E7FFFE000000000000000000000000000000000000000000000000038003FF0078000F8003E01E03FFCFFC000000000000000000000000000000000000000000000000000001FE00F8000F81C3C01E01FF83F00000000000000000000000000000000000000000000000000000007C00F8073F81EFC01E00FF0000000000000000000000000000000000000000000000000000000000180";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "0F007FF01FF801C003E00000000000000000000000000000000000000000000000000000000000000E007FE01FF00000000000000000000000000000000000000000000000000000000000000000000000007FC00FE00000000000000000000000000000000000000000000000000000000000000000000000001F0003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC03E0000000000000000000000000000000000000000000000000000000000000007F800001F803FE3FF3E00E0000000000000000000000000000000000000000000000000000000000FFC0FF03FE03FF3FF3F00F00000000000000000000000000000000000000000000000000000000003FC1FF83FF03FF3FF3F80F000000000000000000000000000000000000000000000000000000000007E3FF83FF83C73FF0F80F000000000000000000000000000000000000000000000000000000000003E3FF838F83C001F07";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000038000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "000780000000780000000000000000000000000000000000000000000000000000000000000000000007C000E000F80000000000000000000000000000000000000000000000000000000000000000000007C001F000F80000000000000000000000000000000000000000000000000000000000000000000007E003B801F80000000000000000000000000000000000000000000000000000000000000000000007F0071C03F80000000000000000000000000000000000000000000000000000000000000000000007F8071C07F80000000000000000000000000000000000000000000000000000000000000000000007F807FC07F8000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000003800000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "000000000000000000000000000000000000000F0000000000000000000000000000003C00000000000000000000000000000000000000000000001F0000000000000000000000000000003C00000000000000000000000000000000000000000000003F0000000000000000000000000000003E00000000000000000000000000000000000000000000003E0000000000000000000000000000003E00000000000000000000000000000000000000000000003C00E0000000000000000000038000003E00000000000000000000000000000000000000000000007C00F000000000000000000003C00E001E0000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "000000F801F000000000000000001C03C00F001E0000000000000000000000000000000000000000000000F801F000000000000000001E03C00F001E0000000000000000000000000000000000000000000000F003E03FE001C0000007E01E03C00F001E0000000000000000000000000000000000000000000001F007E03FF801E007C07FF01F03C00F801F0000000000000000000000000000000000000000000001E007E07FFC01E03FE0FFE01F03C00F801F0000000000000000000000000000000000000000000001E007C0FFFC01E07FC0FFC00F03C00F801F0000000000000000000000000000000000000000000001E00F80F83E01E07F80FE000F83";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "C00F801F0000000000000000000000000000000000000000000001E00F80F01E01E07E00F0000F83E00F801F8000000000000000000000000000000000000000000001E01F00F01E01E07800F0000781E00F803F8000000000000000000000000000000000000000000001E03F00F01E01E07C00FC000781E00F803FC000000000000000000000000000000000000000000001E07F00F01E01E07C00FFF807C1F00F803FC000000000000000000000000000000000000000000001E1FE00F01E03E03C007FFC03C0F81FC03FE000000000000000000000000000000000000000000001FFFE00F83E03E03F001FFE03C0F81FC0FDE00000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) 
// ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout 
// ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ))) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000030000000000000000000000000000000000000000000000000000000000000000000000040000000400000000000000000000000000000000000000000000000000000C0FAF0C1F001F0C00041F3180043BAF001F1F1F0F878000000000000000000000000000000000001202109220802092000A2089000A11108020A0A082010000000000000000000000000000000000000202108218002082000A0087000A111080181800820100000000000000000000000000000000000002021F020700208200113F850011111F0007073F8201000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000022610022080208200112089001113100020A0A0A61F0000000000000000000000000000000000000F1B8F0F1F001F0F003B9F19003B8D8F001F1F1F1BA100000000000000000000000000000000000002000002000000020000000100000000000000000021000000000000000000000000000000000000020000020000000200000001000000000000000000210000000000000000000000000000000000000000000000000000000000018000000000000000001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h4747474700CC0000;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "000000000000007F00000000000000000000000000001FFC00FFFFC000FF0001FE0000007FFFE0FFE03E07DFFE7E00FE00000000000000000000000000003FFE01FFFFF001FF000FFF800000FFFFF9FFF07E1FFFFFFF00FFF8000000000000000000000000007FFE03FFFFF801FF003FFFC00001FFFFFFFFF1FE3FFFFFFF81FFFF80000000000000000000000000007E1E0001FC03FF00FF0FE000000000FE07E3FC7F80FE3F81FFFFE000000000000000000000000000FC3C0001FC07BF01FC07F000000000FE0FEFFDFF80FE3F81FC3FF000000000000000000000000000FC3C07E1FC0FBF83F807F0000003F0FE0FFFFFFF80FC3F83FC0FF8000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000FC780FE3FC1F3F87F003F8000007F1FE0FFFFFFF01FC7F83F807FC00000000000000000000000001F8781FC3FC3E3F87F003F800000FE1FE1FFFFF7F01FC7F03F803FC00000000000000000000000001F8781FC3F83C3F8FE003F800000FE1FC1FF7FE7F01F87F07F003FC00000000000000000000000001FFFC0FFFFFF83F9FC003F8000007FFF83FC7F87E03FFFE07F001FC00000000000000000000000003FFFC0FFFFFF83F9FC003F8000007FFF03F8FF0FE03FFF80FF001FE00000000000000000000000003FFFE03FFFFF03F9FC007F8000001FF801E07C0FE03FFE00FE001FC0000000000000000000000000001FE00000000003F80";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "07F00000000000000000000000000FE001FC0000000000000000000000000001FC00000000003F800FF0000000000000000000000000000003FC0000000000000000000000000001FC00000000003F800FF0000000000000000000000000000003FC0000000000000000000000000003F000000000003F801FE0000000000000000000000000000003F800000000000000000000000000000000000000003FC01FC0000000000000000000000000000007F800000000000000000000000000000000000000003FC07FC00000000000000000000000000F8007F000000000000000000000000000000000000000003FE000000000000000000000000000001FC0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "0FE000000000000000000000000000000000000000003FF800000000000000000000000000003FE01FE000000000000000000000000000000000000000001FFFFFFF8000000000000000000000003FE03FC000000000000000000000000000000000000000000FFFFFFF8000000000000000000000003FE07F00000000000000000000000000000000000000000007FFFFFF0000000000000000000000003FE1FE00000000000000000000000000000000000000000003FFFFFF0000000000000000000000003FFFF8000000000000000000000000000000000000000000007FFFFE0000000000000000000000001FFFE0000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y78_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N24
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout  = ( \awegaewg|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \awegaewg|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \awegaewg|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (((\awegaewg|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\awegaewg|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\awegaewg|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\awegaewg|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\awegaewg|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\awegaewg|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0305F30503F5F3F5;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y77_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000003BFFE3FFFFFFFFFF0E0000000000000000000000000000000000000000000000000000000000000038186677863F01E39C000000000000000000000000000000000000000000000000000000000000003838E4778E321DE39C000000000000000000000000000000000000000000000000000000000000000038EC770E3E39C3DC0000000000000000000000000000000000000000000000000000000000000070FCFC7E3F381F81DC00000000000000000000000000000000000000000000000000000000000000F0700E001C3C00073800000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "000000000000000000000000000000003C0601C001838001C3800000000000000000000000000000000000000000000000000000000000007386000001830001C38000000000000000000000000000000000000000000000000000000000000073C0000000000003C00000000000000000000000000000000000000000000000000000000000000077C0000000000001FFF00000000000000000000000000000000000000000000000000000000000003F80000000000000FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y76_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y74_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N48
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout  = ( \awegaewg|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\awegaewg|altsyncram_component|auto_generated|ram_block1a21~portadataout )) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\awegaewg|altsyncram_component|auto_generated|ram_block1a21~portadataout )) ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]) # (\awegaewg|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// !\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ( (\awegaewg|altsyncram_component|auto_generated|ram_block1a18~portadataout  & \awegaewg|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({counter[12],counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y79_N0
cyclonev_ram_block \awegaewg|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\awegaewg|altsyncram_component|auto_generated|rden_decode|w_anode606w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({counter[11],counter[10],counter[9],counter[8],counter[7],counter[6],counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\awegaewg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../GameOver.mif";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ALTSYNCRAM";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \awegaewg|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N36
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  = (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & (\awegaewg|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [0] & ((\awegaewg|altsyncram_component|auto_generated|ram_block1a27~portadataout )))

	.dataa(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\awegaewg|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\awegaewg|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y75_N12
cyclonev_lcell_comb \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout  = ( \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & ( \awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1] & !\awegaewg|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & (\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout )) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & ((\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout ))) ) ) ) # ( !\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\awegaewg|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & (\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout )) # 
// (\awegaewg|altsyncram_component|auto_generated|address_reg_a [2] & ((\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout ),
	.datab(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout ),
	.datae(!\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\awegaewg|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h505F505F0000C0C0;
defparam \awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000030000000000000000000000000000000000000000000000000000000000000000000000040000000400000000000000000000000000000000000000000000000000000C0FAF0C1F001F0C00041F3180043BAF001F1F1F0F878000000000000000000000000000000000001202109220802092000A2089000A11108020A0A082010000000000000000000000000000000000000202108218002082000A0087000A111080181800820100000000000000000000000000000000000002021F020700208200113F850011111F0007073F8201000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000022610022080208200112089001113100020A0A0A61F0000000000000000000000000000000000000F1B8F0F1F001F0F003B9F19003B8D8F001F1F1F1BA100000000000000000000000000000000000002000002000000020000000100000000000000000021000000000000000000000000000000000000020000020000000200000001000000000000000000210000000000000000000000000000000000000000000000000000000000018000000000000000001F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000038000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "000780000000780000000000000000000000000000000000000000000000000000000000000000000007C0000000F80000000000000000000000000000000000000000000000000000000000000000000007C0000000F80000000000000000000000000000000000000000000000000000000000000000000007E0000001F80000000000000000000000000000000000000000000000000000000000000000000007F0000003F80000000000000000000000000000000000000000000000000000000000000000000007F8000007F80000000000000000000000000000000000000000000000000000000000000000000007F8000007F8000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y77_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "0000000000000000000000000000000000000000000000000007FC00000FF80000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFC000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "0000000000000000000007FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000007FE1FFC00000000000000000000000000000000000000000000000000000000000000000000000007FC0FFC00000000000000000000000000000000000000000000000000000000000000000000000007F807F800000000000000000000000000000000000000000000000000000000000000000000000003F807F80000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000001F807F800000000000000000000000000000000000000000000000000000000000000000000000001FC0FF000000000000000000000000000000000000000000000000000000000000000000000000001FE1FF000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000007FFFC0000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "000000000000000000000000000000000000003FFF80000000000000000000000000000000000000000000000000000000000000000000000000003FFF80000000000000000000000000000000000000000000000000000000000000000000000000001FFF00000000000000000000000000000000000000000000000000000000000000000000000000000FFC000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & 
// ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & 
// ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h30053F0530F53FF5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF800000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFF00000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "000000000000000000000000000007FFF80000000000000000000000000000000000000000000000000000000000000000000000000007FFF8000000000000000000E000000000000000000000000000000000000000000000000000000007FFF8000000000000000000F000000000000000000000000000000000000000000000000000000007FFF8000000000000000001F00000000000000000000000000000000000000000000000000003FC07FFF8000000000000000003E0000000000000000000000000000000000000000000000000000FFF07FFF8000000000000000007E0000000000000000000000000000000000000000000000000001FFE07FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "F000000000000000000FC0000000000000000000000000000000000000000000000000001FFE03FFF000000000000000001F80000000000000000000000000000000000000000000000000001FFC01FFE000000000000000001F00000000000000000000000000000000000000000000000000003FFC007FC000000000000000007E00000000000000000000000000000000000000000000000000001FFC001F8000000000000000007F80000000000000000000000000000000000000000000000000000FFE00000000000000000000007FE0000000000000000000000000000000000000000000000000000C3E000000000000001FE000007FF801C0000000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "FFF3E01E03F00F01E01E000001F0F807FE00000000000000000000000000000007E0003C0000007FFFF3E01E0FFC0F01E01E000001E0F807FC0000000000000000000000000000001FC0007C0000007BF0F1E01E0FFE0F01E01E000001E07807F80000000000000000000000000000001F80007C0000007C00F0E01E0FFE0F01E01E000001E07C01E00000000000000000000000000000003F0000F80000007C00F0001E03FE0F81F01E000001E07C00000000000000000000000000000000007E0001F80000003C00F0001E001E0F81F01E000001E03C0000000000000000000000000000000000F80003F00000003C00F0001E003E0781F01E000001F0FC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000700007E00000003E00F0003E003E0781F01E000001FFFC000000000000000000000000000000000000000FC00000001F01F0007C003C07C1F01E000000FFF8000000000000000000000000000000000000001F800000001F01F0FFFC00FC03C3F01E000000FFF0000000000000000000000000000000000000003F000000000F83EFFFF8E1F803FFF83E0000003FC0000000000000000000000000000000000000003E000000000F87CFFFF0FFF001FFF8FC0000000C00000000000000000000000000000000000000007C0000000007FFCFFFE0FFE000FF7FFC00000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "0000FC0000000007FF83C000FFC0003E7FF8000000000000000000000000000000000000000000000000F80000000003FF0000003F8000003FF0000000000000000000000000000000000000000000000000F00000000001FC000000000000000FC0000000000000000000000000000000000000000000000000E000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "007C07C00F8FF0000000000F0FC007C03F8000000000000000000000000000000000000000000000007E03E007C3C0000000000F9F800F801FE000000000000000000000000000000000000000000000003F03E007E000000000000FFF001F0007F000000000000000000000000000000000000000000000001F81F003E0000000000007FE003F0001F000000000000000000000000000000000000000000000000F81F801C0000000000007FC003E0000F800000000000000000000000000000000000000000000000FC0FC0000000000000001F8E07C0003F800000000000000000000000000000000000000000000001FC07C000000000000000000F0FC00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "03F000000000000000000000000000000000000000000000003FE03E000000000000000000F8F80007E0000000000000000000000000000000000000000003FE007FF01F000000000000000000FFF0000FC0000000000000000000000000000000000000000007FF007DF80F8000000000000000003FF0000F8000000000000000000000000000000000000000000FFF80F8FC0F8000000000000000001FE0001F0000000000000000000000000000000000000000001FFFC0F87E038000000000000000000FF0003F0000000000000000000000000000000000000000001F07C0F03F0000000000000000000007F8007E000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "0000000000381E07C0F01F8000000000000000000001FF00FC003FE000000000000000000000000000000000003C1E07C0F00F8000000000000000000000FF81F800FFF80000000001C000003FE01E0000000000E03C1E0FF8F01F80000000000000000000003F81F001FFFC0000000001E01FC07FF03F0000380000F03E1E0FFCF9FF00000000000000000000000703E007FFFE0000000001F1FFF0FFF83F00003C0000F83E1E0FFE7FFE00000000000000000000000007C00FF03E0000000001F3FFF9FFF83F00003C0000F81F1C03FE7FFC0000000000000000000000000FC01FC01E000000E000F3FFF8F0783F00003C00007C0F80001E3FF80000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "000000000000001F803F001E000000F000F3F87C00780F00003C00007F0FC0001F0F800000000000000000000000003F007E001E000000F000F3C03C00780F01C03C00003FFFC0000F00000000000000000000000000007E007C001E000000F000F3C03C00780F01E03E00001FFFE0000F00000000000000000000000000007C0078001E000000F000F3C03C00780F01E03E000007FFE0001F00000000000000000000000000007800F8003E000000FE3FF3C03E00780F01E01E000001FDF0001F00000000000000000000000000001001F0003E000000FFFFF3C03E00F80F01E01E000001F9F0007E00000000000000000000000000000003F0003C000000FF";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\awegaewg|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout }),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,counter[5],counter[4],counter[3],counter[2],counter[1],counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "Title.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_h8m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "0000000000000000000000000000000000000000187E20000000000001FFF0000079FC01E0000000000000000000000000000000000000000000000000FFE0000000000007FFF0000078FE01E00000000000000000000000000000000000000000000000007FE000000000000FFFF00000783F03E00000000000000000000000000000000000000000000000007FC000000000001FF0E00000781F87C00000000000000000000000000000000000000000000000007FC000000000003F80000000780FCFC0000000000000000000000000000000000000000000000000FF8000000000003E000000007807EF8000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "0000000001FF0000000000007C000000007803FF3C000000000000000000000000000000000000000000000001FE00000000000078000000007801FE3E0000000000000000000000000000000000000000000000000000000000000078000000007C01FC3E00000000000000000000000000000000000000000000000000000000000000781FFE00007C03F81E00000000000000000000000000000000000000000000000000000000000000787FFF80003E0FF01F000000000000000000000000000000000000000000000000000000000000007FFFFFC0003E1FE00F01C000000000000000000000000000000000000000000000000000000000003FFFFFC0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "001FFF800F01E000000000000000000000000000000000000000000000000000000000003FF003C0001FFE000F81E000000000000000000000000000000000000000000000000000000000000FC003C0000FFC000F83E00000000000000000000000000000000000000000000000000000000000000003C00003F0000787E000000000000000000000000000000000000000000000000000000001F8000003C00000000007C7C00E000000000000000000000000000000000000000000000000000007FF000003C000000003FFCF801F000000000000000000000000000000000000000000000000000007FFC00003C000000007FFFF803F0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000FFFF00007C00000000FFFFF007E00000000000000000000000000000000000000000000000000000F87F8000F800000000FFFFE007C00000000000000000000000000000000000000000000000000000F81FC001F000000000F01FC00F800000000000000000000000000000000000000000000000000700F807E00FF000000000F01F001F000000000000000000000000000000000000000000000000000780F803F0FFE000000000F03E003E03C0000000000000000000000000000000000000000000000007807C01F0FFC000000000F07E007E03F0000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h0303CFCF44004400;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y78_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
