#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000020ece682f80 .scope module, "cputop" "cputop" 2 8;
 .timescale -9 -9;
v0000020eceac2260_0 .var "IR_addr", 12 0;
v0000020eceac3ac0_0 .var "PC_addr", 12 0;
v0000020eceac3b60_0 .net "addr", 12 0, L_0000020eceac8870;  1 drivers
v0000020eceac2b20_0 .var "clock", 0 0;
RS_0000020ece6c7ab8 .resolv tri, L_0000020eceac7290, L_0000020eceac8410, L_0000020eceac8c30;
v0000020eceac2c60_0 .net8 "data", 7 0, RS_0000020ece6c7ab8;  3 drivers
v0000020eceac2d00_0 .net "fetch", 0 0, v0000020eceabf6e0_0;  1 drivers
v0000020eceac3de0_0 .net "halt", 0 0, v0000020eceabef60_0;  1 drivers
v0000020eceac23a0_0 .net "ir_addr", 12 0, L_0000020eceac8d70;  1 drivers
v0000020eceac2440_0 .var "mnemonic", 24 0;
v0000020eceac2620_0 .net "opcode", 2 0, L_0000020eceac76f0;  1 drivers
v0000020eceac2da0_0 .net "pc_addr", 12 0, v0000020eceabeba0_0;  1 drivers
v0000020eceac2e40_0 .net "ram_sel", 0 0, v0000020ece6baa00_0;  1 drivers
v0000020eceac2800_0 .net "rd", 0 0, v0000020eceabe920_0;  1 drivers
v0000020eceac28a0_0 .var "reset_req", 0 0;
v0000020eceac87d0_0 .net "rom_sel", 0 0, v0000020ece6bad20_0;  1 drivers
v0000020eceac70b0_0 .var/i "test", 31 0;
v0000020eceac73d0_0 .net "wr", 0 0, v0000020eceabe4c0_0;  1 drivers
E_0000020ece6aaca0 .event posedge, v0000020eceabef60_0;
E_0000020ece6a9e20 .event anyedge, v0000020eceac70b0_0;
L_0000020eceac8190 .part L_0000020eceac8870, 0, 10;
S_0000020ece683110 .scope begin, "MONITOR" "MONITOR" 2 108, 2 108 0, S_0000020ece682f80;
 .timescale -9 -9;
E_0000020ece6aa920 .event anyedge, v0000020eceabf820_0;
E_0000020ece6aa120 .event anyedge, v0000020eceabfbe0_0;
S_0000020ece674010 .scope task, "display_debug_message" "display_debug_message" 2 45, 2 45 0, S_0000020ece682f80;
 .timescale -9 -9;
TD_cputop.display_debug_message ;
    %vpi_call 2 47 "$display", "\012**************************************************" {0 0 0};
    %vpi_call 2 48 "$display", "*  THE FOLLOWING DEBUG TASK ARE AVAILABLE:           *" {0 0 0};
    %vpi_call 2 49 "$display", "* \042test1; \042 to load the 1st diagnostic progran. *" {0 0 0};
    %vpi_call 2 50 "$display", "*  \042test2; \042 to load the 2nd diagnostic program. *" {0 0 0};
    %vpi_call 2 51 "$display", "*  \042test3; \042 to load the Fibonacci program.      *" {0 0 0};
    %vpi_call 2 52 "$display", "*****************************************************\012" {0 0 0};
    %end;
S_0000020ece6741a0 .scope task, "sys_reset" "sys_reset" 2 99, 2 99 0, S_0000020ece682f80;
 .timescale -9 -9;
TD_cputop.sys_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020eceac28a0_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020eceac28a0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020eceac28a0_0, 0, 1;
    %end;
S_0000020ece67fdb0 .scope module, "t_addr_decode" "addr_decode" 2 28, 3 1 0, S_0000020ece682f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /OUTPUT 1 "rom_sel";
    .port_info 2 /OUTPUT 1 "ram_sel";
v0000020ece6bac80_0 .net "addr", 12 0, L_0000020eceac8870;  alias, 1 drivers
v0000020ece6baa00_0 .var "ram_sel", 0 0;
v0000020ece6bad20_0 .var "rom_sel", 0 0;
E_0000020ece6ac720 .event anyedge, v0000020ece6bac80_0;
S_0000020ece67ff40 .scope module, "t_cpu" "cpu" 2 19, 4 11 0, S_0000020ece682f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 1 "rd";
    .port_info 4 /OUTPUT 1 "wr";
    .port_info 5 /OUTPUT 13 "addr";
    .port_info 6 /INOUT 8 "data";
    .port_info 7 /OUTPUT 3 "opcode";
    .port_info 8 /OUTPUT 1 "fetch";
    .port_info 9 /OUTPUT 13 "ir_addr";
    .port_info 10 /OUTPUT 13 "pc_addr";
v0000020eceabed80_0 .net "accum", 7 0, v0000020ece6ba320_0;  1 drivers
v0000020eceabe240_0 .net "addr", 12 0, L_0000020eceac8870;  alias, 1 drivers
v0000020eceabe380_0 .net "alu_ena", 0 0, v0000020eceabf000_0;  1 drivers
v0000020eceabe420_0 .net "alu_out", 7 0, v0000020eceabfd20_0;  1 drivers
v0000020eceabe7e0_0 .net "clk", 0 0, v0000020eceac2b20_0;  1 drivers
v0000020eceabea60_0 .net "contr_ena", 0 0, v0000020eceabe600_0;  1 drivers
v0000020eceac3ca0_0 .net8 "data", 7 0, RS_0000020ece6c7ab8;  alias, 3 drivers
v0000020eceac3980_0 .net "data_ena", 0 0, v0000020eceabf1e0_0;  1 drivers
v0000020eceac3520_0 .net "fetch", 0 0, v0000020eceabf6e0_0;  alias, 1 drivers
v0000020eceac3200_0 .net "halt", 0 0, v0000020eceabef60_0;  alias, 1 drivers
v0000020eceac2f80_0 .net "inc_pc", 0 0, v0000020eceabf780_0;  1 drivers
v0000020eceac26c0_0 .net "ir_addr", 12 0, L_0000020eceac8d70;  alias, 1 drivers
v0000020eceac2940_0 .net "load_acc", 0 0, v0000020eceabfa00_0;  1 drivers
v0000020eceac2580_0 .net "load_ir", 0 0, v0000020eceabe6a0_0;  1 drivers
v0000020eceac2ee0_0 .net "load_pc", 0 0, v0000020eceabeec0_0;  1 drivers
v0000020eceac3020_0 .net "opcode", 2 0, L_0000020eceac76f0;  alias, 1 drivers
v0000020eceac3e80_0 .net "pc_addr", 12 0, v0000020eceabeba0_0;  alias, 1 drivers
v0000020eceac32a0_0 .net "rd", 0 0, v0000020eceabe920_0;  alias, 1 drivers
v0000020eceac3a20_0 .net "reset", 0 0, v0000020eceac28a0_0;  1 drivers
v0000020eceac30c0_0 .net "wr", 0 0, v0000020eceabe4c0_0;  alias, 1 drivers
v0000020eceac37a0_0 .net "zero", 0 0, L_0000020eceac71f0;  1 drivers
L_0000020eceac76f0 .part v0000020eceabeb00_0, 13, 3;
L_0000020eceac8d70 .part v0000020eceabeb00_0, 0, 13;
S_0000020ece671b00 .scope module, "m_accum" "accum" 4 30, 5 1 0, S_0000020ece67ff40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "accum";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0000020ece6ba320_0 .var "accum", 7 0;
v0000020ece6ba280_0 .net "clk", 0 0, v0000020eceac2b20_0;  alias, 1 drivers
v0000020ece6ba0a0_0 .net "data", 7 0, v0000020eceabfd20_0;  alias, 1 drivers
v0000020ece6ba5a0_0 .net "ena", 0 0, v0000020eceabfa00_0;  alias, 1 drivers
v0000020ece6badc0_0 .net "rst", 0 0, v0000020eceac28a0_0;  alias, 1 drivers
E_0000020ece6ac260 .event posedge, v0000020ece6ba280_0;
S_0000020ece671c90 .scope module, "m_adr" "adr" 4 45, 6 1 0, S_0000020ece67ff40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 13 "addr";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 13 "ir_addr";
    .port_info 3 /INPUT 13 "pc_addr";
v0000020ece6ba780_0 .net "addr", 12 0, L_0000020eceac8870;  alias, 1 drivers
v0000020ece6ba140_0 .net "fetch", 0 0, v0000020eceabf6e0_0;  alias, 1 drivers
v0000020ece6ba1e0_0 .net "ir_addr", 12 0, L_0000020eceac8d70;  alias, 1 drivers
v0000020eceabfbe0_0 .net "pc_addr", 12 0, v0000020eceabeba0_0;  alias, 1 drivers
L_0000020eceac8870 .functor MUXZ 13, L_0000020eceac8d70, v0000020eceabeba0_0, v0000020eceabf6e0_0, C4<>;
S_0000020ece652340 .scope module, "m_alu" "alu" 4 33, 7 1 0, S_0000020ece67ff40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "alu_out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 8 "accum";
    .port_info 4 /INPUT 1 "alu_ena";
    .port_info 5 /INPUT 3 "opcode";
P_0000020ece6524d0 .param/l "ADD" 0 7 9, C4<010>;
P_0000020ece652508 .param/l "ANDD" 0 7 10, C4<011>;
P_0000020ece652540 .param/l "HLT" 0 7 7, C4<000>;
P_0000020ece652578 .param/l "JMP" 0 7 14, C4<111>;
P_0000020ece6525b0 .param/l "LDA" 0 7 12, C4<101>;
P_0000020ece6525e8 .param/l "SKZ" 0 7 8, C4<001>;
P_0000020ece652620 .param/l "STO" 0 7 13, C4<110>;
P_0000020ece652658 .param/l "XORR" 0 7 11, C4<100>;
v0000020eceabfc80_0 .net "accum", 7 0, v0000020ece6ba320_0;  alias, 1 drivers
v0000020eceabfb40_0 .net "alu_ena", 0 0, v0000020eceabf000_0;  alias, 1 drivers
v0000020eceabfd20_0 .var "alu_out", 7 0;
v0000020eceabe2e0_0 .net8 "data", 7 0, RS_0000020ece6c7ab8;  alias, 3 drivers
v0000020eceabf820_0 .net "opcode", 2 0, L_0000020eceac76f0;  alias, 1 drivers
v0000020eceabe880_0 .net "zero", 0 0, L_0000020eceac71f0;  alias, 1 drivers
E_0000020ece6ac660 .event posedge, v0000020eceabfb40_0;
L_0000020eceac71f0 .reduce/nor v0000020ece6ba320_0;
S_0000020ece677140 .scope module, "m_clk_gen" "clk_gen" 4 25, 8 1 0, S_0000020ece67ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "fetch";
    .port_info 3 /OUTPUT 1 "alu_ena";
P_0000020ece6772d0 .param/l "S1" 0 8 7, C4<00000001>;
P_0000020ece677308 .param/l "S2" 0 8 8, C4<00000010>;
P_0000020ece677340 .param/l "S3" 0 8 9, C4<00000100>;
P_0000020ece677378 .param/l "S4" 0 8 10, C4<00001000>;
P_0000020ece6773b0 .param/l "S5" 0 8 11, C4<00010000>;
P_0000020ece6773e8 .param/l "S6" 0 8 12, C4<00100000>;
P_0000020ece677420 .param/l "S7" 0 8 13, C4<01000000>;
P_0000020ece677458 .param/l "S8" 0 8 14, C4<10000000>;
P_0000020ece677490 .param/l "idle" 0 8 15, C4<00000000>;
v0000020eceabf000_0 .var "alu_ena", 0 0;
v0000020eceabf0a0_0 .net "clk", 0 0, v0000020eceac2b20_0;  alias, 1 drivers
v0000020eceabf6e0_0 .var "fetch", 0 0;
v0000020eceabf3c0_0 .net "reset", 0 0, v0000020eceac28a0_0;  alias, 1 drivers
v0000020eceabf320_0 .var "state", 7 0;
E_0000020ece6ac460 .event negedge, v0000020ece6ba280_0;
S_0000020ece686de0 .scope module, "m_counter" "counter" 4 47, 9 1 0, S_0000020ece67ff40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 13 "pc_addr";
    .port_info 1 /INPUT 13 "ir_addr";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "rst";
v0000020eceabe560_0 .net "clock", 0 0, v0000020eceabf780_0;  alias, 1 drivers
v0000020eceabfdc0_0 .net "ir_addr", 12 0, L_0000020eceac8d70;  alias, 1 drivers
v0000020eceabfe60_0 .net "load", 0 0, v0000020eceabeec0_0;  alias, 1 drivers
v0000020eceabeba0_0 .var "pc_addr", 12 0;
v0000020eceabee20_0 .net "rst", 0 0, v0000020eceac28a0_0;  alias, 1 drivers
E_0000020ece6ac2a0 .event posedge, v0000020ece6badc0_0, v0000020eceabe560_0;
S_0000020ece686f70 .scope module, "m_datactl" "datactl" 4 43, 10 1 0, S_0000020ece67ff40;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "data_ena";
o0000020ece6c7ea8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020eceabec40_0 name=_ivl_0
v0000020eceabf500_0 .net8 "data", 7 0, RS_0000020ece6c7ab8;  alias, 3 drivers
v0000020eceabe740_0 .net "data_ena", 0 0, v0000020eceabf1e0_0;  alias, 1 drivers
v0000020eceabece0_0 .net "in", 7 0, v0000020eceabfd20_0;  alias, 1 drivers
L_0000020eceac7290 .functor MUXZ 8, o0000020ece6c7ea8, v0000020eceabfd20_0, v0000020eceabf1e0_0, C4<>;
S_0000020ece677e80 .scope module, "m_machine" "machine" 4 38, 11 2 0, S_0000020ece67ff40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "inc_pc";
    .port_info 1 /OUTPUT 1 "load_acc";
    .port_info 2 /OUTPUT 1 "load_pc";
    .port_info 3 /OUTPUT 1 "rd";
    .port_info 4 /OUTPUT 1 "wr";
    .port_info 5 /OUTPUT 1 "load_ir";
    .port_info 6 /OUTPUT 1 "datactl_ena";
    .port_info 7 /OUTPUT 1 "halt";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "zero";
    .port_info 10 /INPUT 1 "ena";
    .port_info 11 /INPUT 3 "opcode";
P_0000020ece678010 .param/l "ADD" 0 11 15, C4<010>;
P_0000020ece678048 .param/l "ANDD" 0 11 16, C4<011>;
P_0000020ece678080 .param/l "HLT" 0 11 13, C4<000>;
P_0000020ece6780b8 .param/l "JMP" 0 11 20, C4<111>;
P_0000020ece6780f0 .param/l "LDA" 0 11 18, C4<101>;
P_0000020ece678128 .param/l "SKZ" 0 11 14, C4<001>;
P_0000020ece678160 .param/l "STO" 0 11 19, C4<110>;
P_0000020ece678198 .param/l "XORR" 0 11 17, C4<100>;
v0000020eceabf140_0 .net "clk", 0 0, v0000020eceac2b20_0;  alias, 1 drivers
v0000020eceabf1e0_0 .var "datactl_ena", 0 0;
v0000020eceabff00_0 .net "ena", 0 0, v0000020eceabe600_0;  alias, 1 drivers
v0000020eceabef60_0 .var "halt", 0 0;
v0000020eceabf780_0 .var "inc_pc", 0 0;
v0000020eceabfa00_0 .var "load_acc", 0 0;
v0000020eceabe6a0_0 .var "load_ir", 0 0;
v0000020eceabeec0_0 .var "load_pc", 0 0;
v0000020eceabf8c0_0 .net "opcode", 2 0, L_0000020eceac76f0;  alias, 1 drivers
v0000020eceabe920_0 .var "rd", 0 0;
v0000020eceabf5a0_0 .var "state", 2 0;
v0000020eceabe4c0_0 .var "wr", 0 0;
v0000020eceabe1a0_0 .net "zero", 0 0, L_0000020eceac71f0;  alias, 1 drivers
S_0000020ece66e1e0 .scope task, "ctl_cycle" "ctl_cycle" 11 34, 11 34 0, S_0000020ece677e80;
 .timescale 0 0;
TD_cputop.t_cpu.m_machine.ctl_cycle ;
    %load/vec4 v0000020eceabf5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
T_2.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_2.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_2.18;
    %jmp/1 T_2.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_2.17;
    %jmp/1 T_2.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_2.16;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
T_2.20 ;
T_2.15 ;
T_2.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_2.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_2.25;
    %jmp/1 T_2.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_2.24;
    %jmp/1 T_2.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_2.23;
    %jmp/0xz  T_2.21, 4;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.28, 4;
    %load/vec4 v0000020eceabe1a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.29, 4;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.30;
T_2.29 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
T_2.32 ;
T_2.30 ;
T_2.27 ;
T_2.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.33, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.34;
T_2.33 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_2.39, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_2.39;
    %jmp/1 T_2.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_2.38;
    %jmp/1 T_2.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_2.37;
    %jmp/0xz  T_2.35, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
T_2.36 ;
T_2.34 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0000020eceabf8c0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.42, 4;
    %load/vec4 v0000020eceabe1a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_2.41;
T_2.40 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
T_2.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %end;
S_0000020ece66e370 .scope module, "m_machinecl" "machinectl" 4 36, 12 2 0, S_0000020ece67ff40;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "ena";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk";
v0000020eceabf280_0 .net "clk", 0 0, v0000020eceac2b20_0;  alias, 1 drivers
v0000020eceabe600_0 .var "ena", 0 0;
v0000020eceabf460_0 .net "fetch", 0 0, v0000020eceabf6e0_0;  alias, 1 drivers
v0000020eceabf640_0 .net "rst", 0 0, v0000020eceac28a0_0;  alias, 1 drivers
S_0000020ece64cb60 .scope module, "m_register" "register" 4 27, 13 1 0, S_0000020ece67ff40;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "opc_iraddr";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0000020eceabf960_0 .net "clk", 0 0, v0000020eceac2b20_0;  alias, 1 drivers
v0000020eceabfaa0_0 .net8 "data", 7 0, RS_0000020ece6c7ab8;  alias, 3 drivers
v0000020eceabe060_0 .net "ena", 0 0, v0000020eceabe6a0_0;  alias, 1 drivers
v0000020eceabeb00_0 .var "opc_iraddr", 15 0;
v0000020eceabe100_0 .net "rst", 0 0, v0000020eceac28a0_0;  alias, 1 drivers
v0000020eceabe9c0_0 .var "state", 0 0;
S_0000020ece64ccf0 .scope module, "t_ram" "ram" 2 24, 14 2 0, S_0000020ece682f80;
 .timescale -9 -9;
    .port_info 0 /INOUT 8 "data";
    .port_info 1 /INPUT 10 "addr";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "write";
L_0000020ece6b9ed0 .functor AND 1, v0000020eceabe920_0, v0000020ece6baa00_0, C4<1>, C4<1>;
v0000020eceac24e0_0 .net *"_ivl_1", 0 0, L_0000020ece6b9ed0;  1 drivers
v0000020eceac3340_0 .net *"_ivl_2", 7 0, L_0000020eceac8370;  1 drivers
v0000020eceac3160_0 .net *"_ivl_4", 11 0, L_0000020eceac8690;  1 drivers
L_0000020eceac9078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020eceac35c0_0 .net *"_ivl_7", 1 0, L_0000020eceac9078;  1 drivers
o0000020ece6c87d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020eceac2a80_0 name=_ivl_8
v0000020eceac21c0_0 .net "addr", 9 0, L_0000020eceac8190;  1 drivers
v0000020eceac29e0_0 .net8 "data", 7 0, RS_0000020ece6c7ab8;  alias, 3 drivers
v0000020eceac2760_0 .net "ena", 0 0, v0000020ece6baa00_0;  alias, 1 drivers
v0000020eceac3d40 .array "ram", 0 1023, 7 0;
v0000020eceac2080_0 .net "read", 0 0, v0000020eceabe920_0;  alias, 1 drivers
v0000020eceac3f20_0 .net "write", 0 0, v0000020eceabe4c0_0;  alias, 1 drivers
E_0000020ece6ac0e0 .event posedge, v0000020eceabe4c0_0;
L_0000020eceac8370 .array/port v0000020eceac3d40, L_0000020eceac8690;
L_0000020eceac8690 .concat [ 10 2 0 0], L_0000020eceac8190, L_0000020eceac9078;
L_0000020eceac8410 .functor MUXZ 8, o0000020ece6c87d8, L_0000020eceac8370, L_0000020ece6b9ed0, C4<>;
S_0000020eceac6870 .scope module, "t_rom" "rom" 2 26, 15 1 0, S_0000020ece682f80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 13 "addr";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "ena";
L_0000020ece6b9ca0 .functor AND 1, v0000020eceabe920_0, v0000020ece6bad20_0, C4<1>, C4<1>;
v0000020eceac3c00_0 .net *"_ivl_1", 0 0, L_0000020ece6b9ca0;  1 drivers
v0000020eceac3840_0 .net *"_ivl_2", 7 0, L_0000020eceac7a10;  1 drivers
v0000020eceac2120_0 .net *"_ivl_4", 14 0, L_0000020eceac8e10;  1 drivers
L_0000020eceac90c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020eceac3480_0 .net *"_ivl_7", 1 0, L_0000020eceac90c0;  1 drivers
o0000020ece6c89e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000020eceac33e0_0 name=_ivl_8
v0000020eceac3700_0 .net "addr", 12 0, L_0000020eceac8870;  alias, 1 drivers
v0000020eceac3660_0 .net8 "data", 7 0, RS_0000020ece6c7ab8;  alias, 3 drivers
v0000020eceac2bc0_0 .net "ena", 0 0, v0000020ece6bad20_0;  alias, 1 drivers
v0000020eceac38e0 .array "memory", 0 8191, 7 0;
v0000020eceac2300_0 .net "read", 0 0, v0000020eceabe920_0;  alias, 1 drivers
L_0000020eceac7a10 .array/port v0000020eceac38e0, L_0000020eceac8e10;
L_0000020eceac8e10 .concat [ 13 2 0 0], L_0000020eceac8870, L_0000020eceac90c0;
L_0000020eceac8c30 .functor MUXZ 8, o0000020ece6c89e8, L_0000020eceac7a10, L_0000020ece6b9ca0, C4<>;
S_0000020eceac6230 .scope task, "test1" "test1" 2 56, 2 56 0, S_0000020ece682f80;
 .timescale -9 -9;
TD_cputop.test1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020eceac70b0_0, 0, 32;
    %disable S_0000020ece683110;
    %vpi_call 2 60 "$readmemb", "test1.pro", v0000020eceac38e0 {0 0 0};
    %vpi_call 2 61 "$display", "rom loaded   successfully!" {0 0 0};
    %vpi_call 2 62 "$readmemb", "test1.dat", v0000020eceac3d40 {0 0 0};
    %vpi_call 2 63 "$display", "ram loaded   successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020eceac70b0_0, 0, 32;
    %delay 14800, 0;
    %fork TD_cputop.sys_reset, S_0000020ece6741a0;
    %join;
    %end;
S_0000020eceac6a00 .scope task, "test2" "test2" 2 70, 2 70 0, S_0000020ece682f80;
 .timescale -9 -9;
TD_cputop.test2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020eceac70b0_0, 0, 32;
    %disable S_0000020ece683110;
    %vpi_call 2 74 "$readmemb", "test2.pro", v0000020eceac38e0 {0 0 0};
    %vpi_call 2 75 "$display", "rom loaded  successfully!" {0 0 0};
    %vpi_call 2 76 "$readmemb", "test2.dat", v0000020eceac3d40 {0 0 0};
    %vpi_call 2 77 "$display", "ram loaded  successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020eceac70b0_0, 0, 32;
    %delay 11600, 0;
    %fork TD_cputop.sys_reset, S_0000020ece6741a0;
    %join;
    %end;
S_0000020eceac66e0 .scope task, "test3" "test3" 2 84, 2 84 0, S_0000020ece682f80;
 .timescale -9 -9;
TD_cputop.test3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020eceac70b0_0, 0, 32;
    %disable S_0000020ece683110;
    %vpi_call 2 88 "$readmemb", "test3.pro", v0000020eceac38e0 {0 0 0};
    %vpi_call 2 89 "$display", "rom loaded  successfully!" {0 0 0};
    %vpi_call 2 90 "$readmemb", "test3.dat", v0000020eceac3d40 {0 0 0};
    %vpi_call 2 91 "$display", "ram loaded  successfully!" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000020eceac70b0_0, 0, 32;
    %delay 94000, 0;
    %fork TD_cputop.sys_reset, S_0000020ece6741a0;
    %join;
    %end;
    .scope S_0000020ece677140;
T_6 ;
    %wait E_0000020ece6ac460;
    %load/vec4 v0000020eceabf3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabf6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabf000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020eceabf320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020eceabf000_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabf000_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020eceabf6e0_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabf6e0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000020eceabf320_0, 0;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020ece64cb60;
T_7 ;
    %wait E_0000020ece6ac260;
    %load/vec4 v0000020eceabe100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020eceabeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabe9c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020eceabe060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020eceabe9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/x;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0000020eceabeb00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000020eceabe9c0_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0000020eceabfaa0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020eceabeb00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020eceabe9c0_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000020eceabfaa0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020eceabeb00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabe9c0_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabe9c0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020ece671b00;
T_8 ;
    %wait E_0000020ece6ac260;
    %load/vec4 v0000020ece6badc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020ece6ba320_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020ece6ba5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000020ece6ba0a0_0;
    %assign/vec4 v0000020ece6ba320_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020ece652340;
T_9 ;
    %wait E_0000020ece6ac660;
    %load/vec4 v0000020eceabf820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_9.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_9.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_9.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_9.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_9.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_9.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_9.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0000020eceabfc80_0;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0000020eceabfc80_0;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0000020eceabe2e0_0;
    %load/vec4 v0000020eceabfc80_0;
    %add;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0000020eceabe2e0_0;
    %load/vec4 v0000020eceabfc80_0;
    %and;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0000020eceabe2e0_0;
    %load/vec4 v0000020eceabfc80_0;
    %xor;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0000020eceabe2e0_0;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0000020eceabfc80_0;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0000020eceabfc80_0;
    %assign/vec4 v0000020eceabfd20_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020ece66e370;
T_10 ;
    %wait E_0000020ece6ac260;
    %load/vec4 v0000020eceabf640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020eceabe600_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020eceabf460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020eceabe600_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020ece677e80;
T_11 ;
    %wait E_0000020ece6ac460;
    %load/vec4 v0000020eceabff00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020eceabf5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabeec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabfa00_0, 0;
    %assign/vec4 v0000020eceabf780_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020eceabef60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabf1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020eceabe6a0_0, 0;
    %assign/vec4 v0000020eceabe4c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %fork TD_cputop.t_cpu.m_machine.ctl_cycle, S_0000020ece66e1e0;
    %join;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020ece686de0;
T_12 ;
    %wait E_0000020ece6ac2a0;
    %load/vec4 v0000020eceabee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000020eceabeba0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020eceabfe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000020eceabfdc0_0;
    %assign/vec4 v0000020eceabeba0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000020eceabeba0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000020eceabeba0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020ece64ccf0;
T_13 ;
    %wait E_0000020ece6ac0e0;
    %load/vec4 v0000020eceac29e0_0;
    %load/vec4 v0000020eceac21c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020eceac3d40, 0, 4;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020ece67fdb0;
T_14 ;
    %wait E_0000020ece6ac720;
    %load/vec4 v0000020ece6bac80_0;
    %dup/vec4;
    %pushi/vec4 8191, 2047, 13;
    %cmp/x;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 4095, 4095, 13;
    %cmp/x;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 6143, 2047, 13;
    %cmp/x;
    %jmp/1 T_14.2, 4;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000020ece6baa00_0, 0;
    %assign/vec4 v0000020ece6bad20_0, 0;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000020ece6baa00_0, 0;
    %assign/vec4 v0000020ece6bad20_0, 0;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000020ece6baa00_0, 0;
    %assign/vec4 v0000020ece6bad20_0, 0;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000020ece6baa00_0, 0;
    %assign/vec4 v0000020ece6bad20_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020ece682f80;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020eceac2b20_0, 0, 1;
    %vpi_call 2 35 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %fork TD_cputop.display_debug_message, S_0000020ece674010;
    %join;
    %fork TD_cputop.sys_reset, S_0000020ece6741a0;
    %join;
    %fork TD_cputop.test1, S_0000020eceac6230;
    %join;
    %vpi_call 2 39 "$stop" {0 0 0};
    %fork TD_cputop.test2, S_0000020eceac6a00;
    %join;
    %vpi_call 2 41 "$stop" {0 0 0};
    %fork TD_cputop.test3, S_0000020eceac66e0;
    %join;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000020ece682f80;
T_16 ;
    %wait E_0000020ece6a9e20;
    %fork t_1, S_0000020ece683110;
    %jmp t_0;
    .scope S_0000020ece683110;
t_1 ;
    %load/vec4 v0000020eceac70b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %vpi_call 2 112 "$display", "\012*** RUNNING CPUtest1 - The Basic CPU Diagnostic Program ***" {0 0 0};
    %vpi_call 2 113 "$display", "\012     TIME           PC       INSTR      ADDR     DATA  " {0 0 0};
    %vpi_call 2 114 "$display", "    ----------      ----     -----     -----       ----- " {0 0 0};
T_16.4 ;
    %load/vec4 v0000020eceac70b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_16.5, 4;
    %wait E_0000020ece6aa120;
    %load/vec4 v0000020eceabfbe0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.8, 4;
    %load/vec4 v0000020ece6ba140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %delay 60, 0;
    %load/vec4 v0000020eceabfbe0_0;
    %subi 1, 0, 13;
    %assign/vec4 v0000020eceac3ac0_0, 0;
    %load/vec4 v0000020ece6ba1e0_0;
    %assign/vec4 v0000020eceac2260_0, 0;
    %delay 340, 0;
    %vpi_call 2 121 "$strobe", "%t   %h     %s         %h      %h", $time, v0000020eceac3ac0_0, v0000020eceac2440_0, v0000020eceac2260_0, v0000020eceac2c60_0 {0 0 0};
T_16.6 ;
    %jmp T_16.4;
T_16.5 ;
    %jmp T_16.3;
T_16.1 ;
    %vpi_call 2 129 "$display", "\012*** RUNNING CPUtest2 - The Advanced CPU Diagnostic Program ***" {0 0 0};
    %vpi_call 2 130 "$display", "\012     TIME          PC       INSTR      ADDR     DATA  " {0 0 0};
    %vpi_call 2 131 "$display", "   ----------      ---        -----       -----    ---- " {0 0 0};
T_16.9 ;
    %load/vec4 v0000020eceac70b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz T_16.10, 4;
    %wait E_0000020ece6aa120;
    %load/vec4 v0000020eceabfbe0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.13, 4;
    %load/vec4 v0000020ece6ba140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %delay 60, 0;
    %load/vec4 v0000020eceabfbe0_0;
    %subi 1, 0, 13;
    %assign/vec4 v0000020eceac3ac0_0, 0;
    %load/vec4 v0000020ece6ba1e0_0;
    %assign/vec4 v0000020eceac2260_0, 0;
    %delay 340, 0;
    %vpi_call 2 138 "$strobe", "%t  %h  %s         %h        %h", $time, v0000020eceac3ac0_0, v0000020eceac2440_0, v0000020eceac2260_0, v0000020eceac2c60_0 {0 0 0};
T_16.11 ;
    %jmp T_16.9;
T_16.10 ;
    %jmp T_16.3;
T_16.2 ;
    %vpi_call 2 145 "$display", "\012***   RUNNING CPUtest3 - An Executable Program   ***" {0 0 0};
    %vpi_call 2 146 "$display", "*** This program should calculate the fibonacci  ***" {0 0 0};
    %vpi_call 2 147 "$display", "\012    TIME      FIBONACCI NUMBER" {0 0 0};
    %vpi_call 2 148 "$display", "  ---------   -----------------" {0 0 0};
T_16.14 ;
    %load/vec4 v0000020eceac70b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz T_16.15, 4;
T_16.16 ;
    %load/vec4 v0000020eceabf820_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.17, 6;
    %wait E_0000020ece6aa920;
    %jmp T_16.16;
T_16.17 ;
    %vpi_call 2 152 "$strobe", "%t     %d", $time, &A<v0000020eceac3d40, 2> {0 0 0};
T_16.18 ;
    %load/vec4 v0000020eceabf820_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.19, 6;
    %wait E_0000020ece6aa920;
    %jmp T_16.18;
T_16.19 ;
    %jmp T_16.14;
T_16.15 ;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0000020ece682f80;
t_0 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000020ece682f80;
T_17 ;
    %wait E_0000020ece6aaca0;
    %delay 500, 0;
    %vpi_call 2 162 "$display", "\012*********************************************" {0 0 0};
    %vpi_call 2 163 "$display", "**  A HALT INSTRUCTION WAS PROCESSED  !!!  **" {0 0 0};
    %vpi_call 2 164 "$display", "*********************************************\012" {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0000020ece682f80;
T_18 ;
    %delay 50, 0;
    %load/vec4 v0000020eceac2b20_0;
    %inv;
    %store/vec4 v0000020eceac2b20_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000020ece682f80;
T_19 ;
    %wait E_0000020ece6aa920;
    %load/vec4 v0000020eceabf820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 4144959, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.0 ;
    %pushi/vec4 4738132, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.1 ;
    %pushi/vec4 5458778, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.2 ;
    %pushi/vec4 4277316, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.3 ;
    %pushi/vec4 4279876, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.4 ;
    %pushi/vec4 5787474, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.5 ;
    %pushi/vec4 4998209, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.6 ;
    %pushi/vec4 5461071, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.7 ;
    %pushi/vec4 4869456, 0, 25;
    %store/vec4 v0000020eceac2440_0, 0, 25;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "cputop.v";
    "./addr_decode.v";
    "./cpu.v";
    "./accum.v";
    "./adr.v";
    "./alu.v";
    "./clk_gen.v";
    "./counter.v";
    "./datactl.v";
    "./machine.v";
    "./machinectl.v";
    "./register.v";
    "./ram.v";
    "./rom.v";
