;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 211, 30
	SUB @127, 6
	SUB @127, 6
	SUB @127, 6
	SUB @127, 6
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 6
	SUB @127, 6
	JMN -31, @-20
	SUB @120, 6
	JMN -31, @-20
	ADD 10, 19
	ADD 10, 19
	ADD 10, 19
	ADD 10, 19
	ADD @210, 530
	SUB @127, 6
	SUB @121, 103
	SUB @127, 6
	SUB @121, 103
	ADD @210, 530
	SUB @127, 6
	SUB <-0, @22
	DJN <127, 100
	SUB <-0, @22
	DJN <127, 100
	SUB -7, <-23
	DJN <-1, @-220
	SUB -7, <-23
	SUB <-0, @22
	SUB -7, <-23
	MOV -7, <-20
	MOV -7, <-20
	ADD @210, 530
	ADD @210, 530
	ADD @210, 530
	ADD @210, 530
	MOV -7, <-20
	JMN @-27, #200
	MOV 0, <-20
	MOV 0, <-20
	SPL <223, 6
	SPL 0, <-54
	SPL 0, <-54
	DJN <-1, @-220
	SPL <223, 6
