{
  "module_name": "smu75.h",
  "hash_id": "b69e7e2304db9ab0fcd5cbb91fef1bc869619ef06de1e02d74ac92e9f97c4976",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu75.h",
  "human_readable_source": " \n#ifndef SMU75_H\n#define SMU75_H\n\n#pragma pack(push, 1)\n\ntypedef struct {\n\tuint32_t high;\n\tuint32_t low;\n} data_64_t;\n\ntypedef struct {\n\tdata_64_t high;\n\tdata_64_t low;\n} data_128_t;\n\n#define SMU__DGPU_ONLY\n\n#define SMU__NUM_SCLK_DPM_STATE  8\n#define SMU__NUM_MCLK_DPM_LEVELS 4\n#define SMU__NUM_LCLK_DPM_LEVELS 8\n#define SMU__NUM_PCIE_DPM_LEVELS 8\n\n#define SMU7_CONTEXT_ID_SMC        1\n#define SMU7_CONTEXT_ID_VBIOS      2\n\n#define SMU75_MAX_LEVELS_VDDC            16\n#define SMU75_MAX_LEVELS_VDDGFX          16\n#define SMU75_MAX_LEVELS_VDDCI           8\n#define SMU75_MAX_LEVELS_MVDD            4\n\n#define SMU_MAX_SMIO_LEVELS              4\n\n#define SMU75_MAX_LEVELS_GRAPHICS        SMU__NUM_SCLK_DPM_STATE\n#define SMU75_MAX_LEVELS_MEMORY          SMU__NUM_MCLK_DPM_LEVELS\n#define SMU75_MAX_LEVELS_GIO             SMU__NUM_LCLK_DPM_LEVELS\n#define SMU75_MAX_LEVELS_LINK            SMU__NUM_PCIE_DPM_LEVELS\n#define SMU75_MAX_LEVELS_UVD             8\n#define SMU75_MAX_LEVELS_VCE             8\n#define SMU75_MAX_LEVELS_ACP             8\n#define SMU75_MAX_LEVELS_SAMU            8\n#define SMU75_MAX_ENTRIES_SMIO           32\n\n#define DPM_NO_LIMIT 0\n#define DPM_NO_UP 1\n#define DPM_GO_DOWN 2\n#define DPM_GO_UP 3\n\n#define SMU7_FIRST_DPM_GRAPHICS_LEVEL    0\n#define SMU7_FIRST_DPM_MEMORY_LEVEL      0\n\n#define GPIO_CLAMP_MODE_VRHOT      1\n#define GPIO_CLAMP_MODE_THERM      2\n#define GPIO_CLAMP_MODE_DC         4\n\n#define SCRATCH_B_TARG_PCIE_INDEX_SHIFT 0\n#define SCRATCH_B_TARG_PCIE_INDEX_MASK  (0x7<<SCRATCH_B_TARG_PCIE_INDEX_SHIFT)\n#define SCRATCH_B_CURR_PCIE_INDEX_SHIFT 3\n#define SCRATCH_B_CURR_PCIE_INDEX_MASK  (0x7<<SCRATCH_B_CURR_PCIE_INDEX_SHIFT)\n#define SCRATCH_B_TARG_UVD_INDEX_SHIFT  6\n#define SCRATCH_B_TARG_UVD_INDEX_MASK   (0x7<<SCRATCH_B_TARG_UVD_INDEX_SHIFT)\n#define SCRATCH_B_CURR_UVD_INDEX_SHIFT  9\n#define SCRATCH_B_CURR_UVD_INDEX_MASK   (0x7<<SCRATCH_B_CURR_UVD_INDEX_SHIFT)\n#define SCRATCH_B_TARG_VCE_INDEX_SHIFT  12\n#define SCRATCH_B_TARG_VCE_INDEX_MASK   (0x7<<SCRATCH_B_TARG_VCE_INDEX_SHIFT)\n#define SCRATCH_B_CURR_VCE_INDEX_SHIFT  15\n#define SCRATCH_B_CURR_VCE_INDEX_MASK   (0x7<<SCRATCH_B_CURR_VCE_INDEX_SHIFT)\n#define SCRATCH_B_TARG_ACP_INDEX_SHIFT  18\n#define SCRATCH_B_TARG_ACP_INDEX_MASK   (0x7<<SCRATCH_B_TARG_ACP_INDEX_SHIFT)\n#define SCRATCH_B_CURR_ACP_INDEX_SHIFT  21\n#define SCRATCH_B_CURR_ACP_INDEX_MASK   (0x7<<SCRATCH_B_CURR_ACP_INDEX_SHIFT)\n#define SCRATCH_B_TARG_SAMU_INDEX_SHIFT 24\n#define SCRATCH_B_TARG_SAMU_INDEX_MASK  (0x7<<SCRATCH_B_TARG_SAMU_INDEX_SHIFT)\n#define SCRATCH_B_CURR_SAMU_INDEX_SHIFT 27\n#define SCRATCH_B_CURR_SAMU_INDEX_MASK  (0x7<<SCRATCH_B_CURR_SAMU_INDEX_SHIFT)\n\n \n#define CG_XDMA_MASK  0x1\n#define CG_XDMA_SHIFT 0\n#define CG_UVD_MASK   0x2\n#define CG_UVD_SHIFT  1\n#define CG_VCE_MASK   0x4\n#define CG_VCE_SHIFT  2\n#define CG_SAMU_MASK  0x8\n#define CG_SAMU_SHIFT 3\n#define CG_GFX_MASK   0x10\n#define CG_GFX_SHIFT  4\n#define CG_SDMA_MASK  0x20\n#define CG_SDMA_SHIFT 5\n#define CG_HDP_MASK   0x40\n#define CG_HDP_SHIFT  6\n#define CG_MC_MASK    0x80\n#define CG_MC_SHIFT   7\n#define CG_DRM_MASK   0x100\n#define CG_DRM_SHIFT  8\n#define CG_ROM_MASK   0x200\n#define CG_ROM_SHIFT  9\n#define CG_BIF_MASK   0x400\n#define CG_BIF_SHIFT  10\n\n#if defined SMU__DGPU_ONLY\n#define SMU75_DTE_ITERATIONS 5\n#define SMU75_DTE_SOURCES 3\n#define SMU75_DTE_SINKS 1\n#define SMU75_NUM_CPU_TES 0\n#define SMU75_NUM_GPU_TES 1\n#define SMU75_NUM_NON_TES 2\n#define SMU75_DTE_FAN_SCALAR_MIN 0x100\n#define SMU75_DTE_FAN_SCALAR_MAX 0x166\n#define SMU75_DTE_FAN_TEMP_MAX 93\n#define SMU75_DTE_FAN_TEMP_MIN 83\n#endif\n#define SMU75_THERMAL_INPUT_LOOP_COUNT 2\n#define SMU75_THERMAL_CLAMP_MODE_COUNT 2\n\n#define EXP_M1_1  93\n#define EXP_M2_1  195759\n#define EXP_B_1   111176531\n\n#define EXP_M1_2  67\n#define EXP_M2_2  153720\n#define EXP_B_2   94415767\n\n#define EXP_M1_3  48\n#define EXP_M2_3  119796\n#define EXP_B_3   79195279\n\n#define EXP_M1_4  550\n#define EXP_M2_4  1484190\n#define EXP_B_4   1051432828\n\n#define EXP_M1_5  394\n#define EXP_M2_5  1143049\n#define EXP_B_5   864288432\n\nstruct SMU7_HystController_Data {\n\tuint16_t waterfall_up;\n\tuint16_t waterfall_down;\n\tuint16_t waterfall_limit;\n\tuint16_t release_cnt;\n\tuint16_t release_limit;\n\tuint16_t spare;\n};\n\ntypedef struct SMU7_HystController_Data SMU7_HystController_Data;\n\nstruct SMU75_PIDController {\n\tuint32_t Ki;\n\tint32_t LFWindupUpperLim;\n\tint32_t LFWindupLowerLim;\n\tuint32_t StatePrecision;\n\tuint32_t LfPrecision;\n\tuint32_t LfOffset;\n\tuint32_t MaxState;\n\tuint32_t MaxLfFraction;\n\tuint32_t StateShift;\n};\n\ntypedef struct SMU75_PIDController SMU75_PIDController;\n\nstruct SMU7_LocalDpmScoreboard {\n\tuint32_t PercentageBusy;\n\n\tint32_t  PIDError;\n\tint32_t  PIDIntegral;\n\tint32_t  PIDOutput;\n\n\tuint32_t SigmaDeltaAccum;\n\tuint32_t SigmaDeltaOutput;\n\tuint32_t SigmaDeltaLevel;\n\n\tuint32_t UtilizationSetpoint;\n\n\tuint8_t  TdpClampMode;\n\tuint8_t  TdcClampMode;\n\tuint8_t  ThermClampMode;\n\tuint8_t  VoltageBusy;\n\n\tint8_t   CurrLevel;\n\tint8_t   TargLevel;\n\tuint8_t  LevelChangeInProgress;\n\tuint8_t  UpHyst;\n\n\tuint8_t  DownHyst;\n\tuint8_t  VoltageDownHyst;\n\tuint8_t  DpmEnable;\n\tuint8_t  DpmRunning;\n\n\tuint8_t  DpmForce;\n\tuint8_t  DpmForceLevel;\n\tuint8_t  DisplayWatermark;\n\tuint8_t  McArbIndex;\n\n\tuint32_t MinimumPerfSclk;\n\n\tuint8_t  AcpiReq;\n\tuint8_t  AcpiAck;\n\tuint8_t  GfxClkSlow;\n\tuint8_t  GpioClampMode;\n\n\tuint8_t  EnableModeSwitchRLCNotification;\n\tuint8_t  EnabledLevelsChange;\n\tuint8_t  DteClampMode;\n\tuint8_t  FpsClampMode;\n\n\tuint16_t LevelResidencyCounters[SMU75_MAX_LEVELS_GRAPHICS];\n\tuint16_t LevelSwitchCounters[SMU75_MAX_LEVELS_GRAPHICS];\n\n\tvoid     (*TargetStateCalculator)(uint8_t);\n\tvoid     (*SavedTargetStateCalculator)(uint8_t);\n\n\tuint16_t AutoDpmInterval;\n\tuint16_t AutoDpmRange;\n\n\tuint8_t  FpsEnabled;\n\tuint8_t  MaxPerfLevel;\n\tuint8_t  AllowLowClkInterruptToHost;\n\tuint8_t  FpsRunning;\n\n\tuint32_t MaxAllowedFrequency;\n\n\tuint32_t FilteredSclkFrequency;\n\tuint32_t LastSclkFrequency;\n\tuint32_t FilteredSclkFrequencyCnt;\n\n\tuint8_t MinPerfLevel;\n#ifdef SMU__FIRMWARE_SCKS_PRESENT__1\n\tuint8_t ScksClampMode;\n\tuint8_t padding[2];\n#else\n\tuint8_t padding[3];\n#endif\n\n\tuint16_t FpsAlpha;\n\tuint16_t DeltaTime;\n\tuint32_t CurrentFps;\n\tuint32_t FilteredFps;\n\tuint32_t FrameCount;\n\tuint32_t FrameCountLast;\n\tuint16_t FpsTargetScalar;\n\tuint16_t FpsWaterfallLimitScalar;\n\tuint16_t FpsAlphaScalar;\n\tuint16_t spare8;\n\tSMU7_HystController_Data HystControllerData;\n};\n\ntypedef struct SMU7_LocalDpmScoreboard SMU7_LocalDpmScoreboard;\n\n#define SMU7_MAX_VOLTAGE_CLIENTS 12\n\ntypedef uint8_t (*VoltageChangeHandler_t)(uint16_t, uint8_t);\n\n#define VDDC_MASK    0x00007FFF\n#define VDDC_SHIFT   0\n#define VDDCI_MASK   0x3FFF8000\n#define VDDCI_SHIFT  15\n#define PHASES_MASK  0xC0000000\n#define PHASES_SHIFT 30\n\ntypedef uint32_t SMU_VoltageLevel;\n\nstruct SMU7_VoltageScoreboard {\n\tSMU_VoltageLevel TargetVoltage;\n\tuint16_t MaxVid;\n\tuint8_t  HighestVidOffset;\n\tuint8_t  CurrentVidOffset;\n\n\tuint16_t CurrentVddc;\n\tuint16_t CurrentVddci;\n\n\tuint8_t  ControllerBusy;\n\tuint8_t  CurrentVid;\n\tuint8_t  CurrentVddciVid;\n\tuint8_t  padding;\n\n\tSMU_VoltageLevel RequestedVoltage[SMU7_MAX_VOLTAGE_CLIENTS];\n\tSMU_VoltageLevel TargetVoltageState;\n\tuint8_t  EnabledRequest[SMU7_MAX_VOLTAGE_CLIENTS];\n\n\tuint8_t  padding2;\n\tuint8_t  padding3;\n\tuint8_t  ControllerEnable;\n\tuint8_t  ControllerRunning;\n\tuint16_t CurrentStdVoltageHiSidd;\n\tuint16_t CurrentStdVoltageLoSidd;\n\tuint8_t  OverrideVoltage;\n\tuint8_t  padding4;\n\tuint8_t  padding5;\n\tuint8_t  CurrentPhases;\n\n\tVoltageChangeHandler_t ChangeVddc;\n\tVoltageChangeHandler_t ChangeVddci;\n\tVoltageChangeHandler_t ChangePhase;\n\tVoltageChangeHandler_t ChangeMvdd;\n\n\tVoltageChangeHandler_t functionLinks[6];\n\n\tuint16_t *VddcFollower1;\n\tint16_t  Driver_OD_RequestedVidOffset1;\n\tint16_t  Driver_OD_RequestedVidOffset2;\n};\n\ntypedef struct SMU7_VoltageScoreboard SMU7_VoltageScoreboard;\n\n#define SMU7_MAX_PCIE_LINK_SPEEDS 3\n\nstruct SMU7_PCIeLinkSpeedScoreboard {\n\tuint8_t     DpmEnable;\n\tuint8_t     DpmRunning;\n\tuint8_t     DpmForce;\n\tuint8_t     DpmForceLevel;\n\n\tuint8_t     CurrentLinkSpeed;\n\tuint8_t     EnabledLevelsChange;\n\tuint16_t    AutoDpmInterval;\n\n\tuint16_t    AutoDpmRange;\n\tuint16_t    AutoDpmCount;\n\n\tuint8_t     DpmMode;\n\tuint8_t     AcpiReq;\n\tuint8_t     AcpiAck;\n\tuint8_t     CurrentLinkLevel;\n};\n\ntypedef struct SMU7_PCIeLinkSpeedScoreboard SMU7_PCIeLinkSpeedScoreboard;\n\n#define SMU7_LKGE_LUT_NUM_OF_TEMP_ENTRIES 16\n#define SMU7_LKGE_LUT_NUM_OF_VOLT_ENTRIES 16\n\n#define SMU7_SCALE_I  7\n#define SMU7_SCALE_R 12\n\nstruct SMU7_PowerScoreboard {\n\tuint32_t GpuPower;\n\n\tuint32_t VddcPower;\n\tuint32_t VddcVoltage;\n\tuint32_t VddcCurrent;\n\n\tuint32_t VddciPower;\n\tuint32_t VddciVoltage;\n\tuint32_t VddciCurrent;\n\n\tuint32_t RocPower;\n\n\tuint16_t Telemetry_1_slope;\n\tuint16_t Telemetry_2_slope;\n\tint32_t  Telemetry_1_offset;\n\tint32_t  Telemetry_2_offset;\n\n\tuint8_t MCLK_patch_flag;\n\tuint8_t reserved[3];\n};\n\ntypedef struct SMU7_PowerScoreboard SMU7_PowerScoreboard;\n\n#define SMU7_SCLK_DPM_CONFIG_MASK                        0x01\n#define SMU7_VOLTAGE_CONTROLLER_CONFIG_MASK              0x02\n#define SMU7_THERMAL_CONTROLLER_CONFIG_MASK              0x04\n#define SMU7_MCLK_DPM_CONFIG_MASK                        0x08\n#define SMU7_UVD_DPM_CONFIG_MASK                         0x10\n#define SMU7_VCE_DPM_CONFIG_MASK                         0x20\n#define SMU7_ACP_DPM_CONFIG_MASK                         0x40\n#define SMU7_SAMU_DPM_CONFIG_MASK                        0x80\n#define SMU7_PCIEGEN_DPM_CONFIG_MASK                    0x100\n\n#define SMU7_ACP_MCLK_HANDSHAKE_DISABLE                  0x00000001\n#define SMU7_ACP_SCLK_HANDSHAKE_DISABLE                  0x00000002\n#define SMU7_UVD_MCLK_HANDSHAKE_DISABLE                  0x00000100\n#define SMU7_UVD_SCLK_HANDSHAKE_DISABLE                  0x00000200\n#define SMU7_VCE_MCLK_HANDSHAKE_DISABLE                  0x00010000\n#define SMU7_VCE_SCLK_HANDSHAKE_DISABLE                  0x00020000\n\nstruct SMU75_SoftRegisters {\n\tuint32_t        RefClockFrequency;\n\tuint32_t        PmTimerPeriod;\n\tuint32_t        FeatureEnables;\n#if defined (SMU__DGPU_ONLY)\n\tuint32_t        PreVBlankGap;\n\tuint32_t        VBlankTimeout;\n\tuint32_t        TrainTimeGap;\n\tuint32_t        MvddSwitchTime;\n\tuint32_t        LongestAcpiTrainTime;\n\tuint32_t        AcpiDelay;\n\tuint32_t        G5TrainTime;\n\tuint32_t        DelayMpllPwron;\n\tuint32_t        VoltageChangeTimeout;\n#endif\n\tuint32_t        HandshakeDisables;\n\n\tuint8_t         DisplayPhy1Config;\n\tuint8_t         DisplayPhy2Config;\n\tuint8_t         DisplayPhy3Config;\n\tuint8_t         DisplayPhy4Config;\n\n\tuint8_t         DisplayPhy5Config;\n\tuint8_t         DisplayPhy6Config;\n\tuint8_t         DisplayPhy7Config;\n\tuint8_t         DisplayPhy8Config;\n\n\tuint32_t        AverageGraphicsActivity;\n\tuint32_t        AverageMemoryActivity;\n\tuint32_t        AverageGioActivity;\n\n\tuint8_t         SClkDpmEnabledLevels;\n\tuint8_t         MClkDpmEnabledLevels;\n\tuint8_t         LClkDpmEnabledLevels;\n\tuint8_t         PCIeDpmEnabledLevels;\n\n\tuint8_t         UVDDpmEnabledLevels;\n\tuint8_t         SAMUDpmEnabledLevels;\n\tuint8_t         ACPDpmEnabledLevels;\n\tuint8_t         VCEDpmEnabledLevels;\n\n\tuint32_t        DRAM_LOG_ADDR_H;\n\tuint32_t        DRAM_LOG_ADDR_L;\n\tuint32_t        DRAM_LOG_PHY_ADDR_H;\n\tuint32_t        DRAM_LOG_PHY_ADDR_L;\n\tuint32_t        DRAM_LOG_BUFF_SIZE;\n\tuint32_t        UlvEnterCount;\n\tuint32_t        UlvTime;\n\tuint32_t        UcodeLoadStatus;\n\tuint32_t        AllowMvddSwitch;\n\tuint8_t         Activity_Weight;\n\tuint8_t         Reserved8[3];\n};\n\ntypedef struct SMU75_SoftRegisters SMU75_SoftRegisters;\n\nstruct SMU75_Firmware_Header {\n\tuint32_t Digest[5];\n\tuint32_t Version;\n\tuint32_t HeaderSize;\n\tuint32_t Flags;\n\tuint32_t EntryPoint;\n\tuint32_t CodeSize;\n\tuint32_t ImageSize;\n\n\tuint32_t Rtos;\n\tuint32_t SoftRegisters;\n\tuint32_t DpmTable;\n\tuint32_t FanTable;\n\tuint32_t CacConfigTable;\n\tuint32_t CacStatusTable;\n\tuint32_t mcRegisterTable;\n\tuint32_t mcArbDramTimingTable;\n\tuint32_t PmFuseTable;\n\tuint32_t Globals;\n\tuint32_t ClockStretcherTable;\n\tuint32_t VftTable;\n\tuint32_t Reserved1;\n\tuint32_t AvfsCksOff_AvfsGbvTable;\n\tuint32_t AvfsCksOff_BtcGbvTable;\n\tuint32_t MM_AvfsTable;\n\tuint32_t PowerSharingTable;\n\tuint32_t AvfsTable;\n\tuint32_t AvfsCksOffGbvTable;\n\tuint32_t AvfsMeanNSigma;\n\tuint32_t AvfsSclkOffsetTable;\n\tuint32_t Reserved[12];\n\tuint32_t Signature;\n};\n\ntypedef struct SMU75_Firmware_Header SMU75_Firmware_Header;\n\n#define SMU7_FIRMWARE_HEADER_LOCATION 0x20000\n\nenum  DisplayConfig {\n\tPowerDown = 1,\n\tDP54x4,\n\tDP54x2,\n\tDP54x1,\n\tDP27x4,\n\tDP27x2,\n\tDP27x1,\n\tHDMI297,\n\tHDMI162,\n\tLVDS,\n\tDP324x4,\n\tDP324x2,\n\tDP324x1\n};\n\n#define MC_BLOCK_COUNT 1\n#define CPL_BLOCK_COUNT 5\n#define SE_BLOCK_COUNT 15\n#define GC_BLOCK_COUNT 24\n\nstruct SMU7_Local_Cac {\n\tuint8_t BlockId;\n\tuint8_t SignalId;\n\tuint8_t Threshold;\n\tuint8_t Padding;\n};\n\ntypedef struct SMU7_Local_Cac SMU7_Local_Cac;\n\nstruct SMU7_Local_Cac_Table {\n\tSMU7_Local_Cac CplLocalCac[CPL_BLOCK_COUNT];\n\tSMU7_Local_Cac McLocalCac[MC_BLOCK_COUNT];\n\tSMU7_Local_Cac SeLocalCac[SE_BLOCK_COUNT];\n\tSMU7_Local_Cac GcLocalCac[GC_BLOCK_COUNT];\n};\n\ntypedef struct SMU7_Local_Cac_Table SMU7_Local_Cac_Table;\n\n#pragma pack(pop)\n\n#define CG_SYS_BITMASK_FIRST_BIT      0\n#define CG_SYS_BITMASK_LAST_BIT       10\n#define CG_SYS_BIF_MGLS_SHIFT         0\n#define CG_SYS_ROM_SHIFT              1\n#define CG_SYS_MC_MGCG_SHIFT          2\n#define CG_SYS_MC_MGLS_SHIFT          3\n#define CG_SYS_SDMA_MGCG_SHIFT        4\n#define CG_SYS_SDMA_MGLS_SHIFT        5\n#define CG_SYS_DRM_MGCG_SHIFT         6\n#define CG_SYS_HDP_MGCG_SHIFT         7\n#define CG_SYS_HDP_MGLS_SHIFT         8\n#define CG_SYS_DRM_MGLS_SHIFT         9\n#define CG_SYS_BIF_MGCG_SHIFT         10\n\n#define CG_SYS_BIF_MGLS_MASK          0x1\n#define CG_SYS_ROM_MASK               0x2\n#define CG_SYS_MC_MGCG_MASK           0x4\n#define CG_SYS_MC_MGLS_MASK           0x8\n#define CG_SYS_SDMA_MGCG_MASK         0x10\n#define CG_SYS_SDMA_MGLS_MASK         0x20\n#define CG_SYS_DRM_MGCG_MASK          0x40\n#define CG_SYS_HDP_MGCG_MASK          0x80\n#define CG_SYS_HDP_MGLS_MASK          0x100\n#define CG_SYS_DRM_MGLS_MASK          0x200\n#define CG_SYS_BIF_MGCG_MASK          0x400\n\n#define CG_GFX_BITMASK_FIRST_BIT      16\n#define CG_GFX_BITMASK_LAST_BIT       24\n\n#define CG_GFX_CGCG_SHIFT             16\n#define CG_GFX_CGLS_SHIFT             17\n#define CG_CPF_MGCG_SHIFT             18\n#define CG_RLC_MGCG_SHIFT             19\n#define CG_GFX_OTHERS_MGCG_SHIFT      20\n#define CG_GFX_3DCG_SHIFT             21\n#define CG_GFX_3DLS_SHIFT             22\n#define CG_GFX_RLC_LS_SHIFT           23\n#define CG_GFX_CP_LS_SHIFT            24\n\n#define CG_GFX_CGCG_MASK              0x00010000\n#define CG_GFX_CGLS_MASK              0x00020000\n#define CG_CPF_MGCG_MASK              0x00040000\n#define CG_RLC_MGCG_MASK              0x00080000\n#define CG_GFX_OTHERS_MGCG_MASK       0x00100000\n#define CG_GFX_3DCG_MASK              0x00200000\n#define CG_GFX_3DLS_MASK              0x00400000\n#define CG_GFX_RLC_LS_MASK            0x00800000\n#define CG_GFX_CP_LS_MASK             0x01000000\n\n\n#define VRCONF_VDDC_MASK         0x000000FF\n#define VRCONF_VDDC_SHIFT        0\n#define VRCONF_VDDGFX_MASK       0x0000FF00\n#define VRCONF_VDDGFX_SHIFT      8\n#define VRCONF_VDDCI_MASK        0x00FF0000\n#define VRCONF_VDDCI_SHIFT       16\n#define VRCONF_MVDD_MASK         0xFF000000\n#define VRCONF_MVDD_SHIFT        24\n\n#define VR_MERGED_WITH_VDDC      0\n#define VR_SVI2_PLANE_1          1\n#define VR_SVI2_PLANE_2          2\n#define VR_SMIO_PATTERN_1        3\n#define VR_SMIO_PATTERN_2        4\n#define VR_STATIC_VOLTAGE        5\n\n#define CLOCK_STRETCHER_MAX_ENTRIES 0x4\n#define CKS_LOOKUPTable_MAX_ENTRIES 0x4\n\n#define CLOCK_STRETCHER_SETTING_DDT_MASK             0x01\n#define CLOCK_STRETCHER_SETTING_DDT_SHIFT            0x0\n#define CLOCK_STRETCHER_SETTING_STRETCH_AMOUNT_MASK  0x1E\n#define CLOCK_STRETCHER_SETTING_STRETCH_AMOUNT_SHIFT 0x1\n#define CLOCK_STRETCHER_SETTING_ENABLE_MASK          0x80\n#define CLOCK_STRETCHER_SETTING_ENABLE_SHIFT         0x7\n\nstruct SMU_ClockStretcherDataTableEntry {\n\tuint8_t minVID;\n\tuint8_t maxVID;\n\n\tuint16_t setting;\n};\ntypedef struct SMU_ClockStretcherDataTableEntry SMU_ClockStretcherDataTableEntry;\n\nstruct SMU_ClockStretcherDataTable {\n\tSMU_ClockStretcherDataTableEntry ClockStretcherDataTableEntry[CLOCK_STRETCHER_MAX_ENTRIES];\n};\ntypedef struct SMU_ClockStretcherDataTable SMU_ClockStretcherDataTable;\n\nstruct SMU_CKS_LOOKUPTableEntry {\n\tuint16_t minFreq;\n\tuint16_t maxFreq;\n\n\tuint8_t setting;\n\tuint8_t padding[3];\n};\ntypedef struct SMU_CKS_LOOKUPTableEntry SMU_CKS_LOOKUPTableEntry;\n\nstruct SMU_CKS_LOOKUPTable {\n\tSMU_CKS_LOOKUPTableEntry CKS_LOOKUPTableEntry[CKS_LOOKUPTable_MAX_ENTRIES];\n};\ntypedef struct SMU_CKS_LOOKUPTable SMU_CKS_LOOKUPTable;\n\nstruct AgmAvfsData_t {\n\tuint16_t avgPsmCount[28];\n\tuint16_t minPsmCount[28];\n};\ntypedef struct AgmAvfsData_t AgmAvfsData_t;\n\nenum VFT_COLUMNS {\n\tSCLK0,\n\tSCLK1,\n\tSCLK2,\n\tSCLK3,\n\tSCLK4,\n\tSCLK5,\n\tSCLK6,\n\tSCLK7,\n\n\tNUM_VFT_COLUMNS\n};\nenum {\n  SCS_FUSE_T0,\n  SCS_FUSE_T1,\n  NUM_SCS_FUSE_TEMPERATURE\n};\nenum {\n  SCKS_ON,\n  SCKS_OFF,\n  NUM_SCKS_STATE_TYPES\n};\n\n#define VFT_TABLE_DEFINED\n\n#define TEMP_RANGE_MAXSTEPS 12\nstruct VFT_CELL_t {\n\tuint16_t Voltage;\n};\n\ntypedef struct VFT_CELL_t VFT_CELL_t;\n#ifdef SMU__FIRMWARE_SCKS_PRESENT__1\nstruct SCS_CELL_t {\n\tuint16_t PsmCnt[NUM_SCKS_STATE_TYPES];\n};\ntypedef struct SCS_CELL_t SCS_CELL_t;\n#endif\n\nstruct VFT_TABLE_t {\n\tVFT_CELL_t    Cell[TEMP_RANGE_MAXSTEPS][NUM_VFT_COLUMNS];\n\tuint16_t      AvfsGbv[NUM_VFT_COLUMNS];\n\tuint16_t      BtcGbv[NUM_VFT_COLUMNS];\n\tint16_t       Temperature[TEMP_RANGE_MAXSTEPS];\n\n#ifdef SMU__FIRMWARE_SCKS_PRESENT__1\n\tSCS_CELL_t    ScksCell[TEMP_RANGE_MAXSTEPS][NUM_VFT_COLUMNS];\n#endif\n\n\tuint8_t       NumTemperatureSteps;\n\tuint8_t       padding[3];\n};\ntypedef struct VFT_TABLE_t VFT_TABLE_t;\n\n#define BTCGB_VDROOP_TABLE_MAX_ENTRIES 2\n#define AVFSGB_VDROOP_TABLE_MAX_ENTRIES 2\n\nstruct GB_VDROOP_TABLE_t {\n\tint32_t a0;\n\tint32_t a1;\n\tint32_t a2;\n\tuint32_t spare;\n};\ntypedef struct GB_VDROOP_TABLE_t GB_VDROOP_TABLE_t;\n\nstruct SMU_QuadraticCoeffs {\n\tint32_t m1;\n\tint32_t b;\n\n\tint16_t m2;\n\tuint8_t m1_shift;\n\tuint8_t m2_shift;\n};\ntypedef struct SMU_QuadraticCoeffs SMU_QuadraticCoeffs;\n\nstruct AVFS_Margin_t {\n\tVFT_CELL_t Cell[NUM_VFT_COLUMNS];\n};\ntypedef struct AVFS_Margin_t AVFS_Margin_t;\n\nstruct AVFS_CksOff_Gbv_t {\n\tVFT_CELL_t Cell[NUM_VFT_COLUMNS];\n};\ntypedef struct AVFS_CksOff_Gbv_t AVFS_CksOff_Gbv_t;\n\nstruct AVFS_CksOff_AvfsGbv_t {\n\tVFT_CELL_t Cell[NUM_VFT_COLUMNS];\n};\ntypedef struct AVFS_CksOff_AvfsGbv_t AVFS_CksOff_AvfsGbv_t;\n\nstruct AVFS_CksOff_BtcGbv_t {\n\tVFT_CELL_t Cell[NUM_VFT_COLUMNS];\n};\ntypedef struct AVFS_CksOff_BtcGbv_t AVFS_CksOff_BtcGbv_t;\n\nstruct AVFS_meanNsigma_t {\n\tuint32_t Aconstant[3];\n\tuint16_t DC_tol_sigma;\n\tuint16_t Platform_mean;\n\tuint16_t Platform_sigma;\n\tuint16_t PSM_Age_CompFactor;\n\tuint8_t  Static_Voltage_Offset[NUM_VFT_COLUMNS];\n};\ntypedef struct AVFS_meanNsigma_t AVFS_meanNsigma_t;\n\nstruct AVFS_Sclk_Offset_t {\n\tuint16_t Sclk_Offset[8];\n};\ntypedef struct AVFS_Sclk_Offset_t AVFS_Sclk_Offset_t;\n\nstruct Power_Sharing_t {\n\tuint32_t EnergyCounter;\n\tuint32_t EngeryThreshold;\n\tuint64_t AM_SCLK_CNT;\n\tuint64_t AM_0_BUSY_CNT;\n};\ntypedef struct Power_Sharing_t  Power_Sharing_t;\n\n\n#endif\n\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}