#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 19 15:28:22 2019
# Process ID: 18269
# Log file: /home/ugrads/q/quydao1462/vivado.log
# Journal file: /home/ugrads/q/quydao1462/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ugrads/q/quydao1462/lab12/lab12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/coe/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 15:31:01 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 15:31:01 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210351A780BBA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210351A780BBA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A780BBA
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 15:32:52 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 15:32:52 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ugrads/q/quydao1462/.Xil/Vivado-18269-zach-354a-03.engr.tamu.edu/dcp/tlc_controller_ver1.xdc]
Finished Parsing XDC File [/home/ugrads/q/quydao1462/.Xil/Vivado-18269-zach-354a-03.engr.tamu.edu/dcp/tlc_controller_ver1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6299.805 ; gain = 0.000 ; free physical = 10033 ; free virtual = 21569
Restored from archive | CPU: 0.010000 secs | Memory: 0.151489 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6299.805 ; gain = 0.000 ; free physical = 10033 ; free virtual = 21569
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6425.738 ; gain = 359.277 ; free physical = 9925 ; free virtual = 21464
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 15:34:21 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 15:34:21 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 15:42:00 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 15:42:00 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 15:47:02 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 15:47:02 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 15:49:38 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 15:49:38 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:00:53 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:00:53 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:04:22 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:04:22 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:16:57 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:16:57 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:18:38 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:18:38 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:24:58 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:24:58 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:26:28 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:26:28 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 6745.922 ; gain = 0.000 ; free physical = 9247 ; free virtual = 20851
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 6745.922 ; gain = 0.000 ; free physical = 9247 ; free virtual = 20851
run all
ERROR: [Labtools 27-3175] Target jsn-Zybo Z7-210351A780BBA is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210351A780BBA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:51:44 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:51:44 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:52:46 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:52:46 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:55:44 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:55:44 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:57:56 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 16:57:56 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 16:59:28 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 17:14:43 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 17:14:43 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) "jsn-Zybo Z7-210351A780BBA" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210351A780BBA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210351A780BBA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A780BBA
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 17:27:37 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 17:27:37 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 19 17:29:09 2019] Launched synth_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/synth_1/runme.log
[Tue Nov 19 17:29:09 2019] Launched impl_1...
Run output will be captured here: /home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/q/quydao1462/lab12/lab12.runs/impl_1/tlc_controller_ver1.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Zybo Z7-210351A780BBA is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210351A780BBA
