# -Implementation-of-Synchronous-FIFO-using-Verilog-HDL