TimeQuest Timing Analyzer report for letreiro
Mon May 01 20:49:00 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'divisorComJK:inst|FFJK:inst23|q'
 12. Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'
 13. Setup: 'divisorComJK:inst|FFJK:inst12|q'
 14. Setup: 'divisorComJK:inst|FFJK:inst14|q'
 15. Setup: 'divisorComJK:inst|FFJK:inst1|q'
 16. Setup: 'divisorComJK:inst|FFJK:inst6|q'
 17. Setup: 'divisorComJK:inst|FFJK:inst10|q'
 18. Setup: 'divisorComJK:inst|FFJK:inst17|q'
 19. Setup: 'divisorComJK:inst|FFJK:inst19|q'
 20. Setup: 'divisorComJK:inst|FFJK:inst21|q'
 21. Setup: 'divisorComJK:inst|FFJK:inst3|q'
 22. Setup: 'divisorComJK:inst|FFJK:inst8|q'
 23. Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'
 24. Setup: 'divisorComJK:inst|FFJK:inst18|q'
 25. Setup: 'divisorComJK:inst|FFJK:inst20|q'
 26. Setup: 'divisorComJK:inst|FFJK:inst9|q'
 27. Setup: 'divisorComJK:inst|FFJK:inst16|q'
 28. Setup: 'divisorComJK:inst|FFJK:inst7|q'
 29. Setup: 'divisorComJK:inst|FFJK:inst22|q'
 30. Setup: 'divisorComJK:inst|FFJK:inst15|q'
 31. Setup: 'divisorComJK:inst|FFJK:inst2|q'
 32. Setup: 'divisorComJK:inst|FFJK:inst4|q'
 33. Setup: 'divisorComJK:inst|FFJK:inst11|q'
 34. Setup: 'divisorComJK:inst|FFJK:inst13|q'
 35. Setup: 'divisorComJK:inst|FFJK:inst5|q'
 36. Setup: 'CLK'
 37. Hold: 'CLK'
 38. Hold: 'divisorComJK:inst|FFJK:inst5|q'
 39. Hold: 'divisorComJK:inst|FFJK:inst13|q'
 40. Hold: 'divisorComJK:inst|FFJK:inst11|q'
 41. Hold: 'divisorComJK:inst|FFJK:inst4|q'
 42. Hold: 'divisorComJK:inst|FFJK:inst2|q'
 43. Hold: 'divisorComJK:inst|FFJK:inst15|q'
 44. Hold: 'divisorComJK:inst|FFJK:inst22|q'
 45. Hold: 'divisorComJK:inst|FFJK:inst16|q'
 46. Hold: 'divisorComJK:inst|FFJK:inst7|q'
 47. Hold: 'divisorComJK:inst|FFJK:inst18|q'
 48. Hold: 'divisorComJK:inst|FFJK:inst20|q'
 49. Hold: 'divisorComJK:inst|FFJK:inst9|q'
 50. Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'
 51. Hold: 'divisorComJK:inst|FFJK:inst10|q'
 52. Hold: 'divisorComJK:inst|FFJK:inst17|q'
 53. Hold: 'divisorComJK:inst|FFJK:inst19|q'
 54. Hold: 'divisorComJK:inst|FFJK:inst21|q'
 55. Hold: 'divisorComJK:inst|FFJK:inst3|q'
 56. Hold: 'divisorComJK:inst|FFJK:inst8|q'
 57. Hold: 'divisorComJK:inst|FFJK:inst14|q'
 58. Hold: 'divisorComJK:inst|FFJK:inst1|q'
 59. Hold: 'divisorComJK:inst|FFJK:inst6|q'
 60. Hold: 'divisorComJK:inst|FFJK:inst12|q'
 61. Hold: 'divisorComJK:inst|FFJK:inst23|q'
 62. Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'
 63. Minimum Pulse Width: 'CLK'
 64. Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'
 65. Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'
 66. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst10|q'
 67. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst11|q'
 68. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst12|q'
 69. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst13|q'
 70. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst14|q'
 71. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst15|q'
 72. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst16|q'
 73. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst17|q'
 74. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst18|q'
 75. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst19|q'
 76. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst1|q'
 77. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst20|q'
 78. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst21|q'
 79. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst22|q'
 80. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst23|q'
 81. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst2|q'
 82. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst3|q'
 83. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst4|q'
 84. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst5|q'
 85. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst6|q'
 86. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst7|q'
 87. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst8|q'
 88. Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst9|q'
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Propagation Delay
 94. Minimum Propagation Delay
 95. Setup Transfers
 96. Hold Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; letreiro                                           ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM240T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; CLK                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                 ;
; divisorComJK:inst|FFJK:inst1|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst1|q }                      ;
; divisorComJK:inst|FFJK:inst2|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst2|q }                      ;
; divisorComJK:inst|FFJK:inst3|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst3|q }                      ;
; divisorComJK:inst|FFJK:inst4|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst4|q }                      ;
; divisorComJK:inst|FFJK:inst5|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst5|q }                      ;
; divisorComJK:inst|FFJK:inst6|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst6|q }                      ;
; divisorComJK:inst|FFJK:inst7|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst7|q }                      ;
; divisorComJK:inst|FFJK:inst8|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst8|q }                      ;
; divisorComJK:inst|FFJK:inst9|q                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst9|q }                      ;
; divisorComJK:inst|FFJK:inst10|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst10|q }                     ;
; divisorComJK:inst|FFJK:inst11|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst11|q }                     ;
; divisorComJK:inst|FFJK:inst12|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst12|q }                     ;
; divisorComJK:inst|FFJK:inst13|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst13|q }                     ;
; divisorComJK:inst|FFJK:inst14|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst14|q }                     ;
; divisorComJK:inst|FFJK:inst15|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst15|q }                     ;
; divisorComJK:inst|FFJK:inst16|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst16|q }                     ;
; divisorComJK:inst|FFJK:inst17|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst17|q }                     ;
; divisorComJK:inst|FFJK:inst18|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst18|q }                     ;
; divisorComJK:inst|FFJK:inst19|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst19|q }                     ;
; divisorComJK:inst|FFJK:inst20|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst20|q }                     ;
; divisorComJK:inst|FFJK:inst21|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst21|q }                     ;
; divisorComJK:inst|FFJK:inst22|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst22|q }                     ;
; divisorComJK:inst|FFJK:inst23|q                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorComJK:inst|FFJK:inst23|q }                     ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q } ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Fmax Summary                                                                              ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 347.58 MHz ; 347.58 MHz      ; divisorComJK:inst|FFJK:inst23|q                     ;      ;
; 448.43 MHz ; 448.43 MHz      ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Setup Summary                                                                ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; divisorComJK:inst|FFJK:inst23|q                     ; -1.877 ; -101.150      ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; -1.230 ; -1.230        ;
; divisorComJK:inst|FFJK:inst12|q                     ; 0.459  ; 0.000         ;
; divisorComJK:inst|FFJK:inst14|q                     ; 0.466  ; 0.000         ;
; divisorComJK:inst|FFJK:inst1|q                      ; 0.466  ; 0.000         ;
; divisorComJK:inst|FFJK:inst6|q                      ; 0.466  ; 0.000         ;
; divisorComJK:inst|FFJK:inst10|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst17|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst19|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst21|q                     ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst3|q                      ; 0.467  ; 0.000         ;
; divisorComJK:inst|FFJK:inst8|q                      ; 0.467  ; 0.000         ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.532  ; 0.000         ;
; divisorComJK:inst|FFJK:inst18|q                     ; 0.819  ; 0.000         ;
; divisorComJK:inst|FFJK:inst20|q                     ; 0.819  ; 0.000         ;
; divisorComJK:inst|FFJK:inst9|q                      ; 0.819  ; 0.000         ;
; divisorComJK:inst|FFJK:inst16|q                     ; 0.825  ; 0.000         ;
; divisorComJK:inst|FFJK:inst7|q                      ; 0.825  ; 0.000         ;
; divisorComJK:inst|FFJK:inst22|q                     ; 0.836  ; 0.000         ;
; divisorComJK:inst|FFJK:inst15|q                     ; 0.842  ; 0.000         ;
; divisorComJK:inst|FFJK:inst2|q                      ; 0.853  ; 0.000         ;
; divisorComJK:inst|FFJK:inst4|q                      ; 1.395  ; 0.000         ;
; divisorComJK:inst|FFJK:inst11|q                     ; 1.511  ; 0.000         ;
; divisorComJK:inst|FFJK:inst13|q                     ; 1.737  ; 0.000         ;
; divisorComJK:inst|FFJK:inst5|q                      ; 2.004  ; 0.000         ;
; CLK                                                 ; 2.869  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Hold Summary                                                                 ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK                                                 ; -2.923 ; -2.923        ;
; divisorComJK:inst|FFJK:inst5|q                      ; -2.108 ; -4.166        ;
; divisorComJK:inst|FFJK:inst13|q                     ; -1.791 ; -1.791        ;
; divisorComJK:inst|FFJK:inst11|q                     ; -1.565 ; -1.565        ;
; divisorComJK:inst|FFJK:inst4|q                      ; -1.449 ; -1.449        ;
; divisorComJK:inst|FFJK:inst2|q                      ; -0.907 ; -0.907        ;
; divisorComJK:inst|FFJK:inst15|q                     ; -0.896 ; -0.896        ;
; divisorComJK:inst|FFJK:inst22|q                     ; -0.890 ; -0.890        ;
; divisorComJK:inst|FFJK:inst16|q                     ; -0.879 ; -0.879        ;
; divisorComJK:inst|FFJK:inst7|q                      ; -0.879 ; -0.879        ;
; divisorComJK:inst|FFJK:inst18|q                     ; -0.873 ; -0.873        ;
; divisorComJK:inst|FFJK:inst20|q                     ; -0.873 ; -0.873        ;
; divisorComJK:inst|FFJK:inst9|q                      ; -0.873 ; -0.873        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; -0.586 ; -0.586        ;
; divisorComJK:inst|FFJK:inst10|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst17|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst19|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst21|q                     ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst3|q                      ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst8|q                      ; -0.521 ; -0.521        ;
; divisorComJK:inst|FFJK:inst14|q                     ; -0.520 ; -0.520        ;
; divisorComJK:inst|FFJK:inst1|q                      ; -0.520 ; -0.520        ;
; divisorComJK:inst|FFJK:inst6|q                      ; -0.520 ; -0.520        ;
; divisorComJK:inst|FFJK:inst12|q                     ; -0.513 ; -0.513        ;
; divisorComJK:inst|FFJK:inst23|q                     ; 1.663  ; 0.000         ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 1.676  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                  ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK                                                 ; -2.289 ; -2.289        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.234  ; 0.000         ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst10|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst11|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst12|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst13|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst14|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst15|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst16|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst17|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst18|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst19|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst1|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst20|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst21|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst22|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst23|q                     ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst2|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst3|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst4|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst5|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst6|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst7|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst8|q                      ; 0.234  ; 0.000         ;
; divisorComJK:inst|FFJK:inst9|q                      ; 0.234  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst23|q'                                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.877 ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.544      ;
; -1.847 ; RegistradorL5:instL5|FlipflopD:inst11|Q ; RegistradorL5:instL5|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.514      ;
; -1.813 ; RegistradorL5:instL5|FlipflopD:inst14|Q ; RegistradorL5:instL5|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.480      ;
; -1.755 ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.422      ;
; -1.724 ; RegistradorL1:instL1|FlipflopD:inst14|Q ; RegistradorL1:instL1|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.391      ;
; -1.723 ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.390      ;
; -1.719 ; RegistradorL2:instL2|FlipflopD:inst11|Q ; RegistradorL2:instL2|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.386      ;
; -1.715 ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.382      ;
; -1.714 ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.381      ;
; -1.712 ; RegistradorL1:instL1|FlipflopD:inst14|Q ; RegistradorL1:instL1|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.379      ;
; -1.711 ; RegistradorL5:instL5|FlipflopD:inst15|Q ; RegistradorL5:instL5|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.378      ;
; -1.707 ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.374      ;
; -1.707 ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.374      ;
; -1.702 ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.369      ;
; -1.698 ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.365      ;
; -1.684 ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.351      ;
; -1.673 ; RegistradorL5:instL5|FlipflopD:inst16|Q ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.340      ;
; -1.652 ; RegistradorL1:instL1|FlipflopD:inst10|Q ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.319      ;
; -1.640 ; RegistradorL5:instL5|FlipflopD:inst10|Q ; RegistradorL5:instL5|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.307      ;
; -1.621 ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; RegistradorL1:instL1|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.288      ;
; -1.619 ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.286      ;
; -1.611 ; RegistradorL4:instL4|FlipflopD:inst12|Q ; RegistradorL4:instL4|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.278      ;
; -1.604 ; RegistradorL4:instL4|FlipflopD:inst11|Q ; RegistradorL4:instL4|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.271      ;
; -1.603 ; RegistradorL2:instL2|FlipflopD:inst15|Q ; RegistradorL2:instL2|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.270      ;
; -1.601 ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.268      ;
; -1.598 ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.265      ;
; -1.597 ; RegistradorL2:instL2|FlipflopD:inst14|Q ; RegistradorL2:instL2|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.264      ;
; -1.592 ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.259      ;
; -1.591 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.258      ;
; -1.589 ; RegistradorL2:instL2|FlipflopD:inst16|Q ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.256      ;
; -1.576 ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.243      ;
; -1.576 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.243      ;
; -1.567 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.234      ;
; -1.524 ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.191      ;
; -1.522 ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.189      ;
; -1.521 ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.188      ;
; -1.519 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.186      ;
; -1.519 ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.186      ;
; -1.517 ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.184      ;
; -1.517 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.184      ;
; -1.517 ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.184      ;
; -1.516 ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.183      ;
; -1.511 ; RegistradorL5:instL5|FlipflopD:inst14|Q ; RegistradorL5:instL5|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.178      ;
; -1.510 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.177      ;
; -1.510 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.177      ;
; -1.509 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.176      ;
; -1.509 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.176      ;
; -1.508 ; RegistradorL1:instL1|FlipflopD:inst11|Q ; RegistradorL1:instL1|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.175      ;
; -1.506 ; RegistradorL1:instL1|FlipflopD:inst11|Q ; RegistradorL1:instL1|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.173      ;
; -1.505 ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.172      ;
; -1.504 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.171      ;
; -1.504 ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.171      ;
; -1.504 ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.171      ;
; -1.503 ; RegistradorL4:instL4|FlipflopD:inst10|Q ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.170      ;
; -1.502 ; RegistradorL4:instL4|FlipflopD:inst16|Q ; RegistradorL4:instL4|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.169      ;
; -1.502 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.169      ;
; -1.502 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.169      ;
; -1.500 ; RegistradorL5:instL5|FlipflopD:inst13|Q ; RegistradorL5:instL5|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.167      ;
; -1.500 ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.167      ;
; -1.499 ; RegistradorL4:instL4|FlipflopD:inst10|Q ; RegistradorL4:instL4|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.166      ;
; -1.499 ; RegistradorL5:instL5|FlipflopD:inst13|Q ; RegistradorL5:instL5|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.166      ;
; -1.499 ; RegistradorL5:instL5|FlipflopD:inst15|Q ; RegistradorL5:instL5|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.166      ;
; -1.499 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.166      ;
; -1.499 ; RegistradorL4:instL4|FlipflopD:inst16|Q ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.166      ;
; -1.498 ; RegistradorL2:instL2|FlipflopD:inst16|Q ; RegistradorL2:instL2|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.165      ;
; -1.497 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.164      ;
; -1.497 ; RegistradorL4:instL4|FlipflopD:inst13|Q ; RegistradorL4:instL4|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.164      ;
; -1.495 ; RegistradorL1:instL1|FlipflopD:inst10|Q ; RegistradorL1:instL1|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.162      ;
; -1.495 ; RegistradorL4:instL4|FlipflopD:inst12|Q ; RegistradorL4:instL4|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.162      ;
; -1.495 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.162      ;
; -1.494 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.161      ;
; -1.493 ; RegistradorL4:instL4|FlipflopD:inst13|Q ; RegistradorL4:instL4|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.160      ;
; -1.492 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.159      ;
; -1.491 ; RegistradorL5:instL5|FlipflopD:inst10|Q ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.158      ;
; -1.490 ; RegistradorL2:instL2|FlipflopD:inst13|Q ; RegistradorL2:instL2|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.157      ;
; -1.489 ; RegistradorL2:instL2|FlipflopD:inst15|Q ; RegistradorL2:instL2|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.156      ;
; -1.486 ; RegistradorL1:instL1|FlipflopD:inst15|Q ; RegistradorL1:instL1|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.153      ;
; -1.483 ; RegistradorL2:instL2|FlipflopD:inst13|Q ; RegistradorL2:instL2|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.150      ;
; -1.483 ; RegistradorL1:instL1|FlipflopD:inst15|Q ; RegistradorL1:instL1|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.150      ;
; -1.482 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.149      ;
; -1.480 ; RegistradorL2:instL2|FlipflopD:inst14|Q ; RegistradorL2:instL2|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.147      ;
; -1.472 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.139      ;
; -1.457 ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.124      ;
; -1.454 ; RegistradorL4:instL4|FlipflopD:inst11|Q ; RegistradorL4:instL4|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 2.121      ;
; -1.284 ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.951      ;
; -1.280 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.947      ;
; -1.277 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.944      ;
; -1.274 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.941      ;
; -1.258 ; RegistradorL1:instL1|FlipflopD:inst12|Q ; RegistradorL1:instL1|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.925      ;
; -1.258 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.925      ;
; -1.256 ; RegistradorL1:instL1|FlipflopD:inst12|Q ; RegistradorL1:instL1|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.923      ;
; -1.256 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.923      ;
; -1.255 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.922      ;
; -1.254 ; RegistradorL2:instL2|FlipflopD:inst11|Q ; RegistradorL2:instL2|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.921      ;
; -1.252 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.919      ;
; -1.252 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.919      ;
; -1.252 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.919      ;
; -1.250 ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.917      ;
; -1.250 ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.917      ;
; -1.245 ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 1.000        ; 0.000      ; 1.912      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.230 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 1.000        ; 0.000      ; 1.897      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst12|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.459 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; 0.500        ; 1.795      ; 1.879      ;
; 0.959 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; 1.000        ; 1.795      ; 1.879      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst14|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.466 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; 0.500        ; 1.784      ; 1.861      ;
; 0.966 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; 1.000        ; 1.784      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst1|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.466 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; 0.500        ; 1.784      ; 1.861      ;
; 0.966 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; 1.000        ; 1.784      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst6|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.466 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; 0.500        ; 1.784      ; 1.861      ;
; 0.966 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; 1.000        ; 1.784      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst10|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst17|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst19|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst21|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst3|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; 0.500        ; 1.784      ; 1.860      ;
; 0.967 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; 1.000        ; 1.784      ; 1.860      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst8|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.467 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; 0.500        ; 1.785      ; 1.861      ;
; 0.967 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; 1.000        ; 1.785      ; 1.861      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.532 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.500        ; 1.849      ; 1.860      ;
; 1.032 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 1.000        ; 1.849      ; 1.860      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst18|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.819 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; 0.500        ; 2.154      ; 1.878      ;
; 1.319 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; 1.000        ; 2.154      ; 1.878      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst20|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.819 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; 0.500        ; 2.154      ; 1.878      ;
; 1.319 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; 1.000        ; 2.154      ; 1.878      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst9|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.819 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; 0.500        ; 2.154      ; 1.878      ;
; 1.319 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; 1.000        ; 2.154      ; 1.878      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst16|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.825 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; 0.500        ; 2.160      ; 1.878      ;
; 1.325 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; 1.000        ; 2.160      ; 1.878      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst7|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.825 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; 0.500        ; 2.160      ; 1.878      ;
; 1.325 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; 1.000        ; 2.160      ; 1.878      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst22|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.836 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; 0.500        ; 2.154      ; 1.861      ;
; 1.336 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; 1.000        ; 2.154      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst15|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.842 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; 0.500        ; 2.160      ; 1.861      ;
; 1.342 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; 1.000        ; 2.160      ; 1.861      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst2|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.853 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; 0.500        ; 2.189      ; 1.879      ;
; 1.353 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; 1.000        ; 2.189      ; 1.879      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst4|q'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 1.395 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; 0.500        ; 2.971      ; 2.119      ;
; 1.895 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; 1.000        ; 2.971      ; 2.119      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst11|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.511 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; 0.500        ; 2.855      ; 1.887      ;
; 2.011 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; 1.000        ; 2.855      ; 1.887      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst13|q'                                                                                                                                               ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.737 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; 0.500        ; 3.332      ; 2.138      ;
; 2.237 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; 1.000        ; 3.332      ; 2.138      ;
+-------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisorComJK:inst|FFJK:inst5|q'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; 2.004 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; 0.500        ; 3.649      ; 2.188      ;
; 2.054 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; 0.500        ; 3.649      ; 2.138      ;
; 2.504 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; 1.000        ; 3.649      ; 2.188      ;
; 2.554 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; 1.000        ; 3.649      ; 2.138      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK'                                                                                                                                                    ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 2.869 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; 0.500        ; 4.464      ; 2.138      ;
; 3.369 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; 1.000        ; 4.464      ; 2.138      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK'                                                                                                                                                      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -2.923 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; 0.000        ; 4.464      ; 2.138      ;
; -2.423 ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; divisorComJK:inst|FFJK:inst1|q ; CLK         ; -0.500       ; 4.464      ; 2.138      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst5|q'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+
; -2.108 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; 0.000        ; 3.649      ; 2.138      ;
; -2.058 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; 0.000        ; 3.649      ; 2.188      ;
; -1.608 ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q ; -0.500       ; 3.649      ; 2.138      ;
; -1.558 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q ; -0.500       ; 3.649      ; 2.188      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst13|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.791 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; 0.000        ; 3.332      ; 2.138      ;
; -1.291 ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst14|q ; divisorComJK:inst|FFJK:inst13|q ; -0.500       ; 3.332      ; 2.138      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst11|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.565 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; 0.000        ; 2.855      ; 1.887      ;
; -1.065 ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst12|q ; divisorComJK:inst|FFJK:inst11|q ; -0.500       ; 2.855      ; 1.887      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst4|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.449 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; 0.000        ; 2.971      ; 2.119      ;
; -0.949 ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst5|q ; divisorComJK:inst|FFJK:inst4|q ; -0.500       ; 2.971      ; 2.119      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst2|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.907 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; 0.000        ; 2.189      ; 1.879      ;
; -0.407 ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst3|q ; divisorComJK:inst|FFJK:inst2|q ; -0.500       ; 2.189      ; 1.879      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst15|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.896 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; 0.000        ; 2.160      ; 1.861      ;
; -0.396 ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst16|q ; divisorComJK:inst|FFJK:inst15|q ; -0.500       ; 2.160      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst22|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.890 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; 0.000        ; 2.154      ; 1.861      ;
; -0.390 ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst22|q ; -0.500       ; 2.154      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst16|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.879 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; 0.000        ; 2.160      ; 1.878      ;
; -0.379 ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst17|q ; divisorComJK:inst|FFJK:inst16|q ; -0.500       ; 2.160      ; 1.878      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst7|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.879 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; 0.000        ; 2.160      ; 1.878      ;
; -0.379 ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst8|q ; divisorComJK:inst|FFJK:inst7|q ; -0.500       ; 2.160      ; 1.878      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst18|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.873 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; 0.000        ; 2.154      ; 1.878      ;
; -0.373 ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst19|q ; divisorComJK:inst|FFJK:inst18|q ; -0.500       ; 2.154      ; 1.878      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst20|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.873 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; 0.000        ; 2.154      ; 1.878      ;
; -0.373 ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst21|q ; divisorComJK:inst|FFJK:inst20|q ; -0.500       ; 2.154      ; 1.878      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst9|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.873 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; 0.000        ; 2.154      ; 1.878      ;
; -0.373 ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst10|q ; divisorComJK:inst|FFJK:inst9|q ; -0.500       ; 2.154      ; 1.878      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.586 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0.000        ; 1.849      ; 1.860      ;
; -0.086 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; -0.500       ; 1.849      ; 1.860      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst10|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst11|q ; divisorComJK:inst|FFJK:inst10|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst17|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst18|q ; divisorComJK:inst|FFJK:inst17|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst19|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst20|q ; divisorComJK:inst|FFJK:inst19|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst21|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst22|q ; divisorComJK:inst|FFJK:inst21|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst3|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; 0.000        ; 1.784      ; 1.860      ;
; -0.021 ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst4|q ; divisorComJK:inst|FFJK:inst3|q ; -0.500       ; 1.784      ; 1.860      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst8|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.521 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; 0.000        ; 1.785      ; 1.861      ;
; -0.021 ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst9|q ; divisorComJK:inst|FFJK:inst8|q ; -0.500       ; 1.785      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst14|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.520 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; 0.000        ; 1.784      ; 1.861      ;
; -0.020 ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst15|q ; divisorComJK:inst|FFJK:inst14|q ; -0.500       ; 1.784      ; 1.861      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst1|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.520 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; 0.000        ; 1.784      ; 1.861      ;
; -0.020 ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst2|q ; divisorComJK:inst|FFJK:inst1|q ; -0.500       ; 1.784      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst6|q'                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.520 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; 0.000        ; 1.784      ; 1.861      ;
; -0.020 ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst7|q ; divisorComJK:inst|FFJK:inst6|q ; -0.500       ; 1.784      ; 1.861      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst12|q'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.513 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; 0.000        ; 1.795      ; 1.879      ;
; -0.013 ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst13|q ; divisorComJK:inst|FFJK:inst12|q ; -0.500       ; 1.795      ; 1.879      ;
+--------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisorComJK:inst|FFJK:inst23|q'                                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 1.663 ; RegistradorL5:instL5|FlipflopD:inst11|Q ; RegistradorL5:instL5|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.884      ;
; 1.665 ; RegistradorL5:instL5|FlipflopD:inst16|Q ; RegistradorL5:instL5|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.886      ;
; 1.672 ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.893      ;
; 1.673 ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.894      ;
; 1.674 ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.895      ;
; 1.675 ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.896      ;
; 1.678 ; RegistradorL2:instL2|FlipflopD:inst12|Q ; RegistradorL2:instL2|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.899      ;
; 1.678 ; RegistradorL4:instL4|FlipflopD:inst15|Q ; RegistradorL4:instL4|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.899      ;
; 1.678 ; RegistradorL4:instL4|FlipflopD:inst15|Q ; RegistradorL4:instL4|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.899      ;
; 1.678 ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.899      ;
; 1.679 ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.900      ;
; 1.680 ; RegistradorL1:instL1|FlipflopD:inst16|Q ; RegistradorL1:instL1|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.901      ;
; 1.680 ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.901      ;
; 1.680 ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.901      ;
; 1.681 ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; RegistradorL4:instL4|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.902      ;
; 1.681 ; RegistradorL1:instL1|FlipflopD:inst16|Q ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.902      ;
; 1.682 ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.903      ;
; 1.683 ; RegistradorL2:instL2|FlipflopD:inst12|Q ; RegistradorL2:instL2|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.904      ;
; 1.683 ; RegistradorL5:instL5|FlipflopD:inst7|Q  ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.904      ;
; 1.683 ; RegistradorL5:instL5|FlipflopD:inst3|Q  ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.904      ;
; 1.684 ; RegistradorL1:instL1|FlipflopD:inst13|Q ; RegistradorL1:instL1|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.905      ;
; 1.685 ; RegistradorL1:instL1|FlipflopD:inst13|Q ; RegistradorL1:instL1|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.906      ;
; 1.687 ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; RegistradorL5:instL5|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.908      ;
; 1.687 ; RegistradorL4:instL4|FlipflopD:inst14|Q ; RegistradorL4:instL4|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.908      ;
; 1.687 ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.908      ;
; 1.688 ; RegistradorL4:instL4|FlipflopD:inst14|Q ; RegistradorL4:instL4|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.909      ;
; 1.688 ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; RegistradorL2:instL2|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.909      ;
; 1.690 ; RegistradorL5:instL5|FlipflopD:inst8|Q  ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.911      ;
; 1.691 ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.912      ;
; 1.696 ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.917      ;
; 1.696 ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.917      ;
; 1.698 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.919      ;
; 1.698 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.919      ;
; 1.698 ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.919      ;
; 1.700 ; RegistradorL2:instL2|FlipflopD:inst11|Q ; RegistradorL2:instL2|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.921      ;
; 1.701 ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.922      ;
; 1.702 ; RegistradorL1:instL1|FlipflopD:inst12|Q ; RegistradorL1:instL1|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.923      ;
; 1.702 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.923      ;
; 1.704 ; RegistradorL1:instL1|FlipflopD:inst12|Q ; RegistradorL1:instL1|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.925      ;
; 1.704 ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.925      ;
; 1.720 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.941      ;
; 1.723 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.944      ;
; 1.726 ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.947      ;
; 1.730 ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 1.951      ;
; 1.900 ; RegistradorL4:instL4|FlipflopD:inst11|Q ; RegistradorL4:instL4|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.121      ;
; 1.903 ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.124      ;
; 1.918 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.139      ;
; 1.926 ; RegistradorL2:instL2|FlipflopD:inst14|Q ; RegistradorL2:instL2|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.147      ;
; 1.928 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.149      ;
; 1.929 ; RegistradorL2:instL2|FlipflopD:inst13|Q ; RegistradorL2:instL2|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.150      ;
; 1.929 ; RegistradorL1:instL1|FlipflopD:inst15|Q ; RegistradorL1:instL1|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.150      ;
; 1.932 ; RegistradorL1:instL1|FlipflopD:inst15|Q ; RegistradorL1:instL1|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.153      ;
; 1.935 ; RegistradorL2:instL2|FlipflopD:inst15|Q ; RegistradorL2:instL2|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.156      ;
; 1.936 ; RegistradorL2:instL2|FlipflopD:inst13|Q ; RegistradorL2:instL2|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.157      ;
; 1.937 ; RegistradorL5:instL5|FlipflopD:inst10|Q ; RegistradorL5:instL5|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.158      ;
; 1.938 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.159      ;
; 1.939 ; RegistradorL4:instL4|FlipflopD:inst13|Q ; RegistradorL4:instL4|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.160      ;
; 1.940 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.161      ;
; 1.941 ; RegistradorL1:instL1|FlipflopD:inst10|Q ; RegistradorL1:instL1|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.162      ;
; 1.941 ; RegistradorL4:instL4|FlipflopD:inst12|Q ; RegistradorL4:instL4|FlipflopD:inst13|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.162      ;
; 1.941 ; RegistradorL4:instL4|FlipflopD:inst4|Q  ; RegistradorL4:instL4|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.162      ;
; 1.943 ; RegistradorL5:instL5|FlipflopD:inst12|Q ; RegistradorL5:instL5|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.164      ;
; 1.943 ; RegistradorL4:instL4|FlipflopD:inst13|Q ; RegistradorL4:instL4|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.164      ;
; 1.944 ; RegistradorL2:instL2|FlipflopD:inst16|Q ; RegistradorL2:instL2|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.165      ;
; 1.945 ; RegistradorL4:instL4|FlipflopD:inst10|Q ; RegistradorL4:instL4|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.166      ;
; 1.945 ; RegistradorL5:instL5|FlipflopD:inst13|Q ; RegistradorL5:instL5|FlipflopD:inst14|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.166      ;
; 1.945 ; RegistradorL5:instL5|FlipflopD:inst15|Q ; RegistradorL5:instL5|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.166      ;
; 1.945 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.166      ;
; 1.945 ; RegistradorL4:instL4|FlipflopD:inst16|Q ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.166      ;
; 1.946 ; RegistradorL5:instL5|FlipflopD:inst13|Q ; RegistradorL5:instL5|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.167      ;
; 1.946 ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.167      ;
; 1.948 ; RegistradorL4:instL4|FlipflopD:inst16|Q ; RegistradorL4:instL4|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.169      ;
; 1.948 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.169      ;
; 1.948 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.169      ;
; 1.949 ; RegistradorL4:instL4|FlipflopD:inst10|Q ; RegistradorL4:instL4|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.170      ;
; 1.950 ; RegistradorL1:instL1|FlipflopD:inst8|Q  ; RegistradorL1:instL1|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.171      ;
; 1.950 ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.171      ;
; 1.950 ; RegistradorL1:instL1|FlipflopD:inst2|Q  ; RegistradorL1:instL1|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.171      ;
; 1.951 ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.172      ;
; 1.952 ; RegistradorL1:instL1|FlipflopD:inst11|Q ; RegistradorL1:instL1|FlipflopD:inst10|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.173      ;
; 1.954 ; RegistradorL1:instL1|FlipflopD:inst11|Q ; RegistradorL1:instL1|FlipflopD:inst12|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.175      ;
; 1.955 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst11|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.176      ;
; 1.955 ; RegistradorL4:instL4|FlipflopD:inst1|Q  ; RegistradorL4:instL4|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.176      ;
; 1.956 ; RegistradorL2:instL2|FlipflopD:inst10|Q ; RegistradorL2:instL2|FlipflopD:inst9|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.177      ;
; 1.956 ; RegistradorL5:instL5|FlipflopD:inst5|Q  ; RegistradorL5:instL5|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.177      ;
; 1.957 ; RegistradorL5:instL5|FlipflopD:inst14|Q ; RegistradorL5:instL5|FlipflopD:inst15|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.178      ;
; 1.962 ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.183      ;
; 1.963 ; RegistradorL2:instL2|FlipflopD:inst7|Q  ; RegistradorL2:instL2|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.184      ;
; 1.963 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst8|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.184      ;
; 1.963 ; RegistradorL2:instL2|FlipflopD:inst6|Q  ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.184      ;
; 1.965 ; RegistradorL4:instL4|FlipflopD:inst7|Q  ; RegistradorL4:instL4|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.186      ;
; 1.965 ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; RegistradorL2:instL2|FlipflopD:inst2|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.186      ;
; 1.967 ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.188      ;
; 1.968 ; RegistradorL1:instL1|FlipflopD:inst5|Q  ; RegistradorL1:instL1|FlipflopD:inst6|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.189      ;
; 1.970 ; RegistradorL2:instL2|FlipflopD:inst3|Q  ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.191      ;
; 2.013 ; RegistradorL5:instL5|FlipflopD:inst1|Q  ; RegistradorL5:instL5|FlipflopD:inst16|Q ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.234      ;
; 2.022 ; RegistradorL2:instL2|FlipflopD:inst5|Q  ; RegistradorL2:instL2|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.243      ;
; 2.022 ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.243      ;
; 2.035 ; RegistradorL2:instL2|FlipflopD:inst16|Q ; RegistradorL2:instL2|FlipflopD:inst1|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.256      ;
; 2.037 ; RegistradorL1:instL1|FlipflopD:inst3|Q  ; RegistradorL1:instL1|FlipflopD:inst4|Q  ; divisorComJK:inst|FFJK:inst23|q ; divisorComJK:inst|FFJK:inst23|q ; 0.000        ; 0.000      ; 2.258      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.676 ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0.000        ; 0.000      ; 1.897      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLK'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; CLK   ; Rise       ; CLK                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; CLK   ; Rise       ; divisorComJK:inst|FFJK:inst1|q ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; CLK   ; Rise       ; divisorComJK:inst|FFJK:inst1|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst1|q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst1|q|clk               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q'                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst1|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst1|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst2|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; Rise       ; inst1|inst1|inst2|Q|clk                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q'                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst3|Q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst2|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst2|Q|regout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst3|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; Rise       ; inst1|inst1|inst3|Q|clk                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst10|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; divisorComJK:inst|FFJK:inst11|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; divisorComJK:inst|FFJK:inst11|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst10|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst10|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst11|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst10|q ; Rise       ; inst|inst11|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst11|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; divisorComJK:inst|FFJK:inst12|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; divisorComJK:inst|FFJK:inst12|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst11|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst11|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst12|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst11|q ; Rise       ; inst|inst12|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst12|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; divisorComJK:inst|FFJK:inst13|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; divisorComJK:inst|FFJK:inst13|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst12|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst12|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst13|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst12|q ; Rise       ; inst|inst13|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst13|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; divisorComJK:inst|FFJK:inst14|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; divisorComJK:inst|FFJK:inst14|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst13|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst13|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst14|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst13|q ; Rise       ; inst|inst14|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst14|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; divisorComJK:inst|FFJK:inst15|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; divisorComJK:inst|FFJK:inst15|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst14|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst14|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst15|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst14|q ; Rise       ; inst|inst15|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst15|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; divisorComJK:inst|FFJK:inst16|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; divisorComJK:inst|FFJK:inst16|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst15|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst15|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst16|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst15|q ; Rise       ; inst|inst16|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst16|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; divisorComJK:inst|FFJK:inst17|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; divisorComJK:inst|FFJK:inst17|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst16|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst16|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst17|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst16|q ; Rise       ; inst|inst17|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst17|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; divisorComJK:inst|FFJK:inst18|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; divisorComJK:inst|FFJK:inst18|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst17|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst17|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst18|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst17|q ; Rise       ; inst|inst18|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst18|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; divisorComJK:inst|FFJK:inst19|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; divisorComJK:inst|FFJK:inst19|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst18|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst18|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst19|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst18|q ; Rise       ; inst|inst19|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst19|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; divisorComJK:inst|FFJK:inst20|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; divisorComJK:inst|FFJK:inst20|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst19|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst19|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst20|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst19|q ; Rise       ; inst|inst20|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst1|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; divisorComJK:inst|FFJK:inst2|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; divisorComJK:inst|FFJK:inst2|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst1|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst1|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst2|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst1|q ; Rise       ; inst|inst2|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst20|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; divisorComJK:inst|FFJK:inst21|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; divisorComJK:inst|FFJK:inst21|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst20|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst20|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst21|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst20|q ; Rise       ; inst|inst21|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst21|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; divisorComJK:inst|FFJK:inst22|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; divisorComJK:inst|FFJK:inst22|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst21|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst21|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst22|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst21|q ; Rise       ; inst|inst22|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst22|q'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst22|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst22|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst23|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst22|q ; Rise       ; inst|inst23|q|clk               ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst23|q'                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL1:instL1|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL2:instL2|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst12|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst13|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst14|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst15|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst16|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst1|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst2|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst3|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst4|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst5|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst6|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst7|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst8|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL4:instL4|FlipflopD:inst9|Q  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst10|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst11|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst23|q ; Rise       ; RegistradorL5:instL5|FlipflopD:inst11|Q ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst2|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; divisorComJK:inst|FFJK:inst3|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; divisorComJK:inst|FFJK:inst3|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst2|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst2|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst3|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst2|q ; Rise       ; inst|inst3|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst3|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; divisorComJK:inst|FFJK:inst4|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; divisorComJK:inst|FFJK:inst4|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst3|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst3|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst4|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst3|q ; Rise       ; inst|inst4|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst4|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; divisorComJK:inst|FFJK:inst5|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; divisorComJK:inst|FFJK:inst5|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst4|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst4|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst5|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst4|q ; Rise       ; inst|inst5|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst5|q'                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; divisorComJK:inst|FFJK:inst6|q                      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; divisorComJK:inst|FFJK:inst6|q                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst1|inst1|inst1|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst1|inst1|inst1|Q|clk                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst5|q|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst5|q|regout                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst6|q|clk                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst5|q ; Rise       ; inst|inst6|q|clk                                    ;
+-------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst6|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; divisorComJK:inst|FFJK:inst7|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; divisorComJK:inst|FFJK:inst7|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst6|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst6|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst7|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst6|q ; Rise       ; inst|inst7|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst7|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; divisorComJK:inst|FFJK:inst8|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; divisorComJK:inst|FFJK:inst8|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst7|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst7|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst8|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst7|q ; Rise       ; inst|inst8|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst8|q'                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; divisorComJK:inst|FFJK:inst9|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; divisorComJK:inst|FFJK:inst9|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst8|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst8|q|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst9|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst8|q ; Rise       ; inst|inst9|q|clk               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'divisorComJK:inst|FFJK:inst9|q'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; divisorComJK:inst|FFJK:inst10|q ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; divisorComJK:inst|FFJK:inst10|q ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst10|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst10|q|clk               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst9|q|regout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorComJK:inst|FFJK:inst9|q ; Rise       ; inst|inst9|q|regout             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+
; ch0       ; divisorComJK:inst|FFJK:inst23|q ; 7.166 ; 7.166 ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
; ch1       ; divisorComJK:inst|FFJK:inst23|q ; 6.991 ; 6.991 ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+
; ch0       ; divisorComJK:inst|FFJK:inst23|q ; -2.719 ; -2.719 ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
; ch1       ; divisorComJK:inst|FFJK:inst23|q ; -2.508 ; -2.508 ; Rise       ; divisorComJK:inst|FFJK:inst23|q ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 8.362  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.211 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.341 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 12.181 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 10.813 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 11.973 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 11.713 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.371  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.870  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.406  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.881  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.254  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 8.362  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.211 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.341 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 12.181 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 10.813 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 11.973 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 11.713 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.371  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.870  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.406  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.881  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.254  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.843  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.538  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.844  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.670 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.145 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.731 ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 9.673  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.162  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.685  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.199  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.687  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.969  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.068 ; 11.068 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 12.917 ; 12.917 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 13.047 ; 13.047 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 14.887 ; 14.887 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 13.519 ; 13.519 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 14.679 ; 14.679 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 14.419 ; 14.419 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.095 ; 10.095 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.576 ; 10.576 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.130 ; 10.130 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.587 ; 10.587 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.994 ; 10.994 ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; divisorComJK:inst|FFJK:inst23|q                     ; 13.649 ; 13.649 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C2        ; divisorComJK:inst|FFJK:inst23|q                     ; 13.293 ; 13.293 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C3        ; divisorComJK:inst|FFJK:inst23|q                     ; 14.239 ; 14.239 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C4        ; divisorComJK:inst|FFJK:inst23|q                     ; 15.268 ; 15.268 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C5        ; divisorComJK:inst|FFJK:inst23|q                     ; 15.936 ; 15.936 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C6        ; divisorComJK:inst|FFJK:inst23|q                     ; 12.928 ; 12.928 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C7        ; divisorComJK:inst|FFJK:inst23|q                     ; 13.007 ; 13.007 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.128  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.126  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.261  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.147  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.792  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.276  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.231  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.371  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.870  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.406  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.881  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 7.254  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.128  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.126  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.261  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.147  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.792  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.276  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.231  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.371  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.870  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.406  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.881  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;        ; 7.254  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.444  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.841  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.976  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.862  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 8.507  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.991  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.946  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.162  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.685  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.199  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.687  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 7.969  ;        ; Rise       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.868 ; 7.444  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.866 ; 7.841  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.001 ; 7.976  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.887 ; 7.862  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.532 ; 8.507  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C6        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 11.016 ; 7.991  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C7        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.971 ; 7.946  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L1        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.095 ; 7.162  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L2        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.576 ; 7.685  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L3        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.130 ; 7.199  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L4        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.587 ; 7.687  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; L5        ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 10.994 ; 7.969  ; Fall       ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ;
; C1        ; divisorComJK:inst|FFJK:inst23|q                     ; 11.017 ; 11.017 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C2        ; divisorComJK:inst|FFJK:inst23|q                     ; 10.492 ; 10.492 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C3        ; divisorComJK:inst|FFJK:inst23|q                     ; 10.396 ; 10.396 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C4        ; divisorComJK:inst|FFJK:inst23|q                     ; 10.266 ; 10.266 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C5        ; divisorComJK:inst|FFJK:inst23|q                     ; 9.758  ; 9.758  ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C6        ; divisorComJK:inst|FFJK:inst23|q                     ; 9.942  ; 9.942  ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
; C7        ; divisorComJK:inst|FFJK:inst23|q                     ; 10.813 ; 10.813 ; Rise       ; divisorComJK:inst|FFJK:inst23|q                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; ch0        ; L1          ; 10.948 ;    ;    ; 10.948 ;
; ch0        ; L2          ; 11.470 ;    ;    ; 11.470 ;
; ch0        ; L3          ; 10.994 ;    ;    ; 10.994 ;
; ch0        ; L4          ; 11.480 ;    ;    ; 11.480 ;
; ch0        ; L5          ; 10.412 ;    ;    ; 10.412 ;
; ch1        ; L1          ; 9.973  ;    ;    ; 9.973  ;
; ch1        ; L2          ; 10.496 ;    ;    ; 10.496 ;
; ch1        ; L3          ; 10.002 ;    ;    ; 10.002 ;
; ch1        ; L4          ; 10.499 ;    ;    ; 10.499 ;
; ch1        ; L5          ; 10.962 ;    ;    ; 10.962 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; ch0        ; L1          ; 10.948 ;    ;    ; 10.948 ;
; ch0        ; L2          ; 11.470 ;    ;    ; 11.470 ;
; ch0        ; L3          ; 10.994 ;    ;    ; 10.994 ;
; ch0        ; L4          ; 11.480 ;    ;    ; 11.480 ;
; ch0        ; L5          ; 10.412 ;    ;    ; 10.412 ;
; ch1        ; L1          ; 9.973  ;    ;    ; 9.973  ;
; ch1        ; L2          ; 10.496 ;    ;    ; 10.496 ;
; ch1        ; L3          ; 10.002 ;    ;    ; 10.002 ;
; ch1        ; L4          ; 10.499 ;    ;    ; 10.499 ;
; ch1        ; L5          ; 10.962 ;    ;    ; 10.962 ;
+------------+-------------+--------+----+----+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; divisorComJK:inst|FFJK:inst1|q                      ; CLK                                                 ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst2|q                      ; divisorComJK:inst|FFJK:inst1|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst3|q                      ; divisorComJK:inst|FFJK:inst2|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst4|q                      ; divisorComJK:inst|FFJK:inst3|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst5|q                      ; divisorComJK:inst|FFJK:inst4|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst7|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst8|q                      ; divisorComJK:inst|FFJK:inst7|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst9|q                      ; divisorComJK:inst|FFJK:inst8|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst10|q                     ; divisorComJK:inst|FFJK:inst9|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst11|q                     ; divisorComJK:inst|FFJK:inst10|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst12|q                     ; divisorComJK:inst|FFJK:inst11|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst13|q                     ; divisorComJK:inst|FFJK:inst12|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst14|q                     ; divisorComJK:inst|FFJK:inst13|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst15|q                     ; divisorComJK:inst|FFJK:inst14|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst16|q                     ; divisorComJK:inst|FFJK:inst15|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst17|q                     ; divisorComJK:inst|FFJK:inst16|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst18|q                     ; divisorComJK:inst|FFJK:inst17|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst19|q                     ; divisorComJK:inst|FFJK:inst18|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst20|q                     ; divisorComJK:inst|FFJK:inst19|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst21|q                     ; divisorComJK:inst|FFJK:inst20|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst22|q                     ; divisorComJK:inst|FFJK:inst21|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst23|q                     ; divisorComJK:inst|FFJK:inst22|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst23|q                     ; divisorComJK:inst|FFJK:inst23|q                     ; 128      ; 0        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0        ; 0        ; 1        ; 1        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0        ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; divisorComJK:inst|FFJK:inst1|q                      ; CLK                                                 ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst2|q                      ; divisorComJK:inst|FFJK:inst1|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst3|q                      ; divisorComJK:inst|FFJK:inst2|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst4|q                      ; divisorComJK:inst|FFJK:inst3|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst5|q                      ; divisorComJK:inst|FFJK:inst4|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst6|q                      ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; divisorComJK:inst|FFJK:inst5|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst7|q                      ; divisorComJK:inst|FFJK:inst6|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst8|q                      ; divisorComJK:inst|FFJK:inst7|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst9|q                      ; divisorComJK:inst|FFJK:inst8|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst10|q                     ; divisorComJK:inst|FFJK:inst9|q                      ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst11|q                     ; divisorComJK:inst|FFJK:inst10|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst12|q                     ; divisorComJK:inst|FFJK:inst11|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst13|q                     ; divisorComJK:inst|FFJK:inst12|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst14|q                     ; divisorComJK:inst|FFJK:inst13|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst15|q                     ; divisorComJK:inst|FFJK:inst14|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst16|q                     ; divisorComJK:inst|FFJK:inst15|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst17|q                     ; divisorComJK:inst|FFJK:inst16|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst18|q                     ; divisorComJK:inst|FFJK:inst17|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst19|q                     ; divisorComJK:inst|FFJK:inst18|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst20|q                     ; divisorComJK:inst|FFJK:inst19|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst21|q                     ; divisorComJK:inst|FFJK:inst20|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst22|q                     ; divisorComJK:inst|FFJK:inst21|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst23|q                     ; divisorComJK:inst|FFJK:inst22|q                     ; 1        ; 1        ; 0        ; 0        ;
; divisorComJK:inst|FFJK:inst23|q                     ; divisorComJK:inst|FFJK:inst23|q                     ; 128      ; 0        ; 0        ; 0        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q ; 0        ; 0        ; 1        ; 1        ;
; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q ; 0        ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 138   ; 138  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon May 01 20:48:58 2023
Info: Command: quartus_sta letreiro -c letreiro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'letreiro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst5|q divisorComJK:inst|FFJK:inst5|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst4|q divisorComJK:inst|FFJK:inst4|q
    Info (332105): create_clock -period 1.000 -name MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q
    Info (332105): create_clock -period 1.000 -name MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst23|q divisorComJK:inst|FFJK:inst23|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst22|q divisorComJK:inst|FFJK:inst22|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst21|q divisorComJK:inst|FFJK:inst21|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst3|q divisorComJK:inst|FFJK:inst3|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst2|q divisorComJK:inst|FFJK:inst2|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst20|q divisorComJK:inst|FFJK:inst20|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst1|q divisorComJK:inst|FFJK:inst1|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst19|q divisorComJK:inst|FFJK:inst19|q
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst18|q divisorComJK:inst|FFJK:inst18|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst17|q divisorComJK:inst|FFJK:inst17|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst16|q divisorComJK:inst|FFJK:inst16|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst15|q divisorComJK:inst|FFJK:inst15|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst14|q divisorComJK:inst|FFJK:inst14|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst13|q divisorComJK:inst|FFJK:inst13|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst12|q divisorComJK:inst|FFJK:inst12|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst11|q divisorComJK:inst|FFJK:inst11|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst10|q divisorComJK:inst|FFJK:inst10|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst9|q divisorComJK:inst|FFJK:inst9|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst8|q divisorComJK:inst|FFJK:inst8|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst7|q divisorComJK:inst|FFJK:inst7|q
    Info (332105): create_clock -period 1.000 -name divisorComJK:inst|FFJK:inst6|q divisorComJK:inst|FFJK:inst6|q
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.877            -101.150 divisorComJK:inst|FFJK:inst23|q 
    Info (332119):    -1.230              -1.230 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q 
    Info (332119):     0.459               0.000 divisorComJK:inst|FFJK:inst12|q 
    Info (332119):     0.466               0.000 divisorComJK:inst|FFJK:inst14|q 
    Info (332119):     0.466               0.000 divisorComJK:inst|FFJK:inst1|q 
    Info (332119):     0.466               0.000 divisorComJK:inst|FFJK:inst6|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst10|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst17|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst19|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst21|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst3|q 
    Info (332119):     0.467               0.000 divisorComJK:inst|FFJK:inst8|q 
    Info (332119):     0.532               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q 
    Info (332119):     0.819               0.000 divisorComJK:inst|FFJK:inst18|q 
    Info (332119):     0.819               0.000 divisorComJK:inst|FFJK:inst20|q 
    Info (332119):     0.819               0.000 divisorComJK:inst|FFJK:inst9|q 
    Info (332119):     0.825               0.000 divisorComJK:inst|FFJK:inst16|q 
    Info (332119):     0.825               0.000 divisorComJK:inst|FFJK:inst7|q 
    Info (332119):     0.836               0.000 divisorComJK:inst|FFJK:inst22|q 
    Info (332119):     0.842               0.000 divisorComJK:inst|FFJK:inst15|q 
    Info (332119):     0.853               0.000 divisorComJK:inst|FFJK:inst2|q 
    Info (332119):     1.395               0.000 divisorComJK:inst|FFJK:inst4|q 
    Info (332119):     1.511               0.000 divisorComJK:inst|FFJK:inst11|q 
    Info (332119):     1.737               0.000 divisorComJK:inst|FFJK:inst13|q 
    Info (332119):     2.004               0.000 divisorComJK:inst|FFJK:inst5|q 
    Info (332119):     2.869               0.000 CLK 
Info (332146): Worst-case hold slack is -2.923
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.923              -2.923 CLK 
    Info (332119):    -2.108              -4.166 divisorComJK:inst|FFJK:inst5|q 
    Info (332119):    -1.791              -1.791 divisorComJK:inst|FFJK:inst13|q 
    Info (332119):    -1.565              -1.565 divisorComJK:inst|FFJK:inst11|q 
    Info (332119):    -1.449              -1.449 divisorComJK:inst|FFJK:inst4|q 
    Info (332119):    -0.907              -0.907 divisorComJK:inst|FFJK:inst2|q 
    Info (332119):    -0.896              -0.896 divisorComJK:inst|FFJK:inst15|q 
    Info (332119):    -0.890              -0.890 divisorComJK:inst|FFJK:inst22|q 
    Info (332119):    -0.879              -0.879 divisorComJK:inst|FFJK:inst16|q 
    Info (332119):    -0.879              -0.879 divisorComJK:inst|FFJK:inst7|q 
    Info (332119):    -0.873              -0.873 divisorComJK:inst|FFJK:inst18|q 
    Info (332119):    -0.873              -0.873 divisorComJK:inst|FFJK:inst20|q 
    Info (332119):    -0.873              -0.873 divisorComJK:inst|FFJK:inst9|q 
    Info (332119):    -0.586              -0.586 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst10|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst17|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst19|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst21|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst3|q 
    Info (332119):    -0.521              -0.521 divisorComJK:inst|FFJK:inst8|q 
    Info (332119):    -0.520              -0.520 divisorComJK:inst|FFJK:inst14|q 
    Info (332119):    -0.520              -0.520 divisorComJK:inst|FFJK:inst1|q 
    Info (332119):    -0.520              -0.520 divisorComJK:inst|FFJK:inst6|q 
    Info (332119):    -0.513              -0.513 divisorComJK:inst|FFJK:inst12|q 
    Info (332119):     1.663               0.000 divisorComJK:inst|FFJK:inst23|q 
    Info (332119):     1.676               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 CLK 
    Info (332119):     0.234               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst1|Q 
    Info (332119):     0.234               0.000 MatrizDeLEDs:inst1|Contador:inst1|FlipflopT:inst2|Q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst10|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst11|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst12|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst13|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst14|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst15|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst16|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst17|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst18|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst19|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst1|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst20|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst21|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst22|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst23|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst2|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst3|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst4|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst5|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst6|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst7|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst8|q 
    Info (332119):     0.234               0.000 divisorComJK:inst|FFJK:inst9|q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4602 megabytes
    Info: Processing ended: Mon May 01 20:49:00 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


