--
-- VHDL ARCHITECTURE ECE411.COMP16.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (EESN25.EWS.UIUC.EDU)
--          AT - 14:21:53 03/12/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY COMP_TAG IS
PORT( 
	A : IN     LC3B_c_tag;
	B : IN     LC3B_c_tag;
	F : OUT    STD_LOGIC
);
-- DECLARATIONS
END COMP_TAG ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF COMP_TAG IS
BEGIN
	PROCESS(A,B)
	BEGIN
		IF(A = B) THEN
			F <= '1' AFTER DELAY_COMPARE9;
		ELSE
			F <= '0' AFTER DELAY_COMPARE9;
		END IF;
	END PROCESS;
END UNTITLED;
