/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_QPC1_REGS_H_
#define ASIC_REG_NIC0_QPC1_REGS_H_

/*
 *****************************************
 *   NIC0_QPC1
 *   (Prototype: NIC_QPC)
 *****************************************
 */

#define mmNIC0_QPC1_REQ_QPC_CACHE_INVALIDATE 0x543F000

#define mmNIC0_QPC1_REQ_QPC_CACHE_INV_STATUS 0x543F004

#define mmNIC0_QPC1_REQ_STATIC_CONFIG 0x543F008

#define mmNIC0_QPC1_REQ_BASE_ADDRESS_63_32 0x543F00C

#define mmNIC0_QPC1_REQ_BASE_ADDRESS_31_7 0x543F010

#define mmNIC0_QPC1_REQ_CLEAN_LINK_LIST 0x543F014

#define mmNIC0_QPC1_REQ_ERR_FIFO_PUSH_63_32 0x543F018

#define mmNIC0_QPC1_REQ_ERR_FIFO_PUSH_31_0 0x543F01C

#define mmNIC0_QPC1_REQ_ERR_QP_STATE_63_32 0x543F020

#define mmNIC0_QPC1_REQ_ERR_QP_STATE_31_0 0x543F024

#define mmNIC0_QPC1_RETRY_COUNT_MAX 0x543F028

#define mmNIC0_QPC1_AXI_PROT 0x543F030

#define mmNIC0_QPC1_RES_QPC_CACHE_INVALIDATE 0x543F034

#define mmNIC0_QPC1_RES_QPC_CACHE_INV_STATUS 0x543F038

#define mmNIC0_QPC1_RES_STATIC_CONFIG 0x543F03C

#define mmNIC0_QPC1_RES_BASE_ADDRESS_63_32 0x543F040

#define mmNIC0_QPC1_RES_BASE_ADDRESS_31_7 0x543F044

#define mmNIC0_QPC1_RES_CLEAN_LINK_LIST 0x543F048

#define mmNIC0_QPC1_ERR_FIFO_WRITE_INDEX 0x543F050

#define mmNIC0_QPC1_ERR_FIFO_PRODUCER_INDEX 0x543F054

#define mmNIC0_QPC1_ERR_FIFO_CONSUMER_INDEX 0x543F058

#define mmNIC0_QPC1_ERR_FIFO_MASK 0x543F05C

#define mmNIC0_QPC1_ERR_FIFO_CREDIT 0x543F060

#define mmNIC0_QPC1_ERR_FIFO_CFG 0x543F064

#define mmNIC0_QPC1_ERR_FIFO_INTR_MASK 0x543F068

#define mmNIC0_QPC1_ERR_FIFO_BASE_ADDR_63_32 0x543F06C

#define mmNIC0_QPC1_ERR_FIFO_BASE_ADDR_31_7 0x543F070

#define mmNIC0_QPC1_GW_BUSY 0x543F080

#define mmNIC0_QPC1_GW_CTRL 0x543F084

#define mmNIC0_QPC1_GW_DATA_0 0x543F08C

#define mmNIC0_QPC1_GW_DATA_1 0x543F090

#define mmNIC0_QPC1_GW_DATA_2 0x543F094

#define mmNIC0_QPC1_GW_DATA_3 0x543F098

#define mmNIC0_QPC1_GW_DATA_4 0x543F09C

#define mmNIC0_QPC1_GW_DATA_5 0x543F0A0

#define mmNIC0_QPC1_GW_DATA_6 0x543F0A4

#define mmNIC0_QPC1_GW_DATA_7 0x543F0A8

#define mmNIC0_QPC1_GW_DATA_8 0x543F0AC

#define mmNIC0_QPC1_GW_DATA_9 0x543F0B0

#define mmNIC0_QPC1_GW_DATA_10 0x543F0B4

#define mmNIC0_QPC1_GW_DATA_11 0x543F0B8

#define mmNIC0_QPC1_GW_DATA_12 0x543F0BC

#define mmNIC0_QPC1_GW_DATA_13 0x543F0C0

#define mmNIC0_QPC1_GW_DATA_14 0x543F0C4

#define mmNIC0_QPC1_GW_DATA_15 0x543F0C8

#define mmNIC0_QPC1_GW_DATA_16 0x543F0CC

#define mmNIC0_QPC1_GW_DATA_17 0x543F0D0

#define mmNIC0_QPC1_GW_DATA_18 0x543F0D4

#define mmNIC0_QPC1_GW_DATA_19 0x543F0D8

#define mmNIC0_QPC1_GW_DATA_20 0x543F0DC

#define mmNIC0_QPC1_GW_DATA_21 0x543F0E0

#define mmNIC0_QPC1_GW_DATA_22 0x543F0E4

#define mmNIC0_QPC1_GW_DATA_23 0x543F0E8

#define mmNIC0_QPC1_GW_DATA_24 0x543F0EC

#define mmNIC0_QPC1_GW_DATA_25 0x543F0F0

#define mmNIC0_QPC1_GW_DATA_26 0x543F0F4

#define mmNIC0_QPC1_GW_DATA_27 0x543F0F8

#define mmNIC0_QPC1_GW_DATA_28 0x543F0FC

#define mmNIC0_QPC1_GW_DATA_29 0x543F100

#define mmNIC0_QPC1_GW_DATA_30 0x543F104

#define mmNIC0_QPC1_GW_DATA_31 0x543F108

#define mmNIC0_QPC1_GW_MASK_0 0x543F124

#define mmNIC0_QPC1_GW_MASK_1 0x543F128

#define mmNIC0_QPC1_GW_MASK_2 0x543F12C

#define mmNIC0_QPC1_GW_MASK_3 0x543F130

#define mmNIC0_QPC1_GW_MASK_4 0x543F134

#define mmNIC0_QPC1_GW_MASK_5 0x543F138

#define mmNIC0_QPC1_GW_MASK_6 0x543F13C

#define mmNIC0_QPC1_GW_MASK_7 0x543F140

#define mmNIC0_QPC1_GW_MASK_8 0x543F144

#define mmNIC0_QPC1_GW_MASK_9 0x543F148

#define mmNIC0_QPC1_GW_MASK_10 0x543F14C

#define mmNIC0_QPC1_GW_MASK_11 0x543F150

#define mmNIC0_QPC1_GW_MASK_12 0x543F154

#define mmNIC0_QPC1_GW_MASK_13 0x543F158

#define mmNIC0_QPC1_GW_MASK_14 0x543F15C

#define mmNIC0_QPC1_GW_MASK_15 0x543F160

#define mmNIC0_QPC1_GW_MASK_16 0x543F164

#define mmNIC0_QPC1_GW_MASK_17 0x543F168

#define mmNIC0_QPC1_GW_MASK_18 0x543F16C

#define mmNIC0_QPC1_GW_MASK_19 0x543F170

#define mmNIC0_QPC1_GW_MASK_20 0x543F174

#define mmNIC0_QPC1_GW_MASK_21 0x543F178

#define mmNIC0_QPC1_GW_MASK_22 0x543F17C

#define mmNIC0_QPC1_GW_MASK_23 0x543F180

#define mmNIC0_QPC1_GW_MASK_24 0x543F184

#define mmNIC0_QPC1_GW_MASK_25 0x543F188

#define mmNIC0_QPC1_GW_MASK_26 0x543F18C

#define mmNIC0_QPC1_GW_MASK_27 0x543F190

#define mmNIC0_QPC1_GW_MASK_28 0x543F194

#define mmNIC0_QPC1_GW_MASK_29 0x543F198

#define mmNIC0_QPC1_GW_MASK_30 0x543F19C

#define mmNIC0_QPC1_GW_MASK_31 0x543F1A0

#define mmNIC0_QPC1_CC_TIMEOUT 0x543F1B0

#define mmNIC0_QPC1_CC_WINDOW_INC_EN 0x543F1FC

#define mmNIC0_QPC1_CC_TICK_WRAP 0x543F200

#define mmNIC0_QPC1_CC_ROLLBACK 0x543F204

#define mmNIC0_QPC1_CC_MAX_WINDOW_SIZE 0x543F208

#define mmNIC0_QPC1_CC_MIN_WINDOW_SIZE 0x543F20C

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_0 0x543F210

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_1 0x543F214

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_2 0x543F218

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_3 0x543F21C

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_4 0x543F220

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_5 0x543F224

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_6 0x543F228

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_7 0x543F22C

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_8 0x543F230

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_9 0x543F234

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_10 0x543F238

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_11 0x543F23C

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_12 0x543F240

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_13 0x543F244

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_14 0x543F248

#define mmNIC0_QPC1_CC_ALPHA_LINEAR_15 0x543F24C

#define mmNIC0_QPC1_CC_ALPHA_LOG_0 0x543F250

#define mmNIC0_QPC1_CC_ALPHA_LOG_1 0x543F254

#define mmNIC0_QPC1_CC_ALPHA_LOG_2 0x543F258

#define mmNIC0_QPC1_CC_ALPHA_LOG_3 0x543F25C

#define mmNIC0_QPC1_CC_ALPHA_LOG_4 0x543F260

#define mmNIC0_QPC1_CC_ALPHA_LOG_5 0x543F264

#define mmNIC0_QPC1_CC_ALPHA_LOG_6 0x543F268

#define mmNIC0_QPC1_CC_ALPHA_LOG_7 0x543F26C

#define mmNIC0_QPC1_CC_ALPHA_LOG_8 0x543F270

#define mmNIC0_QPC1_CC_ALPHA_LOG_9 0x543F274

#define mmNIC0_QPC1_CC_ALPHA_LOG_10 0x543F278

#define mmNIC0_QPC1_CC_ALPHA_LOG_11 0x543F27C

#define mmNIC0_QPC1_CC_ALPHA_LOG_12 0x543F280

#define mmNIC0_QPC1_CC_ALPHA_LOG_13 0x543F284

#define mmNIC0_QPC1_CC_ALPHA_LOG_14 0x543F288

#define mmNIC0_QPC1_CC_ALPHA_LOG_15 0x543F28C

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_0 0x543F290

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_1 0x543F294

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_2 0x543F298

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_3 0x543F29C

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_4 0x543F2A0

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_5 0x543F2A4

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_6 0x543F2A8

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_7 0x543F2AC

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_8 0x543F2B0

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_9 0x543F2B4

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_10 0x543F2B8

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_11 0x543F2BC

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_12 0x543F2C0

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_13 0x543F2C4

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_14 0x543F2C8

#define mmNIC0_QPC1_CC_ALPHA_LOG_THRESHOLD_15 0x543F2CC

#define mmNIC0_QPC1_CC_WINDOW_INC_0 0x543F2D0

#define mmNIC0_QPC1_CC_WINDOW_INC_1 0x543F2D4

#define mmNIC0_QPC1_CC_WINDOW_INC_2 0x543F2D8

#define mmNIC0_QPC1_CC_WINDOW_INC_3 0x543F2DC

#define mmNIC0_QPC1_CC_WINDOW_INC_4 0x543F2E0

#define mmNIC0_QPC1_CC_WINDOW_INC_5 0x543F2E4

#define mmNIC0_QPC1_CC_WINDOW_INC_6 0x543F2E8

#define mmNIC0_QPC1_CC_WINDOW_INC_7 0x543F2EC

#define mmNIC0_QPC1_CC_WINDOW_INC_8 0x543F2F0

#define mmNIC0_QPC1_CC_WINDOW_INC_9 0x543F2F4

#define mmNIC0_QPC1_CC_WINDOW_INC_10 0x543F2F8

#define mmNIC0_QPC1_CC_WINDOW_INC_11 0x543F2FC

#define mmNIC0_QPC1_CC_WINDOW_INC_12 0x543F300

#define mmNIC0_QPC1_CC_WINDOW_INC_13 0x543F304

#define mmNIC0_QPC1_CC_WINDOW_INC_14 0x543F308

#define mmNIC0_QPC1_CC_WINDOW_INC_15 0x543F30C

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_0 0x543F310

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_1 0x543F314

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_2 0x543F318

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_3 0x543F31C

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_4 0x543F320

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_5 0x543F324

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_6 0x543F328

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_7 0x543F32C

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_8 0x543F330

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_9 0x543F334

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_10 0x543F338

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_11 0x543F33C

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_12 0x543F340

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_13 0x543F344

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_14 0x543F348

#define mmNIC0_QPC1_CC_WINDOW_IN_THRESHOLD_15 0x543F34C

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_0 0x543F360

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_1 0x543F364

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_2 0x543F368

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_3 0x543F36C

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_4 0x543F370

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_5 0x543F374

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_6 0x543F378

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_7 0x543F37C

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_8 0x543F380

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_9 0x543F384

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_10 0x543F388

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_11 0x543F38C

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_12 0x543F390

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_13 0x543F394

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_14 0x543F398

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_15 0x543F39C

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_16 0x543F3A0

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_17 0x543F3A4

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_18 0x543F3A8

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_19 0x543F3AC

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_20 0x543F3B0

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_21 0x543F3B4

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_22 0x543F3B8

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_23 0x543F3BC

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_24 0x543F3C0

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_25 0x543F3C4

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_26 0x543F3C8

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_27 0x543F3CC

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_28 0x543F3D0

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_29 0x543F3D4

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_30 0x543F3D8

#define mmNIC0_QPC1_DB_FIFO_USER_OVRD_31 0x543F3DC

#define mmNIC0_QPC1_DB_FIFO_CFG_0 0x543F3E0

#define mmNIC0_QPC1_DB_FIFO_CFG_1 0x543F3E4

#define mmNIC0_QPC1_DB_FIFO_CFG_2 0x543F3E8

#define mmNIC0_QPC1_DB_FIFO_CFG_3 0x543F3EC

#define mmNIC0_QPC1_DB_FIFO_CFG_4 0x543F3F0

#define mmNIC0_QPC1_DB_FIFO_CFG_5 0x543F3F4

#define mmNIC0_QPC1_DB_FIFO_CFG_6 0x543F3F8

#define mmNIC0_QPC1_DB_FIFO_CFG_7 0x543F3FC

#define mmNIC0_QPC1_DB_FIFO_CFG_8 0x543F400

#define mmNIC0_QPC1_DB_FIFO_CFG_9 0x543F404

#define mmNIC0_QPC1_DB_FIFO_CFG_10 0x543F408

#define mmNIC0_QPC1_DB_FIFO_CFG_11 0x543F40C

#define mmNIC0_QPC1_DB_FIFO_CFG_12 0x543F410

#define mmNIC0_QPC1_DB_FIFO_CFG_13 0x543F414

#define mmNIC0_QPC1_DB_FIFO_CFG_14 0x543F418

#define mmNIC0_QPC1_DB_FIFO_CFG_15 0x543F41C

#define mmNIC0_QPC1_DB_FIFO_CFG_16 0x543F420

#define mmNIC0_QPC1_DB_FIFO_CFG_17 0x543F424

#define mmNIC0_QPC1_DB_FIFO_CFG_18 0x543F428

#define mmNIC0_QPC1_DB_FIFO_CFG_19 0x543F42C

#define mmNIC0_QPC1_DB_FIFO_CFG_20 0x543F430

#define mmNIC0_QPC1_DB_FIFO_CFG_21 0x543F434

#define mmNIC0_QPC1_DB_FIFO_CFG_22 0x543F438

#define mmNIC0_QPC1_DB_FIFO_CFG_23 0x543F43C

#define mmNIC0_QPC1_DB_FIFO_CFG_24 0x543F440

#define mmNIC0_QPC1_DB_FIFO_CFG_25 0x543F444

#define mmNIC0_QPC1_DB_FIFO_CFG_26 0x543F448

#define mmNIC0_QPC1_DB_FIFO_CFG_27 0x543F44C

#define mmNIC0_QPC1_DB_FIFO_CFG_28 0x543F450

#define mmNIC0_QPC1_DB_FIFO_CFG_29 0x543F454

#define mmNIC0_QPC1_DB_FIFO_CFG_30 0x543F458

#define mmNIC0_QPC1_DB_FIFO_CFG_31 0x543F45C

#define mmNIC0_QPC1_SECURED_DB_FIRST32 0x543F460

#define mmNIC0_QPC1_SECURED_DB_SECOND32 0x543F464

#define mmNIC0_QPC1_SECURED_DB_THIRD32 0x543F468

#define mmNIC0_QPC1_SECURED_DB_FOURTH32 0x543F46C

#define mmNIC0_QPC1_PRIVILEGE_DB_FIRST32 0x543F470

#define mmNIC0_QPC1_PRIVILEGE_DB_SECOND32 0x543F474

#define mmNIC0_QPC1_PRIVILEGE_DB_THIRD32 0x543F478

#define mmNIC0_QPC1_PRIVILEGE_DB_FOURTH32 0x543F47C

#define mmNIC0_QPC1_DBG_INDICATION 0x543F480

#define mmNIC0_QPC1_WTD_WC_FSM 0x543F484

#define mmNIC0_QPC1_WTD_SLICE_FSM 0x543F488

#define mmNIC0_QPC1_REQ_TX_EMPTY_CNT 0x543F48C

#define mmNIC0_QPC1_RES_TX_EMPTY_CNT 0x543F490

#define mmNIC0_QPC1_NUM_ROLLBACKS 0x543F494

#define mmNIC0_QPC1_LAST_QP_ROLLED_BACK 0x543F498

#define mmNIC0_QPC1_NUM_TIMEOUTS 0x543F49C

#define mmNIC0_QPC1_LAST_QP_TIMED_OUT 0x543F4A0

#define mmNIC0_QPC1_WTD_SLICE_FSM_HI 0x543F4A4

#define mmNIC0_QPC1_INTERRUPT_BASE_0 0x543F4B0

#define mmNIC0_QPC1_INTERRUPT_BASE_1 0x543F4B4

#define mmNIC0_QPC1_INTERRUPT_BASE_2 0x543F4B8

#define mmNIC0_QPC1_INTERRUPT_BASE_3 0x543F4BC

#define mmNIC0_QPC1_INTERRUPT_BASE_4 0x543F4C0

#define mmNIC0_QPC1_INTERRUPT_BASE_5 0x543F4C4

#define mmNIC0_QPC1_INTERRUPT_BASE_6 0x543F4C8

#define mmNIC0_QPC1_INTERRUPT_BASE_7 0x543F4CC

#define mmNIC0_QPC1_INTERRUPT_BASE_8 0x543F4D0

#define mmNIC0_QPC1_INTERRUPT_BASE_9 0x543F4D4

#define mmNIC0_QPC1_INTERRUPT_BASE_10 0x543F4D8

#define mmNIC0_QPC1_INTERRUPT_DATA_0 0x543F4DC

#define mmNIC0_QPC1_INTERRUPT_DATA_1 0x543F4E0

#define mmNIC0_QPC1_INTERRUPT_DATA_2 0x543F4E4

#define mmNIC0_QPC1_INTERRUPT_DATA_3 0x543F4E8

#define mmNIC0_QPC1_INTERRUPT_DATA_4 0x543F4EC

#define mmNIC0_QPC1_INTERRUPT_DATA_5 0x543F4F0

#define mmNIC0_QPC1_INTERRUPT_DATA_6 0x543F4F4

#define mmNIC0_QPC1_INTERRUPT_DATA_7 0x543F4F8

#define mmNIC0_QPC1_INTERRUPT_DATA_8 0x543F4FC

#define mmNIC0_QPC1_INTERRUPT_DATA_9 0x543F500

#define mmNIC0_QPC1_INTERRUPT_DATA_10 0x543F504

#define mmNIC0_QPC1_DBG_COUNT_SELECT_0 0x543F600

#define mmNIC0_QPC1_DBG_COUNT_SELECT_1 0x543F604

#define mmNIC0_QPC1_DBG_COUNT_SELECT_2 0x543F608

#define mmNIC0_QPC1_DBG_COUNT_SELECT_3 0x543F60C

#define mmNIC0_QPC1_DBG_COUNT_SELECT_4 0x543F610

#define mmNIC0_QPC1_DBG_COUNT_SELECT_5 0x543F614

#define mmNIC0_QPC1_DBG_COUNT_SELECT_6 0x543F618

#define mmNIC0_QPC1_DBG_COUNT_SELECT_7 0x543F61C

#define mmNIC0_QPC1_DBG_COUNT_SELECT_8 0x543F620

#define mmNIC0_QPC1_DBG_COUNT_SELECT_9 0x543F624

#define mmNIC0_QPC1_DBG_COUNT_SELECT_10 0x543F628

#define mmNIC0_QPC1_DBG_COUNT_SELECT_11 0x543F62C

#define mmNIC0_QPC1_DOORBELL_SECURITY 0x543F648

#define mmNIC0_QPC1_DBG_CFG 0x543F64C

#define mmNIC0_QPC1_RES_RING0_PI 0x543F650

#define mmNIC0_QPC1_RES_RING0_CI 0x543F654

#define mmNIC0_QPC1_RES_RING0_CFG 0x543F658

#define mmNIC0_QPC1_RES_RING1_PI 0x543F65C

#define mmNIC0_QPC1_RES_RING1_CI 0x543F660

#define mmNIC0_QPC1_RES_RING1_CFG 0x543F664

#define mmNIC0_QPC1_RES_RING2_PI 0x543F668

#define mmNIC0_QPC1_RES_RING2_CI 0x543F66C

#define mmNIC0_QPC1_RES_RING2_CFG 0x543F670

#define mmNIC0_QPC1_RES_RING3_PI 0x543F674

#define mmNIC0_QPC1_RES_RING3_CI 0x543F678

#define mmNIC0_QPC1_RES_RING3_CFG 0x543F67C

#define mmNIC0_QPC1_REQ_RING0_CI 0x543F680

#define mmNIC0_QPC1_REQ_RING1_CI 0x543F684

#define mmNIC0_QPC1_REQ_RING2_CI 0x543F688

#define mmNIC0_QPC1_REQ_RING3_CI 0x543F68C

#define mmNIC0_QPC1_INTERRUPT_CAUSE 0x543F690

#define mmNIC0_QPC1_INTERRUPT_MASK 0x543F694

#define mmNIC0_QPC1_INTERRUPT_CLR 0x543F698

#define mmNIC0_QPC1_INTERRUPT_EN 0x543F69C

#define mmNIC0_QPC1_INTERRUPT_CFG 0x543F6F0

#define mmNIC0_QPC1_INTERRUPT_RESP_ERR_CAUSE 0x543F6F4

#define mmNIC0_QPC1_INTERRUPT_RESP_ERR_MASK 0x543F6F8

#define mmNIC0_QPC1_INTERRUPR_RESP_ERR_CLR 0x543F700

#define mmNIC0_QPC1_TMR_GW_VALID 0x543F704

#define mmNIC0_QPC1_TMR_GW_DATA0 0x543F708

#define mmNIC0_QPC1_TMR_GW_DATA1 0x543F70C

#define mmNIC0_QPC1_RNR_RETRY_COUNT_EN 0x543F710

#define mmNIC0_QPC1_EVENT_QUE_BASE_ADDR_63_32 0x543F830

#define mmNIC0_QPC1_EVENT_QUE_BASE_ADDR_31_7 0x543F834

#define mmNIC0_QPC1_EVENT_QUE_LOG_SIZE 0x543F838

#define mmNIC0_QPC1_EVENT_QUE_WRITE_INDEX 0x543F83C

#define mmNIC0_QPC1_EVENT_QUE_PRODUCER_INDEX 0x543F840

#define mmNIC0_QPC1_EVENT_QUE_PI_ADDR_63_32 0x543F844

#define mmNIC0_QPC1_EVENT_QUE_PI_ADDR_31_7 0x543F848

#define mmNIC0_QPC1_EVENT_QUE_CONSUMER_INDEX_CB 0x543F84C

#define mmNIC0_QPC1_EVENT_QUE_CFG 0x543F850

#define mmNIC0_QPC1_LBW_PROT 0x543F858

#define mmNIC0_QPC1_MEM_WRITE_INIT 0x543F85C

#define mmNIC0_QPC1_QMAN_DOORBELL 0x543F8E8

#define mmNIC0_QPC1_QMAN_DOORBELL_QPN 0x543F8EC

#define mmNIC0_QPC1_SECURED_CQ_NUMBER 0x543F8F0

#define mmNIC0_QPC1_SECURED_CQ_CONSUMER_INDEX 0x543F8F4

#define mmNIC0_QPC1_PRIVILEGE_CQ_NUMBER 0x543F8F8

#define mmNIC0_QPC1_PRIVILEGE_CQ_CONSUMER_INDEX 0x543F8FC

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_63_32_0 0x543F900

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_63_32_1 0x543F904

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_63_32_2 0x543F908

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_63_32_3 0x543F90C

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_31_0_0 0x543F910

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_31_0_1 0x543F914

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_31_0_2 0x543F918

#define mmNIC0_QPC1_TX_WQ_BASE_ADDR_31_0_3 0x543F91C

#define mmNIC0_QPC1_LOG_MAX_TX_WQ_SIZE_0 0x543F920

#define mmNIC0_QPC1_LOG_MAX_TX_WQ_SIZE_1 0x543F924

#define mmNIC0_QPC1_LOG_MAX_TX_WQ_SIZE_2 0x543F928

#define mmNIC0_QPC1_LOG_MAX_TX_WQ_SIZE_3 0x543F92C

#define mmNIC0_QPC1_MMU_BYPASS_TX_WQ_0 0x543F930

#define mmNIC0_QPC1_MMU_BYPASS_TX_WQ_1 0x543F934

#define mmNIC0_QPC1_MMU_BYPASS_TX_WQ_2 0x543F938

#define mmNIC0_QPC1_MMU_BYPASS_TX_WQ_3 0x543F93C

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_63_32_0 0x543F940

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_63_32_1 0x543F944

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_63_32_2 0x543F948

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_63_32_3 0x543F94C

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_31_0_0 0x543F950

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_31_0_1 0x543F954

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_31_0_2 0x543F958

#define mmNIC0_QPC1_RX_WQ_BASE_ADDR_31_0_3 0x543F95C

#define mmNIC0_QPC1_LOG_MAX_RX_WQ_SIZE_0 0x543F960

#define mmNIC0_QPC1_LOG_MAX_RX_WQ_SIZE_1 0x543F964

#define mmNIC0_QPC1_LOG_MAX_RX_WQ_SIZE_2 0x543F968

#define mmNIC0_QPC1_LOG_MAX_RX_WQ_SIZE_3 0x543F96C

#define mmNIC0_QPC1_MMU_BYPASS_RX_WQ_0 0x543F970

#define mmNIC0_QPC1_MMU_BYPASS_RX_WQ_1 0x543F974

#define mmNIC0_QPC1_MMU_BYPASS_RX_WQ_2 0x543F978

#define mmNIC0_QPC1_MMU_BYPASS_RX_WQ_3 0x543F97C

#define mmNIC0_QPC1_WQE_MEM_WRITE_AXI_PROT 0x543F980

#define mmNIC0_QPC1_WQ_UPPER_THRESHOLD 0x543F984

#define mmNIC0_QPC1_WQ_LOWER_THRESHOLD 0x543F988

#define mmNIC0_QPC1_WQ_BP_2ARC_ADDR 0x543F98C

#define mmNIC0_QPC1_WQ_BP_2QMAN_ADDR 0x543F990

#define mmNIC0_QPC1_WTD_CONFIG 0x543F994

#define mmNIC0_QPC1_REQTX_ERR_FIFO_PUSH_63_32 0x543F998

#define mmNIC0_QPC1_REQTX_ERR_FIFO_PUSH_31_0 0x543F99C

#define mmNIC0_QPC1_REQTX_ERR_QP_STATE_63_32 0x543F9A0

#define mmNIC0_QPC1_REQTX_ERR_QP_STATE_31_0 0x543F9A4

#define mmNIC0_QPC1_EVENT_QUE_CONSUMER_INDEX 0x543F9A8

#define mmNIC0_QPC1_ARM_CQ_NUM 0x543F9AC

#define mmNIC0_QPC1_ARM_CQ_INDEX 0x543F9B0

#define mmNIC0_QPC1_QPC_CLOCK_GATE 0x543F9B4

#define mmNIC0_QPC1_QPC_CLOCK_GATE_DIS 0x543F9B8

#define mmNIC0_QPC1_CONG_QUE_BASE_ADDR_63_32 0x543F9BC

#define mmNIC0_QPC1_CONG_QUE_BASE_ADDR_31_7 0x543F9C0

#define mmNIC0_QPC1_CONG_QUE_LOG_SIZE 0x543F9C4

#define mmNIC0_QPC1_CONG_QUE_WRITE_INDEX 0x543F9C8

#define mmNIC0_QPC1_CONG_QUE_PRODUCER_INDEX 0x543F9CC

#define mmNIC0_QPC1_CONG_QUE_PI_ADDR_63_32 0x543F9D0

#define mmNIC0_QPC1_CONG_QUE_PI_ADDR_31_7 0x543F9D4

#define mmNIC0_QPC1_CONG_QUE_CONSUMER_INDEX_CB 0x543F9D8

#define mmNIC0_QPC1_CONG_QUE_CFG 0x543F9DC

#define mmNIC0_QPC1_CONG_QUE_CONSUMER_INDEX 0x543F9E0

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_0 0x543FA00

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_1 0x543FA04

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_2 0x543FA08

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_3 0x543FA0C

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_4 0x543FA10

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_5 0x543FA14

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_6 0x543FA18

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_7 0x543FA1C

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_8 0x543FA20

#define mmNIC0_QPC1_LINEAR_WQE_STATIC_9 0x543FA24

#define mmNIC0_QPC1_LINEAR_WQE_DYNAMIC_0 0x543FA40

#define mmNIC0_QPC1_LINEAR_WQE_DYNAMIC_1 0x543FA44

#define mmNIC0_QPC1_LINEAR_WQE_DYNAMIC_2 0x543FA48

#define mmNIC0_QPC1_LINEAR_WQE_DYNAMIC_3 0x543FA4C

#define mmNIC0_QPC1_LINEAR_WQE_DYNAMIC_4 0x543FA50

#define mmNIC0_QPC1_LINEAR_WQE_DYNAMIC_5 0x543FA54

#define mmNIC0_QPC1_LINEAR_WQE_QPN 0x543FA58

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_0 0x543FA80

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_1 0x543FA84

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_2 0x543FA88

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_3 0x543FA8C

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_4 0x543FA90

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_5 0x543FA94

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_6 0x543FA98

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_7 0x543FA9C

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_8 0x543FAA0

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_9 0x543FAA4

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_10 0x543FAA8

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_11 0x543FAAC

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_12 0x543FAB0

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_13 0x543FAB4

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_14 0x543FAB8

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_15 0x543FABC

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_16 0x543FAC0

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_STATIC_17 0x543FAC4

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_DYNAMIC_0 0x543FAE0

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_DYNAMIC_1 0x543FAE4

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_DYNAMIC_2 0x543FAE8

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_DYNAMIC_3 0x543FAEC

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_DYNAMIC_4 0x543FAF0

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_DYNAMIC_5 0x543FAF4

#define mmNIC0_QPC1_MULTI_STRIDE_WQE_QPN 0x543FAF8

#endif /* ASIC_REG_NIC0_QPC1_REGS_H_ */
