<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>axi_lite_block_ram.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="axi_lite_block_ram.v"></a><a name="Topic23"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">axi_lite_block_ram.v</div>
</div>

<a name="Authors"></a><a name="Topic24"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic25"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic26"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2024/03/07"></a><a name="Topic27"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2024/03/07</div>
</div>

<a name="Information"></a><a name="Topic28"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic29"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>axi lite block ram</p></div>
</div>

<a name="License_MIT"></a><a name="Topic30"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2024 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="axi_lite_block_ram"></a><a name="Topic31"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">axi_lite_block_ram</div>
 <div id="NDPrototype31" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/6/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/6/2"><span class="SHKeyword">module</span> axi_lite_block_ram #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">DEPTH</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">512</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">RAM_TYPE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHString">&quot;block&quot;</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">HEX_FILE</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHString">&quot;&quot;</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="5/6/6/7" data-NarrowGridArea="7/1/8/6" style="grid-area:5/6/6/7">) ( <span class="SHKeyword">input</span> aclk, <span class="SHKeyword">input</span> arstn, <span class="SHKeyword">input</span> s_axi_awvalid, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_awaddr, <span class="SHKeyword">input</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_awprot, <span class="SHKeyword">output</span> s_axi_awready, <span class="SHKeyword">input</span> s_axi_wvalid, <span class="SHKeyword">input</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] s_axi_wdata, <span class="SHKeyword">input</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] s_axi_wstrb, <span class="SHKeyword">output</span> s_axi_wready, <span class="SHKeyword">output</span> s_axi_bvalid, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_bresp, <span class="SHKeyword">input</span> s_axi_bready, <span class="SHKeyword">input</span> s_axi_arvalid, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_araddr, <span class="SHKeyword">input</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_arprot, <span class="SHKeyword">output</span> s_axi_arready, <span class="SHKeyword">output</span> s_axi_rvalid, <span class="SHKeyword">output</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] s_axi_rdata, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_rresp, <span class="SHKeyword">input</span> s_axi_rready )</div></div></div></div>
 <div class="CBody"><p>axi lite block ram</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the axi address bus in bits.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Bus width for data paths in bytes.</p></td></tr><tr><td class="CDLEntry">DEPTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Depth of the RAM in terms of data width words.</p></td></tr><tr><td class="CDLEntry">RAM_TYPE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Used to set the ram_style atribute.</p></td></tr><tr><td class="CDLEntry">HEX_FILE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Hex file to write to RAM.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">arstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">s_axi_awvalid</td><td class="CDLDefinition"><p>Axi Lite aw valid</p></td></tr><tr><td class="CDLEntry">s_axi_awaddr</td><td class="CDLDefinition"><p>Axi Lite aw addr</p></td></tr><tr><td class="CDLEntry">s_axi_awprot</td><td class="CDLDefinition"><p>Axi Lite aw prot</p></td></tr><tr><td class="CDLEntry">s_axi_awready</td><td class="CDLDefinition"><p>Axi Lite aw ready</p></td></tr><tr><td class="CDLEntry">s_axi_wvalid</td><td class="CDLDefinition"><p>Axi Lite w valid</p></td></tr><tr><td class="CDLEntry">s_axi_wdata</td><td class="CDLDefinition"><p>Axi Lite w data</p></td></tr><tr><td class="CDLEntry">s_axi_wstrb</td><td class="CDLDefinition"><p>Axi Lite w strb</p></td></tr><tr><td class="CDLEntry">s_axi_wready</td><td class="CDLDefinition"><p>Axi Lite w ready</p></td></tr><tr><td class="CDLEntry">s_axi_bvalid</td><td class="CDLDefinition"><p>Axi Lite b valid</p></td></tr><tr><td class="CDLEntry">s_axi_bresp</td><td class="CDLDefinition"><p>Axi Lite b resp</p></td></tr><tr><td class="CDLEntry">s_axi_bready</td><td class="CDLDefinition"><p>Axi Lite b ready</p></td></tr><tr><td class="CDLEntry">s_axi_arvalid</td><td class="CDLDefinition"><p>Axi Lite ar valid</p></td></tr><tr><td class="CDLEntry">s_axi_araddr</td><td class="CDLDefinition"><p>Axi Lite ar addr</p></td></tr><tr><td class="CDLEntry">s_axi_arprot</td><td class="CDLDefinition"><p>Axi Lite ar prot</p></td></tr><tr><td class="CDLEntry">s_axi_arready</td><td class="CDLDefinition"><p>Axi Lite ar ready</p></td></tr><tr><td class="CDLEntry">s_axi_rvalid</td><td class="CDLDefinition"><p>Axi Lite r valid</p></td></tr><tr><td class="CDLEntry">s_axi_rdata</td><td class="CDLDefinition"><p>Axi Lite r data</p></td></tr><tr><td class="CDLEntry">s_axi_rresp</td><td class="CDLDefinition"><p>Axi Lite r resp</p></td></tr><tr><td class="CDLEntry">s_axi_rready</td><td class="CDLDefinition"><p>Axi Lite r ready</p></td></tr></table></div>
</div>

<a name="axi_lite_block_ram.up_rreq"></a><a name="Topic32"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rreq</div>
 <div id="NDPrototype32" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_rreq</div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="axi_lite_block_ram.up_rack"></a><a name="Topic33"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rack</div>
 <div id="NDPrototype33" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> up_rack</div></div>
 <div class="CBody"><p>uP read bus acknowledge</p></div>
</div>

<a name="axi_lite_block_ram.up_raddr"></a><a name="Topic34"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_raddr</div>
 <div id="NDPrototype34" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-<span class="SHNumber">3</span>:<span class="SHNumber">0</span>] up_raddr</div></div>
 <div class="CBody"><p>uP read bus address</p></div>
</div>

<a name="axi_lite_block_ram.up_rdata"></a><a name="Topic35"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rdata</div>
 <div id="NDPrototype35" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH*<span class="SHNumber">4</span></div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_rdata</div></div></div></div>
 <div class="CBody"><p>uP read bus request</p></div>
</div>

<a name="axi_lite_block_ram.up_wreq"></a><a name="Topic36"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wreq</div>
 <div id="NDPrototype36" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> up_wreq</div></div>
 <div class="CBody"><p>uP write bus request</p></div>
</div>

<a name="axi_lite_block_ram.up_wack"></a><a name="Topic37"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wack</div>
 <div id="NDPrototype37" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> up_wack</div></div>
 <div class="CBody"><p>uP write bus acknowledge</p></div>
</div>

<a name="axi_lite_block_ram.up_waddr"></a><a name="Topic38"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_waddr</div>
 <div id="NDPrototype38" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">wire</span> [ADDRESS_WIDTH-<span class="SHNumber">3</span>:<span class="SHNumber">0</span>] up_waddr</div></div>
 <div class="CBody"><p>uP write bus address</p></div>
</div>

<a name="axi_lite_block_ram.up_wdata"></a><a name="Topic39"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wdata</div>
 <div id="NDPrototype39" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2"><span class="SHKeyword">wire</span> [(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BUS_WIDTH*<span class="SHNumber">4</span></div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_wdata</div></div></div></div>
 <div class="CBody"><p>uP write bus data</p></div>
</div>

<a name="axi_lite_block_ram.Instantianted_Modules"></a><a name="Topic40"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantianted Modules</div>
</div>

<a name="inst_up_axi"></a><a name="Topic41"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_up_axi</div>
 <div id="NDPrototype41" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/28/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/28/2">up_axi inst_up_axi (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">up_rstn&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">(</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">arstn),</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PType" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">up_clk&nbsp;</div><div class="PSymbols" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">(</div><div class="PName InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6">aclk),</div><div class="PSymbols" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6">up_axi_awvalid(s_axi_awvalid),</div><div class="PSymbols" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6">up_axi_awaddr(s_axi_awaddr),</div><div class="PSymbols" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6">up_axi_awready(s_axi_awready),</div><div class="PSymbols" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6">up_axi_wvalid(s_axi_wvalid),</div><div class="PSymbols" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6">up_axi_wdata(s_axi_wdata),</div><div class="PSymbols" data-WideGridArea="8/4/9/5" data-NarrowGridArea="9/3/10/4" style="grid-area:8/4/9/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/5/9/6" data-NarrowGridArea="9/4/10/5" style="grid-area:8/5/9/6">up_axi_wstrb(s_axi_wstrb),</div><div class="PSymbols" data-WideGridArea="9/4/10/5" data-NarrowGridArea="10/3/11/4" style="grid-area:9/4/10/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/5/10/6" data-NarrowGridArea="10/4/11/5" style="grid-area:9/5/10/6">up_axi_wready(s_axi_wready),</div><div class="PSymbols" data-WideGridArea="10/4/11/5" data-NarrowGridArea="11/3/12/4" style="grid-area:10/4/11/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/5/11/6" data-NarrowGridArea="11/4/12/5" style="grid-area:10/5/11/6">up_axi_bvalid(s_axi_bvalid),</div><div class="PSymbols" data-WideGridArea="11/4/12/5" data-NarrowGridArea="12/3/13/4" style="grid-area:11/4/12/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="11/5/12/6" data-NarrowGridArea="12/4/13/5" style="grid-area:11/5/12/6">up_axi_bresp(s_axi_bresp),</div><div class="PSymbols" data-WideGridArea="12/4/13/5" data-NarrowGridArea="13/3/14/4" style="grid-area:12/4/13/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="12/5/13/6" data-NarrowGridArea="13/4/14/5" style="grid-area:12/5/13/6">up_axi_bready(s_axi_bready),</div><div class="PSymbols" data-WideGridArea="13/4/14/5" data-NarrowGridArea="14/3/15/4" style="grid-area:13/4/14/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="13/5/14/6" data-NarrowGridArea="14/4/15/5" style="grid-area:13/5/14/6">up_axi_arvalid(s_axi_arvalid),</div><div class="PSymbols" data-WideGridArea="14/4/15/5" data-NarrowGridArea="15/3/16/4" style="grid-area:14/4/15/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="14/5/15/6" data-NarrowGridArea="15/4/16/5" style="grid-area:14/5/15/6">up_axi_araddr(s_axi_araddr),</div><div class="PSymbols" data-WideGridArea="15/4/16/5" data-NarrowGridArea="16/3/17/4" style="grid-area:15/4/16/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="15/5/16/6" data-NarrowGridArea="16/4/17/5" style="grid-area:15/5/16/6">up_axi_arready(s_axi_arready),</div><div class="PSymbols" data-WideGridArea="16/4/17/5" data-NarrowGridArea="17/3/18/4" style="grid-area:16/4/17/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="16/5/17/6" data-NarrowGridArea="17/4/18/5" style="grid-area:16/5/17/6">up_axi_rvalid(s_axi_rvalid),</div><div class="PSymbols" data-WideGridArea="17/4/18/5" data-NarrowGridArea="18/3/19/4" style="grid-area:17/4/18/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="17/5/18/6" data-NarrowGridArea="18/4/19/5" style="grid-area:17/5/18/6">up_axi_rresp(s_axi_rresp),</div><div class="PSymbols" data-WideGridArea="18/4/19/5" data-NarrowGridArea="19/3/20/4" style="grid-area:18/4/19/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="18/5/19/6" data-NarrowGridArea="19/4/20/5" style="grid-area:18/5/19/6">up_axi_rdata(s_axi_rdata),</div><div class="PSymbols" data-WideGridArea="19/4/20/5" data-NarrowGridArea="20/3/21/4" style="grid-area:19/4/20/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="19/5/20/6" data-NarrowGridArea="20/4/21/5" style="grid-area:19/5/20/6">up_axi_rready(s_axi_rready),</div><div class="PSymbols" data-WideGridArea="20/4/21/5" data-NarrowGridArea="21/3/22/4" style="grid-area:20/4/21/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="20/5/21/6" data-NarrowGridArea="21/4/22/5" style="grid-area:20/5/21/6">up_wreq(up_wreq),</div><div class="PSymbols" data-WideGridArea="21/4/22/5" data-NarrowGridArea="22/3/23/4" style="grid-area:21/4/22/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="21/5/22/6" data-NarrowGridArea="22/4/23/5" style="grid-area:21/5/22/6">up_waddr(up_waddr),</div><div class="PSymbols" data-WideGridArea="22/4/23/5" data-NarrowGridArea="23/3/24/4" style="grid-area:22/4/23/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="22/5/23/6" data-NarrowGridArea="23/4/24/5" style="grid-area:22/5/23/6">up_wdata(up_wdata),</div><div class="PSymbols" data-WideGridArea="23/4/24/5" data-NarrowGridArea="24/3/25/4" style="grid-area:23/4/24/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="23/5/24/6" data-NarrowGridArea="24/4/25/5" style="grid-area:23/5/24/6">up_wack(up_wack),</div><div class="PSymbols" data-WideGridArea="24/4/25/5" data-NarrowGridArea="25/3/26/4" style="grid-area:24/4/25/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="24/5/25/6" data-NarrowGridArea="25/4/26/5" style="grid-area:24/5/25/6">up_rreq(up_rreq),</div><div class="PSymbols" data-WideGridArea="25/4/26/5" data-NarrowGridArea="26/3/27/4" style="grid-area:25/4/26/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="25/5/26/6" data-NarrowGridArea="26/4/27/5" style="grid-area:25/5/26/6">up_raddr(up_raddr),</div><div class="PSymbols" data-WideGridArea="26/4/27/5" data-NarrowGridArea="27/3/28/4" style="grid-area:26/4/27/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="26/5/27/6" data-NarrowGridArea="27/4/28/5" style="grid-area:26/5/27/6">up_rdata(up_rdata),</div><div class="PSymbols" data-WideGridArea="27/4/28/5" data-NarrowGridArea="28/3/29/4" style="grid-area:27/4/28/5">.</div><div class="PName InLastParameterColumn" data-WideGridArea="27/5/28/6" data-NarrowGridArea="28/4/29/5" style="grid-area:27/5/28/6">up_rack(up_rack)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="27/6/28/7" data-NarrowGridArea="29/1/30/6" style="grid-area:27/6/28/7">)</div></div></div></div>
 <div class="CBody"><p>Module instance of up_axi for the AXI Lite bus to the uP bus.</p></div>
</div>

<a name="inst_dc_block_ram"></a><a name="Topic42"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_dc_block_ram</div>
 <div id="NDPrototype42" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/6/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/6/2">dc_block_ram #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">RAM_DEPTH(DEPTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BYTE_WIDTH(BUS_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">ADDR_WIDTH(ADDRESS_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">HEX_FILE(HEX_FILE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">RAM_TYPE(RAM_TYPE)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="5/4/6/5" data-NarrowGridArea="7/1/8/4" style="grid-area:5/4/6/5">) inst_dc_block_ram ( .rd_clk(aclk), .rd_rstn(arstn), .rd_en(up_rreq), .rd_data(up_rdata), .rd_addr(up_raddr), .wr_clk(aclk), .wr_rstn(arstn), .wr_en(up_wreq), .wr_ben({BUS_WIDTH{up_wreq}}), .wr_data(up_wdata), .wr_addr(up_waddr) )</div></div></div></div>
 <div class="CBody"><p>Module instance of dc_block_ram that connects to the uP BUS directly.</p></div>
</div>

</body></html>