

Verilog Source

![1544638599762](C:\Users\SET253-17U.HCCMAIN\Documents\GitHub\ENES246\17DataCircuitManualMultiply\rtlMultiply\1544638599762.png)

RTL Schematic

![1544638503457](C:\Users\SET253-17U.HCCMAIN\Documents\GitHub\ENES246\17DataCircuitManualMultiply\rtlMultiply\1544638503457.png)

Synthesis Schematic

![1544638844675](C:\Users\SET253-17U.HCCMAIN\Documents\GitHub\ENES246\17DataCircuitManualMultiply\rtlMultiply\1544638844675.png)

Utilization Summary

![1544639313670](C:\Users\SET253-17U.HCCMAIN\Documents\GitHub\ENES246\17DataCircuitManualMultiply\rtlMultiply\1544639313670.png)

Manual Testing

â€‹		Can see a pattern of when ask to multiply by 2,4,8,16 ... just shifts the other number



