Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: segdisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "segdisplay.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "segdisplay"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : segdisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../HDL/computer/rom/test"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/HDL/computer/rom/test/test_rom.v" into library work
Parsing module <test_rom>.
Analyzing Verilog file "/home/ise/HDL/computer/segdisplay.v" into library work
Parsing verilog file "/home/ise/HDL/computer/hCPU.v" included at line 3.
Parsing verilog file "/home/ise/HDL/computer/../combinational-logic/hALU.v" included at line 4.
Parsing module <hALU>.
Parsing verilog file "/home/ise/HDL/computer/../sequential-logic/hPC.v" included at line 5.
Parsing module <hPC>.
Parsing module <hJmpCheck>.
Parsing module <hCPU>.
Parsing verilog file "/home/ise/HDL/computer/./io/segcom.v" included at line 4.
Parsing module <segcom>.
Parsing module <hClockDivider>.
Parsing module <segdisplay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <segdisplay>.

Elaborating module <hClockDivider>.

Elaborating module <test_rom>.
WARNING:HDLCompiler:1499 - "/home/ise/HDL/computer/rom/test/test_rom.v" Line 39: Empty module <test_rom> remains a black box.

Elaborating module <hCPU>.

Elaborating module <hALU>.

Elaborating module <hJmpCheck>.
"/home/ise/HDL/computer/hCPU.v" Line 159. $write hCPU::instruction 0;reset 0;pc_next 0\n

Elaborating module <hPC>.
"/home/ise/HDL/computer/../sequential-logic/hPC.v" Line 47. $write hPC::h_reg 0 reg_next 0\n
WARNING:HDLCompiler:1127 - "/home/ise/HDL/computer/segdisplay.v" Line 80: Assignment to addressM ignored, since the identifier is never used
"/home/ise/HDL/computer/segdisplay.v" Line 85. $write segdisplay::memory 0x0\n
"/home/ise/HDL/computer/segdisplay.v" Line 86. $write segdisplay::pc_temp 0\n
"/home/ise/HDL/computer/segdisplay.v" Line 87. $write segdisplay::segdata0 0x0\n
"/home/ise/HDL/computer/segdisplay.v" Line 88. $write segdisplay::delay_clock 0x0\n

Elaborating module <segcom>.
"/home/ise/HDL/computer/segdisplay.v" Line 120. $write segdisplay::segcounter 0\n

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <segdisplay>.
    Related source file is "/home/ise/HDL/computer/segdisplay.v".
INFO:Xst:3210 - "/home/ise/HDL/computer/segdisplay.v" line 74: Output port <addressM> of the instance <hcpu> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <segcounter>.
    Found 8-bit register for signal <sel>.
    Found 8-bit register for signal <data>.
    Found 16-bit register for signal <memory>.
    Found 10-bit adder for signal <segcounter[9]_GND_1_o_add_6_OUT> created at line 98.
    Found 4x8-bit Read Only RAM for signal <segcounter[9]_PWR_1_o_wide_mux_7_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <segcounter[9]_segdata3[7]_wide_mux_8_OUT> created at line 99.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <segdisplay> synthesized.

Synthesizing Unit <hClockDivider>.
    Related source file is "/home/ise/HDL/computer/segdisplay.v".
    Found 24-bit register for signal <counter>.
    Found 24-bit adder for signal <counter[23]_GND_2_o_add_1_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <hClockDivider> synthesized.

Synthesizing Unit <hCPU>.
    Related source file is "/home/ise/HDL/computer/hCPU.v".
    Found 16-bit register for signal <reg_d>.
    Found 16-bit register for signal <reg_a>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <hCPU> synthesized.

Synthesizing Unit <hALU>.
    Related source file is "/home/ise/HDL/combinational-logic/hALU.v".
    Found 16-bit adder for signal <x[15]_y[15]_add_12_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
Unit <hALU> synthesized.

Synthesizing Unit <hJmpCheck>.
    Related source file is "/home/ise/HDL/computer/hCPU.v".
    Found 16-bit 8-to-1 multiplexer for signal <jump[2]_reg_a_next[15]_wide_mux_17_OUT> created at line 48.
    Found 1-bit 8-to-1 multiplexer for signal <jump[2]_PWR_6_o_Mux_18_o> created at line 48.
    Found 1-bit 8-to-1 multiplexer for signal <jump[2]_GND_6_o_Mux_19_o> created at line 48.
    Summary:
	inferred  12 Multiplexer(s).
Unit <hJmpCheck> synthesized.

Synthesizing Unit <hPC>.
    Related source file is "/home/ise/HDL/sequential-logic/hPC.v".
    Found 16-bit register for signal <h_reg>.
    Found 16-bit adder for signal <h_reg[15]_GND_7_o_add_4_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <hPC> synthesized.

Synthesizing Unit <segcom>.
    Related source file is "/home/ise/HDL/computer/io/segcom.v".
    Found 16x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <segcom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port Read Only RAM                    : 4
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 16-bit adder                                          : 2
 24-bit adder                                          : 1
# Registers                                            : 8
 10-bit register                                       : 1
 16-bit register                                       : 4
 24-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 8-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../HDL/computer/rom/test/test_rom.ngc>.
Loading core <test_rom> for timing and area information for instance <hrom>.

Synthesizing (advanced) Unit <hClockDivider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <hClockDivider> synthesized (advanced).

Synthesizing (advanced) Unit <hPC>.
The following registers are absorbed into counter <h_reg>: 1 register on signal <h_reg>.
Unit <hPC> synthesized (advanced).

Synthesizing (advanced) Unit <segcom>.
INFO:Xst:3231 - The small RAM <Mram_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <segcom> synthesized (advanced).

Synthesizing (advanced) Unit <segdisplay>.
The following registers are absorbed into counter <segcounter>: 1 register on signal <segcounter>.
INFO:Xst:3231 - The small RAM <Mram_segcounter[9]_PWR_1_o_wide_mux_7_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <segcounter>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <segdisplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port distributed Read Only RAM        : 4
 4x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 16
 16-bit 8-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch sel_temp_7 hinder the constant cleaning in the block segdisplay.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sel_temp_6 hinder the constant cleaning in the block segdisplay.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sel_temp_5 hinder the constant cleaning in the block segdisplay.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch sel_temp_4 hinder the constant cleaning in the block segdisplay.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch data_temp_7 hinder the constant cleaning in the block segdisplay.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <sel_temp_4> in Unit <segdisplay> is equivalent to the following 4 FFs/Latches, which will be removed : <sel_temp_5> <sel_temp_6> <sel_temp_7> <data_temp_7> 

Optimizing unit <segdisplay> ...

Optimizing unit <hCPU> ...

Optimizing unit <hALU> ...

Optimizing unit <hJmpCheck> ...
INFO:Xst:2261 - The FF/Latch <segcounter_0> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_0> 
INFO:Xst:2261 - The FF/Latch <segcounter_1> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_1> 
INFO:Xst:2261 - The FF/Latch <segcounter_2> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_2> 
INFO:Xst:2261 - The FF/Latch <segcounter_3> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_3> 
INFO:Xst:2261 - The FF/Latch <segcounter_4> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_4> 
INFO:Xst:2261 - The FF/Latch <segcounter_5> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_5> 
INFO:Xst:2261 - The FF/Latch <segcounter_6> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_6> 
INFO:Xst:2261 - The FF/Latch <segcounter_7> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_7> 
INFO:Xst:2261 - The FF/Latch <segcounter_8> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_8> 
INFO:Xst:2261 - The FF/Latch <segcounter_9> in Unit <segdisplay> is equivalent to the following FF/Latch, which will be removed : <hcd/counter_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block segdisplay, actual ratio is 7.
FlipFlop sel_temp_4 has been replicated 4 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : segdisplay.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 463
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 32
#      LUT2                        : 8
#      LUT3                        : 47
#      LUT4                        : 78
#      LUT5                        : 66
#      LUT6                        : 101
#      MUXCY                       : 62
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 104
#      FD                          : 40
#      FDE                         : 48
#      FDRE                        : 16
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              99  out of  11440     0%  
 Number of Slice LUTs:                  335  out of   5720     5%  
    Number used as Logic:               335  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    335
   Number with an unused Flip Flop:     236  out of    335    70%  
   Number with an unused LUT:             0  out of    335     0%  
   Number of fully used LUT-FF pairs:    99  out of    335    29%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    102    18%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clock                              | BUFGP                                                                                                                                          | 56    |
hcd/counter_23                     | BUFG                                                                                                                                           | 50    |
hrom/N1                            | NONE(hrom/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.666ns (Maximum Frequency: 93.755MHz)
   Minimum input arrival time before clock: 3.464ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 5.605ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.261ns (frequency: 234.667MHz)
  Total number of paths / destination ports: 593 / 51
-------------------------------------------------------------------------
Delay:               4.261ns (Levels of Logic = 19)
  Source:            memory_0 (FF)
  Destination:       memory_15 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: memory_0 to memory_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.147  memory_0 (memory_0)
     LUT5:I0->O            3   0.203   0.651  hcpu/halu/Mmux_temp_y17 (hcpu/halu/temp_y<0>)
     LUT4:I3->O            1   0.205   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_lut<0> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<0> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<1> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<2> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<3> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<4> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<5> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<6> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<7> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<8> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<9> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<10> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<11> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<12> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<13> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<14> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<14>)
     XORCY:CI->O           4   0.180   0.684  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_xor<15> (hcpu/halu/x[15]_y[15]_add_12_OUT<15>)
     LUT6:I5->O            1   0.205   0.000  hcpu/Mmux_outM71 (outM<15>)
     FDE:D                     0.102          memory_15
    ----------------------------------------
    Total                      4.261ns (1.780ns logic, 2.481ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hcd/counter_23'
  Clock period: 10.666ns (frequency: 93.755MHz)
  Total number of paths / destination ports: 718155 / 100
-------------------------------------------------------------------------
Delay:               10.666ns (Levels of Logic = 32)
  Source:            hrom/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       hcpu/hpc/h_reg_15 (FF)
  Source Clock:      hcd/counter_23 rising
  Destination Clock: hcd/counter_23 rising

  Data Path: hrom/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to hcpu/hpc/h_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA8   17   1.850   1.256  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (douta<9>)
     end scope: 'hrom:douta<9>'
     LUT5:I2->O            3   0.205   0.651  hcpu/halu/Mmux_temp_y17 (hcpu/halu/temp_y<0>)
     LUT4:I3->O            1   0.205   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_lut<0> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<0> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<1> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<2> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<3> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<4> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<5> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<6> (hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_cy<6>)
     XORCY:CI->O           2   0.180   0.617  hcpu/halu/Madd_x[15]_y[15]_add_12_OUT_xor<7> (hcpu/halu/x[15]_y[15]_add_12_OUT<7>)
     LUT5:I4->O            3   0.205   1.015  hcpu/halu/Mmux_temp_out141 (hcpu/alu_out<7>)
     LUT6:I0->O           18   0.203   1.050  hcpu/halu/zr1 (hcpu/halu/zr)
     LUT6:I5->O           17   0.205   1.028  hcpu/halu/zr3 (hcpu/zr)
     LUT6:I5->O            1   0.205   0.580  hcpu/h_jmp_check/Mmux_jump[2]_reg_a_next[15]_wide_mux_17_OUT_3 (hcpu/h_jmp_check/Mmux_jump[2]_reg_a_next[15]_wide_mux_17_OUT_3)
     LUT6:I5->O            1   0.205   0.000  hcpu/hpc/Mcount_h_reg_lut<0> (hcpu/hpc/Mcount_h_reg_lut<0>)
     MUXCY:S->O            1   0.172   0.000  hcpu/hpc/Mcount_h_reg_cy<0> (hcpu/hpc/Mcount_h_reg_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<1> (hcpu/hpc/Mcount_h_reg_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<2> (hcpu/hpc/Mcount_h_reg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<3> (hcpu/hpc/Mcount_h_reg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<4> (hcpu/hpc/Mcount_h_reg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<5> (hcpu/hpc/Mcount_h_reg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<6> (hcpu/hpc/Mcount_h_reg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<7> (hcpu/hpc/Mcount_h_reg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<8> (hcpu/hpc/Mcount_h_reg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<9> (hcpu/hpc/Mcount_h_reg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<10> (hcpu/hpc/Mcount_h_reg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<11> (hcpu/hpc/Mcount_h_reg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<12> (hcpu/hpc/Mcount_h_reg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<13> (hcpu/hpc/Mcount_h_reg_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  hcpu/hpc/Mcount_h_reg_cy<14> (hcpu/hpc/Mcount_h_reg_cy<14>)
     XORCY:CI->O           1   0.180   0.000  hcpu/hpc/Mcount_h_reg_xor<15> (hcpu/hpc/Mcount_h_reg15)
     FDRE:D                    0.102          hcpu/hpc/h_reg_15
    ----------------------------------------
    Total                     10.666ns (4.469ns logic, 6.197ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hcd/counter_23'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.464ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       hcpu/hpc/h_reg_15 (FF)
  Destination Clock: hcd/counter_23 rising

  Data Path: reset to hcpu/hpc/h_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  reset_IBUF (reset_IBUF)
     INV:I->O             17   0.206   1.027  led01_INV_0 (led0_OBUF)
     FDRE:R                    0.430          hcpu/hpc/h_reg_0
    ----------------------------------------
    Total                      3.464ns (1.858ns logic, 1.606ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            sel_temp_4_1 (FF)
  Destination:       sel<7> (PAD)
  Source Clock:      clock rising

  Data Path: sel_temp_4_1 to sel<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  sel_temp_4_1 (sel_temp_4_1)
     OBUF:I->O                 2.571          sel_7_OBUF (sel<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.605ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       led0 (PAD)

  Data Path: reset to led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  reset_IBUF (reset_IBUF)
     INV:I->O             17   0.206   1.027  led01_INV_0 (led0_OBUF)
     OBUF:I->O                 2.571          led0_OBUF (led0)
    ----------------------------------------
    Total                      5.605ns (3.999ns logic, 1.606ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.261|         |         |         |
hcd/counter_23 |    5.776|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hcd/counter_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    9.152|         |         |         |
hcd/counter_23 |   10.666|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.11 secs
 
--> 


Total memory usage is 484692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   15 (   0 filtered)

