<div id="pf1f2" class="pf w0 h0" data-page-no="1f2"><div class="pc pc1f2 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1f2.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The bus clock, bus clock divided by two, and ADACK are available as conversion clock</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">sources while in Wait mode. The use of ALTCLK as the conversion clock source in Wait</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">is dependent on the definition of ALTCLK for this MCU. See the Chip Configuration</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">information on ALTCLK specific to this MCU.</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">If the compare and hardware averaging functions are disabled, a conversion complete</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">event sets SC1n[COCO] and generates an ADC interrupt to wake the MCU from Wait</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">mode if the respective ADC interrupt is enabled, that is, when SC1n[AIEN]=1. If the</div><div class="t m0 x9 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">hardware averaging function is enabled, SC1n[COCO] will set, and generate an interrupt</div><div class="t m0 x9 hf y645 ff3 fs5 fc0 sc0 ls0 ws0">if enabled, when the selected number of conversions are completed. If the compare</div><div class="t m0 x9 hf y646 ff3 fs5 fc0 sc0 ls0 ws0">function is enabled, SC1n[COCO] will set, and generate an interrupt if enabled, only if</div><div class="t m0 x9 hf yaee ff3 fs5 fc0 sc0 ls0 ws0">the compare conditions are met. If a single conversion is selected and the compare trigger</div><div class="t m0 x9 hf yaef ff3 fs5 fc0 sc0 ls0 ws0">is not met, the ADC will return to its idle state and cannot wake the MCU from Wait</div><div class="t m0 x9 hf yaf0 ff3 fs5 fc0 sc0 ls0 ws0">mode unless a new conversion is initiated by the hardware trigger.</div><div class="t m0 x9 he y2bfa ff1 fs1 fc0 sc0 ls0 ws0">28.4.10<span class="_ _b"> </span>MCU Normal Stop mode operation</div><div class="t m0 x9 hf yb05 ff3 fs5 fc0 sc0 ls0 ws0">Stop mode is a low-power consumption Standby mode during which most or all clock</div><div class="t m0 x9 hf yb06 ff3 fs5 fc0 sc0 ls0 ws0">sources on the MCU are disabled.</div><div class="t m0 x9 h1b y2bfb ff1 fsc fc0 sc0 ls0 ws0">28.4.10.1<span class="_ _b"> </span>Normal Stop mode with ADACK disabled</div><div class="t m0 x9 hf y2bfc ff3 fs5 fc0 sc0 ls0 ws0">If the asynchronous clock, ADACK, is not selected as the conversion clock, executing a</div><div class="t m0 x9 hf y2bfd ff3 fs5 fc0 sc0 ls0 ws0">stop instruction aborts the current conversion and places the ADC in its Idle state. The</div><div class="t m0 x9 hf ya51 ff3 fs5 fc0 sc0 ls0 ws0">contents of the ADC registers, including Rn, are unaffected by Normal Stop mode. After</div><div class="t m0 x9 hf ya52 ff3 fs5 fc0 sc0 ls0 ws0">exiting from Normal Stop mode, a software or hardware trigger is required to resume</div><div class="t m0 x9 hf ya53 ff3 fs5 fc0 sc0 ls0">conversions.</div><div class="t m0 x9 h1b y2bfe ff1 fsc fc0 sc0 ls0 ws0">28.4.10.2<span class="_ _b"> </span>Normal Stop mode with ADACK enabled</div><div class="t m0 x9 hf y2bff ff3 fs5 fc0 sc0 ls0 ws0">If ADACK is selected as the conversion clock, the ADC continues operation during</div><div class="t m0 x9 hf y2c00 ff3 fs5 fc0 sc0 ls0 ws0">Normal Stop mode. See the chip configuration chapter for configuration information for</div><div class="t m0 x9 hf y2c01 ff3 fs5 fc0 sc0 ls0 ws0">this MCU.</div><div class="t m0 x9 hf y2c02 ff3 fs5 fc0 sc0 ls0 ws0">If a conversion is in progress when the MCU enters Normal Stop mode, it continues until</div><div class="t m0 x9 hf y2c03 ff3 fs5 fc0 sc0 ls0 ws0">completion. Conversions can be initiated while the MCU is in Normal Stop mode by</div><div class="t m0 x9 hf y2c04 ff3 fs5 fc0 sc0 ls0 ws0">means of the hardware trigger or if continuous conversions are enabled.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">498<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
