#summary Notes on the bootrom (WTF / DFU 2.0)
#labels Featured

=Notes=
==Random==
-Mapped to 0x22000000 in memory

-Sets the minimum_addr global flag to 0x18000000

-Sets the maximum_addr global flag to 0x18024000

-Many things such as file transfering, range check, flag check, and more are almost verbatim taken from iBoot / iBEC / etc.

==Memz Struct==
Although its the same, it only appears to be called once and with static values (except for the filesize)

{{{
typedef struct {
    long filesize;
    long filesize;
    (nothing?)
    uint32_t Type;     // static string = "Memz"
    int    option;     // static value = 0
    long loadaddr;     // static value = 0x1800000
} BootromMemzStruct;
}}}

==Header Parsing Routine==
Img3 Header Format:
{{{
typedef struct {
    uchar[4] encType;     // (h)      string: "Img3"
    long       size1;     // (h+0x4)  cannot be higher than size6
    long       size2;     // (h+0x8)  filesize - 20 
    long       size3;     // (h+0xC)  cannot be lower than size2 (unpacked image size)
    long       size4;     // (h+0x10) 
    long       size5;     // (h+0x14) 
    long       size6;     // (h+0x18) 
} Img3Header;
}}}

=Reversings=

==Parsing Routines==

===Generic Parse===
{{{
ROM:22003D6C        ; =============== S U B R O U T I N E =======================================
ROM:22003D6C
ROM:22003D6C
ROM:22003D6C        ; int __cdecl GenericParse(__int32 buff, __int32 loadaddr, __int32 filesize, int option)
ROM:22003D6C        GenericParse                            ; CODE XREF: ParseFooter+110p
ROM:22003D6C                                                ; Do_Load_Image+70p
ROM:22003D6C
ROM:22003D6C        var_8           = -8
ROM:22003D6C
ROM:22003D6C        buff = R10                              ; buffer provided
ROM:22003D6C        filesize = R6                           ; size of the file
ROM:22003D6C        option = R8                             ; either 0 or 1 (0 = header, 1 = footer)
ROM:22003D6C        loadaddr = R5                           ; location of file. when used in []'s in this routine, it is parsing a part of the header
ROM:22003D6C        hbuff = R4                              ; buffer for header or footer info
ROM:22003D6C 000 F0+                PUSH    {hbuff-R7,LR}   ; Push registers
ROM:22003D6E 014 56+                MOV     filesize, buff  ; Rd = Op2
ROM:22003D70 014 45+                MOV     loadaddr, option ; Rd = Op2
ROM:22003D72 014 60+                PUSH    {loadaddr,filesize} ; Push registers
ROM:22003D74 01C 05+                ADD     R7, SP, #0x1C+var_8 ; Rd = Op1 + Op2
ROM:22003D76 01C 82+                MOV     buff, R0        ; Rd = Op2
ROM:22003D78 01C 0D+                ADDS    loadaddr, R1, #0 ; Rd = Op1 + Op2
ROM:22003D7A 01C 16+                ADDS    filesize, R2, #0 ; Rd = Op1 + Op2
ROM:22003D7C 01C 98+                MOV     option, R3      ; Rd = Op2
ROM:22003D7E 01C 13+                CMP     R2, #0x13       ; if the filesize is less than or equal to 0x13
ROM:22003D80 01C 42+                BLS     return_0x16     ;     return(0x16):
ROM:22003D82 01C 0A+                LDR     R2, [R1]        ; Load from Memory
ROM:22003D84 01C 23+                LDR     R3, =0x496D6733 ; Img3
ROM:22003D86 01C 9A+                CMP     R2, R3          ; if the beginning of the header is not "Img3"
ROM:22003D88 01C 3E+                BNE     return_0x16     ;     return(0x16);
ROM:22003D8A 01C 32+                ADDS    R2, filesize, #0 ; Rd = Op1 + Op2
ROM:22003D8C 01C 8B+                LDR     R3, [R1,#8]     ; Load from Memory
ROM:22003D8E 01C 14+                SUBS    R2, #0x14       ; Rd = Op1 - Op2
ROM:22003D90 01C 93+                CMP     R3, R2          ; if [loadaddr+8] is a bigger number than (filesize - 20)
ROM:22003D92 01C 39+                BHI     return_0x16     ;     return(0x16);
ROM:22003D94 01C CA+                LDR     R2, [R1,#0xC]   ; Load from Memory
ROM:22003D96 01C 93+                CMP     R3, R2          ; if [loadaddr+12] is a lower number than [loadaddr+8]
ROM:22003D98 01C 36+                BCC     return_0x16     ;     return(0x16);
ROM:22003D9A 01C 1A+                ADDS    R2, R3, #0      ; Rd = Op1 + Op2
ROM:22003D9C 01C 4B+                LDR     R3, [R1,#4]     ; Load from Memory
ROM:22003D9E 01C 14+                ADDS    R2, #0x14       ; Rd = Op1 + Op2
ROM:22003DA0 01C 9A+                CMP     R2, R3          ; if [loadaddr+4] is higher number than the one at [loadaddr+28]
ROM:22003DA2 01C 31+                BHI     return_0x16     ;     return(0x16);
ROM:22003DA4 01C 18+                MOVS    R0, #0x18       ; Rd = Op2
ROM:22003DA6 01C 00+                MOVS    R1, #0          ; Rd = Op2
ROM:22003DA8 01C FF+                BL      malloc          ; malloc(0x18);
ROM:22003DAC 01C 04+                SUBS    hbuff, R0, #0   ; Rd = Op1 - Op2
ROM:22003DAE 01C 19+                BEQ     return_0xC      ; Branch
ROM:22003DB0 01C 00+                MOVS    R3, #0          ; Rd = Op2
ROM:22003DB2 01C 01+                MOVS    R2, #1          ; Rd = Op2
ROM:22003DB4 01C 62+                STR     R2, [hbuff,#4]  ; Store to Memory
ROM:22003DB6 01C 63+                STR     R3, [hbuff,#0x14] ; Store to Memory
ROM:22003DB8 01C EB+                LDR     R3, [loadaddr,#0xC] ; Load from Memory
ROM:22003DBA 01C 00+                CMP     R3, #0          ; Set cond. codes on Op1 - Op2
ROM:22003DBC 01C 03+                BEQ     loc_22003DC6    ; Branch
ROM:22003DBE 01C 80+                MOVLS   R3, 0x20000
ROM:22003DC2 01C 13+                ORRS    R3, R2          ; Rd = Op1 | Op2
ROM:22003DC4 01C 63+                STR     R3, [hbuff,#4]  ; 0x200001
ROM:22003DC6
ROM:22003DC6        loc_22003DC6                            ; CODE XREF: GenericParse+50j
ROM:22003DC6 01C 43+                MOV     R3, option      ; Rd = Op2
ROM:22003DC8 01C 00+                CMP     R3, #0          ; Set cond. codes on Op1 - Op2
ROM:22003DCA 01C 17+                BEQ     isHeader        ; Branch
ROM:22003DCC 01C A8+                LDR     R0, [loadaddr,#8] ; Load from Memory
ROM:22003DCE 01C 00+                MOVS    R1, #0          ; Rd = Op2
ROM:22003DD0 01C 14+                ADDS    R0, #0x14       ; Rd = Op1 + Op2
ROM:22003DD2 01C A0+                STR     R0, [hbuff,#8]  ; Store to Memory
ROM:22003DD4 01C FF+                BL      malloc          ; malloc(0x14);
ROM:22003DD8 01C 20+                STR     R0, [hbuff]     ; Store to Memory
ROM:22003DDA 01C 00+                CMP     R0, #0          ; Set cond. codes on Op1 - Op2
ROM:22003DDC 01C 04+                BNE     loc_22003DE8    ; Branch
ROM:22003DDE 01C 20+                ADDS    R0, hbuff, #0   ; Rd = Op1 + Op2
ROM:22003DE0 01C FF+                BL      sub_22003B88    ; Branch with Link
ROM:22003DE4
ROM:22003DE4        return_0xC                              ; CODE XREF: GenericParse+42j
ROM:22003DE4 01C 0C+                MOVS    R0, #0xC        ; Rd = Op2
ROM:22003DE6 01C 10+                B       return          ; Branch
ROM:22003DE8        ; ---------------------------------------------------------------------------
ROM:22003DE8
ROM:22003DE8        loc_22003DE8                            ; CODE XREF: GenericParse+70j
ROM:22003DE8 01C A2+                LDR     R2, [hbuff,#8]  ; Load from Memory
ROM:22003DEA 01C 29+                ADDS    R1, loadaddr, #0 ; Rd = Op1 + Op2
ROM:22003DEC 01C 04+                BLX     sub_220085AC    ; Branch with Link and Exchange (immediate address)
ROM:22003DF0 01C 63+                LDR     R3, [hbuff,#4]  ; Load from Memory
ROM:22003DF2 01C 80+                MOVLS   R2, 0x40000
ROM:22003DF6 01C 13+                ORRS    R3, R2          ; Rd = Op1 | Op2
ROM:22003DF8 01C 63+                STR     R3, [hbuff,#4]  ; Store to Memory
ROM:22003DFA 01C 01+                B       loc_22003E00    ; Branch
ROM:22003DFC        ; ---------------------------------------------------------------------------
ROM:22003DFC
ROM:22003DFC        isHeader                                ; CODE XREF: GenericParse+5Ej
ROM:22003DFC 01C 25+                STR     loadaddr, [hbuff] ; Store to Memory
ROM:22003DFE 01C A6+                STR     filesize, [hbuff,#8] ; Store to Memory
ROM:22003E00
ROM:22003E00        loc_22003E00                            ; CODE XREF: GenericParse+8Ej
ROM:22003E00 01C 53+                MOV     R3, buff        ; Rd = Op2
ROM:22003E02 01C 00+                MOVS    R0, #0          ; Rd = Op2
ROM:22003E04 01C 1C+                STR     hbuff, [R3]     ; Store to Memory
ROM:22003E06 01C 00+                B       return          ; return(0);
ROM:22003E08        ; ---------------------------------------------------------------------------
ROM:22003E08
ROM:22003E08        return_0x16                             ; CODE XREF: GenericParse+14j
ROM:22003E08                                                ; GenericParse+1Cj
ROM:22003E08                                                ; GenericParse+26j
ROM:22003E08                                                ; GenericParse+2Cj ...
ROM:22003E08 01C 16+                MOVS    R0, #0x16       ; Rd = Op2
ROM:22003E0A
ROM:22003E0A        return                                  ; CODE XREF: GenericParse+7Aj
ROM:22003E0A                                                ; GenericParse+9Aj
ROM:22003E0A 01C 0C+                POP     {R2,R3}         ; Pop registers
ROM:22003E0C 014 90+                MOV     option, R2      ; Rd = Op2
ROM:22003E0E 014 9A+                MOV     buff, R3        ; Rd = Op2
ROM:22003E10 014 F0+                POP     {hbuff-R7,PC}   ; Pop registers
ROM:22003E10 014 BD ; End of function GenericParse
ROM:22003E10 014
ROM:22003E10        ; ---------------------------------------------------------------------------
ROM:22003E12 00                     DCB    0
ROM:22003E13 00                     DCB    0
ROM:22003E14 33+    Img3_1          DCD 0x496D6733          ; DATA XREF: GenericParse+18r
ROM:22003E18
}}}

===Parse Footer===
{{{
working on now :)
}}}

==Memz Struct Setup==
Seems to be the same as in iBoot / iBEC / etc.
{{{
ROM:22007408        ; =============== S U B R O U T I N E =======================================
ROM:22007408
ROM:22007408
ROM:22007408        ; int __cdecl Setup_Memz_Struct_Bootrom(__int32 loadaddr, __int32 filesize, int option)
ROM:22007408        Setup_Memz_Struct_Bootrom               ; CODE XREF: SecureROM_Start+BCp
ROM:22007408
ROM:22007408        var_8           = -8
ROM:22007408
ROM:22007408        loadaddr = R6
ROM:22007408        option = R5
ROM:22007408        filesize = R4
ROM:22007408 000 F0+                PUSH    {filesize-R7,LR} ; Push registers
ROM:2200740A 014 06+                ADDS    loadaddr, R0, #0 ; Rd = Op1 + Op2
ROM:2200740C 014 0C+                ADDS    filesize, R1, #0 ; Rd = Op1 + Op2
ROM:2200740E 014 03+                ADD     R7, SP, #0x14+var_8 ; Rd = Op1 + Op2
ROM:22007410 014 18+                MOVS    R0, #0x18       ; Rd = Op2
ROM:22007412 014 00+                MOVS    R1, #0          ; Rd = Op2
ROM:22007414 014 15+                ADDS    option, R2, #0  ; Rd = Op1 + Op2
ROM:22007416 014 FC+                BL      malloc          ; malloc(0x18);     // 24 bytes (hex -> decimal)
ROM:2200741A 014 00+                CMP     R0, #0          ; Set cond. codes on Op1 - Op2
ROM:2200741C 014 05+                BEQ     return          ; Branch
ROM:2200741E 014 03+                LDR     R3, =0x4D656D7A ; Memz
ROM:22007420 014 04+                STR     filesize, [R0]  ; Store to Memory
ROM:22007422 014 44+                STR     filesize, [R0,#4] ; Store to Memory
ROM:22007424 014 C3+                STR     R3, [R0,#0xC]   ; Store to Memory
ROM:22007426 014 05+                STR     option, [R0,#0x10] ; Store to Memory
ROM:22007428 014 46+                STR     loadaddr, [R0,#0x14] ; Store to Memory
ROM:2200742A
ROM:2200742A        return                                  ; CODE XREF: Setup_Memz_Struct_Bootrom+14j
ROM:2200742A 014 F0+                POP     {filesize-R7,PC} ; Pop registers
ROM:2200742A 014 BD ; End of function Setup_Memz_Struct_Bootrom
ROM:2200742A 014
ROM:2200742A        ; ---------------------------------------------------------------------------
ROM:2200742C 7A+    Memz_2          DCD 0x4D656D7A          ; DATA XREF: Setup_Memz_Struct_Bootrom+16r
ROM:22007430
}}}

==Setup Restrictions==
{{{
ROM:22006228        Setup_Restrictions                      ; CODE XREF: SecureROM_Start+64p
ROM:22006228                                                ; sub_22005C40+18p
ROM:22006228
ROM:22006228        var_8           = -8
ROM:22006228
ROM:22006228 000 B0+                PUSH    {R4,R5,R7,LR}   ; Push registers
ROM:2200622A 010 1B+                LDR     R4, =SecureROM_Flags ; SecureROM Flags
ROM:2200622C 010 B0+                MOVLS   R3, 0x2C0000
ROM:22006230 010 02+                ADD     R7, SP, #0x10+var_8 ; Rd = Op1 + Op2
ROM:22006232 010 23+                STR     R3, [R4]        ; Store to Memory
ROM:22006234 010 05+                ADDS    R5, R0, #0      ; Rd = Op1 + Op2
ROM:22006236 010 FE+                BL      sub_22004B2A    ; Branch with Link
ROM:2200623A 010 00+                CMP     R0, #0          ; Set cond. codes on Op1 - Op2
ROM:2200623C 010 03+                BEQ     loc_22006246    ; Branch
ROM:2200623E 010 C0+                MOVS    R2, #0xC0       ; Rd = Op2
ROM:22006240 010 23+                LDR     R3, [R4]        ; Load from Memory
ROM:22006242 010 92+                LSLS    R2, R2, #0x16   ; Logical Shift Left
ROM:22006244 010 01+                B       loc_2200624A    ; Branch
ROM:22006246        ; ---------------------------------------------------------------------------
ROM:22006246
ROM:22006246        loc_22006246                            ; CODE XREF: Setup_Restrictions+14j
ROM:22006246 010 22+                LDR     R2, [R4]        ; Load from Memory
ROM:22006248 010 10+                MOVS    R3, #0x10       ; Rd = Op2
ROM:2200624A
ROM:2200624A        loc_2200624A                            ; CODE XREF: Setup_Restrictions+1Cj
ROM:2200624A 010 13+                ORRS    R3, R2          ; Rd = Op1 | Op2
ROM:2200624C 010 23+                STR     R3, [R4]        ; Store to Memory
ROM:2200624E 010 FE+                BL      sub_22004B20    ; Branch with Link
ROM:22006252 010 00+                CMP     R0, #0          ; Set cond. codes on Op1 - Op2
ROM:22006254 010 04+                BNE     loc_22006260    ; min addr
ROM:22006256 010 10+                LDR     R2, =SecureROM_Flags ; SecureROM Flags
ROM:22006258 010 10+                LDR     R1, =0x100020   ; Load from Memory
ROM:2200625A 010 13+                LDR     R3, [R2]        ; Load from Memory
ROM:2200625C 010 0B+                ORRS    R3, R1          ; Rd = Op1 | Op2
ROM:2200625E 010 13+                STR     R3, [R2]        ; Store to Memory
ROM:22006260
ROM:22006260        loc_22006260                            ; CODE XREF: Setup_Restrictions+2Cj
ROM:22006260 010 0F+                LDR     R2, =min_addr   ; min addr
ROM:22006262 010 01+                MOVS    R3, #1          ; Rd = Op2
ROM:22006264 010 5B+                NEGS    R3, R3          ; Negate
ROM:22006266 010 13+                STR     R3, [R2]        ; Store to Memory
ROM:22006268 010 0E+                LDR     R3, =max_addr   ; max addr
ROM:2200626A 010 00+                MOVS    R2, #0          ; Rd = Op2
ROM:2200626C 010 1A+                STR     R2, [R3]        ; Store to Memory
ROM:2200626E 010 00+                CMP     R5, #0          ; Set cond. codes on Op1 - Op2
ROM:22006270 010 08+                BEQ     loc_22006284    ; Branch
ROM:22006272 010 C0+                MOVS    R0, #0xC0       ; Rd = Op2
ROM:22006274 010 90+                MOVS    R1, #0x90       ; Rd = Op2
ROM:22006276 010 40+                LSLS    R0, R0, #0x15   ; Logical Shift Left
ROM:22006278 010 89+                LSLS    R1, R1, #0xA    ; Logical Shift Left
ROM:2200627A 010 02+                BLX     sub_22008498    ; Branch with Link and Exchange (immediate address)
ROM:2200627E 010 0A+                LDR     R3, =unk_22020DAC ; Load from Memory
ROM:22006280 010 01+                MOVS    R2, #1          ; Rd = Op2
ROM:22006282 010 1A+                STR     R2, [R3]        ; Store to Memory
ROM:22006284
ROM:22006284        loc_22006284                            ; CODE XREF: Setup_Restrictions+48j
ROM:22006284 010 C0+                MOVS    R0, #0xC0       ; Rd = Op2
ROM:22006286 010 90+                MOVS    R1, #0x90       ; Rd = Op2
ROM:22006288 010 40+                LSLS    R0, R0, #0x15   ; 0x18000000
ROM:2200628A 010 89+                LSLS    R1, R1, #0xA    ; 0x24000
ROM:2200628C 010 00+                MOVS    R2, #0          ; option
ROM:2200628E 010 FF+                BL      Setup_Allowed_Range ; set allowed range:
ROM:2200628E 010 F7+                                        ;     min - 0x18000000
ROM:2200628E 010 A9+                                        ;     max - 0x18024000
ROM:22006292 010 00+                MOVS    R0, #0          ; Rd = Op2
ROM:22006294 010 B0+                POP     {R4,R5,R7,PC}   ; Pop registers
ROM:22006294 010 BD ; End of function Setup_Restrictions
}}}

==Range Check==
Also looks to be the same as iBoot one.
{{{
ROM:220061B0        ; int __cdecl Range_Check(__int32 loadaddr, __int32 filesize)
ROM:220061B0        Range_Check
ROM:220061B0 000 09+                LDR     R3, =SecureROM_Flags ; Load from Memory
ROM:220061B2 000 42+                ADDS    R2, R0, R1      ; Rd = Op1 + Op2
ROM:220061B4 000 1B+                LDR     R3, [R3]        ; Load from Memory
ROM:220061B6 000 D9+                LSLS    R1, R3, #0xF    ; Logical Shift Left
ROM:220061B8 000 09+                BMI     loc_220061CE    ; Branch
ROM:220061BA 000 90+                CMP     R0, R2          ; Set cond. codes on Op1 - Op2
ROM:220061BC 000 09+                BCS     loc_220061D2    ; Branch
ROM:220061BE 000 07+                LDR     R3, =min_addr   ; Load from Memory
ROM:220061C0 000 1B+                LDR     R3, [R3]        ; Load from Memory
ROM:220061C2 000 98+                CMP     R0, R3          ; Set cond. codes on Op1 - Op2
ROM:220061C4 000 05+                BCC     loc_220061D2    ; Branch
ROM:220061C6 000 06+                LDR     R3, =max_addr   ; Load from Memory
ROM:220061C8 000 1B+                LDR     R3, [R3]        ; Load from Memory
ROM:220061CA 000 9A+                CMP     R2, R3          ; Set cond. codes on Op1 - Op2
ROM:220061CC 000 01+                BHI     loc_220061D2    ; Branch
ROM:220061CE
ROM:220061CE        loc_220061CE                            ; CODE XREF: Range_Check+8j
ROM:220061CE 000 01+                MOVS    R0, #1          ; Rd = Op2
ROM:220061D0 000 00+                B       locret_220061D4 ; Branch
ROM:220061D2        ; ---------------------------------------------------------------------------
ROM:220061D2
ROM:220061D2        loc_220061D2                            ; CODE XREF: Range_Check+Cj
ROM:220061D2                                                ; Range_Check+14j
ROM:220061D2                                                ; Range_Check+1Cj
ROM:220061D2 000 00+                MOVS    R0, #0          ; Rd = Op2
ROM:220061D4
ROM:220061D4        locret_220061D4                         ; CODE XREF: Range_Check+20j
ROM:220061D4 000 70+                BX      LR              ; Branch to/from Thumb mode
ROM:220061D4 000 47 ; End of function Range_Check
ROM:220061D4 000
ROM:220061D4        ; ---------------------------------------------------------------------------
ROM:220061D6 00+                    DCW 0
ROM:220061D8 A0+    off_220061D8    DCD SecureROM_Flags     ; DATA XREF: Range_Checkr
ROM:220061DC A4+    off_220061DC    DCD min_addr            ; DATA XREF: Range_Check+Er
ROM:220061E0 A8+    off_220061E0    DCD max_addr            ; DATA XREF: Range_Check+16r
ROM:220061E4
}}}

==Flag Check==
{{{
ROM:22006158        ; =============== S U B R O U T I N E =======================================
ROM:22006158
ROM:22006158
ROM:22006158        ; int __cdecl flag_check(int flag)
ROM:22006158        flag_check                              ; CODE XREF: sub_22004D54+34p
ROM:22006158                                                ; sub_22004D54+48p
ROM:22006158 000 10+                PUSH    {R4,LR}         ; Push registers
ROM:2200615A 008 08+                LDR     R1, =SecureROM_Flags ; Load from Memory
ROM:2200615C 008 00+                MOVS    R4, #0          ; Rd = Op2
ROM:2200615E 008 0A+                LDR     R2, [R1]        ; Load from Memory
ROM:22006160 008 13+                ADDS    R3, R2, #0      ; Rd = Op1 + Op2
ROM:22006162 008 03+                ANDS    R3, R0          ; Rd = Op1 & Op2
ROM:22006164 008 98+                CMP     R0, R3          ; Set cond. codes on Op1 - Op2
ROM:22006166 008 07+                BNE     loc_22006178    ; Branch
ROM:22006168 008 01+                MOVS    R4, #1          ; Rd = Op2
ROM:2200616A 008 C3+                LSLS    R3, R0, #0x1B   ; Logical Shift Left
ROM:2200616C 008 04+                BPL     loc_22006178    ; Branch
ROM:2200616E 008 04+                LDR     R3, =0xDFF3FFFF ; Load from Memory
ROM:22006170 008 13+                ANDS    R3, R2          ; Rd = Op1 & Op2
ROM:22006172 008 20+                MOVS    R2, #0x20       ; Rd = Op2
ROM:22006174 008 13+                ORRS    R3, R2          ; Rd = Op1 | Op2
ROM:22006176 008 0B+                STR     R3, [R1]        ; Store to Memory
ROM:22006178
ROM:22006178        loc_22006178                            ; CODE XREF: flag_check+Ej
ROM:22006178                                                ; flag_check+14j
ROM:22006178 008 20+                ADDS    R0, R4, #0      ; Rd = Op1 + Op2
ROM:2200617A 008 10+                POP     {R4,PC}         ; Pop registers
ROM:2200617A 008 BD ; End of function flag_check
ROM:2200617A 008
ROM:2200617A        ; ---------------------------------------------------------------------------
ROM:2200617C A0+    off_2200617C    DCD SecureROM_Flags     ; DATA XREF: flag_check+2r
ROM:22006180 FF+    dword_22006180  DCD 0xDFF3FFFF          ; DATA XREF: flag_check+16r
ROM:22006184

}}}