
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.1 <build 90533>)
| Date         : Wed Nov  9 19:15:03 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared               213          14  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 hdmi_loop|vin_clk        1000.000     {0 500}        Declared              7258          58  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_loop|vin_clk                       
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    200.000 MHz     273.224 MHz          5.000          3.660          1.340
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     349.528 MHz         20.000          2.861         17.139
 hdmi_loop|vin_clk            1.000 MHz      61.455 MHz       1000.000         16.272        491.864
 DebugCore_JCLK              20.000 MHz     169.463 MHz         50.000          5.901         44.099
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.340       0.000              0           1071
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.139       0.000              0            549
 hdmi_loop|vin_clk      hdmi_loop|vin_clk          491.864       0.000              0          46915
 DebugCore_JCLK         DebugCore_JCLK              23.984       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              21.393       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           46.287       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.187       0.000              0           1071
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.245       0.000              0            549
 hdmi_loop|vin_clk      hdmi_loop|vin_clk            0.339       0.000              0          46915
 DebugCore_JCLK         DebugCore_JCLK               0.352       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              24.788       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.901       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.331       0.000              0            185
 sys_clk                sys_clk                      3.739       0.000              0             28
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.389       0.000              0             88
 hdmi_loop|vin_clk      hdmi_loop|vin_clk          997.223       0.000              0            528
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      0.554       0.000              0            185
 sys_clk                sys_clk                      0.347       0.000              0             28
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     1.334       0.000              0             88
 hdmi_loop|vin_clk      hdmi_loop|vin_clk            0.383       0.000              0            528
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            213
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 hdmi_loop|vin_clk                                 499.040       0.000              0           7258
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.730       0.000              0           1071
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.111       0.000              0            549
 hdmi_loop|vin_clk      hdmi_loop|vin_clk          494.942       0.000              0          46915
 DebugCore_JCLK         DebugCore_JCLK              24.393       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              22.784       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.686       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.133       0.000              0           1071
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.171       0.000              0            549
 hdmi_loop|vin_clk      hdmi_loop|vin_clk            0.227       0.000              0          46915
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              24.927       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.752       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      2.593       0.000              0            185
 sys_clk                sys_clk                      4.195       0.000              0             28
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.656       0.000              0             88
 hdmi_loop|vin_clk      hdmi_loop|vin_clk          998.191       0.000              0            528
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      0.345       0.000              0            185
 sys_clk                sys_clk                      0.246       0.000              0             28
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.905       0.000              0             88
 hdmi_loop|vin_clk      hdmi_loop|vin_clk            0.263       0.000              0            528
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            213
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 hdmi_loop|vin_clk                                 499.430       0.000              0           7258
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.042
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.445       3.549         _N3127           
 CLMA_231_361/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_361/Q0                   tco                   0.203       3.752 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.746       4.498         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rptr [7]
 CLMS_243_355/Y1                   td                    0.219       4.717 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.407       5.124         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_243_336/COUT                 td                    0.281       5.405 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.405         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMA_243_342/Y3                   td                    0.214       5.619 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.456       6.075         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMA_231_337/Y1                   td                    0.096       6.171 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.554       6.725         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMA_243_354/COUT                 td                    0.285       7.010 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       7.010         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_243_360/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   7.010         Logic Levels: 5  
                                                                                   Logic: 1.298ns(37.504%), Route: 2.163ns(62.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.378       8.042         _N3127           
 CLMA_243_360/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440       8.482                          
 clock uncertainty                                      -0.050       8.432                          

 Setup time                                             -0.082       8.350                          

 Data required time                                                  8.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.350                          
 Data arrival time                                                   7.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.031
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.438       3.542         _N3127           
 CLMA_267_438/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK

 CLMA_267_438/Q3                   tco                   0.203       3.745 r       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.417       4.162         u_Top_Project/rd_en_Right_FIFO
 CLMA_267_462/CR1                  td                    0.211       4.373 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.587       4.960         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N2
 CLMA_261_433/COUT                 td                    0.288       5.248 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.248         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_261_439/COUT                 td                    0.085       5.333 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.333         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1110
 CLMA_261_445/Y1                   td                    0.135       5.468 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.592       6.060         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMS_243_439/Y3                   td                    0.108       6.168 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.595       6.763         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_261_451/COUT                 td                    0.153       6.916 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.916         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_261_463/CIN                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.916         Logic Levels: 6  
                                                                                   Logic: 1.183ns(35.062%), Route: 2.191ns(64.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.367       8.031         _N3127           
 CLMA_261_463/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.452       8.483                          
 clock uncertainty                                      -0.050       8.433                          

 Setup time                                             -0.111       8.322                          

 Data required time                                                  8.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.322                          
 Data arrival time                                                   6.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.033
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.441       3.545         _N3127           
 CLMA_243_396/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK

 CLMA_243_396/Q0                   tco                   0.203       3.748 r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.611       4.359         u_Top_Project/rd_en_Down_FIFO
 CLMA_231_385/CR2                  td                    0.220       4.579 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.417       4.996         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2
 CLMA_243_378/COUT                 td                    0.281       5.277 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.277         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
 CLMA_243_384/COUT                 td                    0.085       5.362 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.362         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2166
 CLMA_243_390/Y1                   td                    0.135       5.497 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.411       5.908         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMA_243_408/Y0                   td                    0.108       6.016 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.585       6.601         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_231_391/COUT                 td                    0.141       6.742 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.742         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_231_397/CIN                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.742         Logic Levels: 6  
                                                                                   Logic: 1.173ns(36.691%), Route: 2.024ns(63.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.369       8.033         _N3127           
 CLMA_231_397/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.440       8.473                          
 clock uncertainty                                      -0.050       8.423                          

 Setup time                                             -0.111       8.312                          

 Data required time                                                  8.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.312                          
 Data arrival time                                                   6.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  3.036
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.372       3.036         _N3127           
 CLMA_231_385/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK

 CLMA_231_385/Q0                   tco                   0.158       3.194 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.266         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [5]
 CLMA_231_385/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D

 Data arrival time                                                   3.266         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.441       3.545         _N3127           
 CLMA_231_385/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.509       3.036                          
 clock uncertainty                                       0.000       3.036                          

 Hold time                                               0.043       3.079                          

 Data required time                                                  3.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.079                          
 Data arrival time                                                   3.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.554
  Launch Clock Delay      :  3.044
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.380       3.044         _N3127           
 CLMA_249_355/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_249_355/Q0                   tco                   0.158       3.202 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=8)        0.089       3.291         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count [4]
 CLMA_249_355/D5                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.291         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.450       3.554         _N3127           
 CLMA_249_355/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.509       3.045                          
 clock uncertainty                                       0.000       3.045                          

 Hold time                                              -0.015       3.030                          

 Data required time                                                  3.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.030                          
 Data arrival time                                                   3.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.028
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.364       3.028         _N3127           
 CLMA_249_445/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK

 CLMA_249_445/Q2                   tco                   0.158       3.186 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.258         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [5]
 CLMA_249_445/M1                                                           f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D

 Data arrival time                                                   3.258         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.434       3.538         _N3127           
 CLMA_249_445/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.509       3.029                          
 clock uncertainty                                       0.000       3.029                          

 Hold time                                              -0.049       2.980                          

 Data required time                                                  2.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.980                          
 Data arrival time                                                   3.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.482       4.100         _N3124           
 CLMA_33_588/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_33_588/Q2                    tco                   0.203       4.303 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.572         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMS_33_595/Y0                    td                    0.179       4.751 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.396       5.147         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52508
 CLMS_27_583/Y0                    td                    0.108       5.255 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.423       5.678         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52510
 CLMS_33_577/Y1                    td                    0.096       5.774 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.403       6.177         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_570/CECO                  td                    0.136       6.313 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.313         _N2276           
 CLMA_33_576/CECO                  td                    0.136       6.449 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.449         _N2275           
 CLMA_33_582/CECO                  td                    0.136       6.585 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.585         _N2274           
 CLMA_33_588/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.585         Logic Levels: 6  
                                                                                   Logic: 0.994ns(40.000%), Route: 1.491ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.412      23.490         _N3124           
 CLMA_33_588/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.100                          
 clock uncertainty                                      -0.150      23.950                          

 Setup time                                             -0.226      23.724                          

 Data required time                                                 23.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.724                          
 Data arrival time                                                   6.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.139                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.487
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.443       4.061         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.203       4.264 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     2.191       6.455         sys_rst_n        
 CLMA_51_588/A3                                                            r       i2c_config_m0/i2c_write_req/opit_0_L6Q_perm/I3

 Data arrival time                                                   6.455         Logic Levels: 0  
                                                                                   Logic: 0.203ns(8.480%), Route: 2.191ns(91.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.409      23.487         _N3124           
 CLMA_51_588/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.411      23.898                          
 clock uncertainty                                      -0.150      23.748                          

 Setup time                                             -0.150      23.598                          

 Data required time                                                 23.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.598                          
 Data arrival time                                                   6.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.143                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.482       4.100         _N3124           
 CLMA_33_588/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_33_588/Q2                    tco                   0.203       4.303 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.572         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMS_33_595/Y0                    td                    0.179       4.751 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.396       5.147         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52508
 CLMS_27_583/Y0                    td                    0.108       5.255 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.423       5.678         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52510
 CLMS_33_577/Y1                    td                    0.096       5.774 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.403       6.177         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_570/CECO                  td                    0.136       6.313 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.313         _N2276           
 CLMA_33_576/CECO                  td                    0.136       6.449 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.449         _N2275           
 CLMA_33_582/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.449         Logic Levels: 5  
                                                                                   Logic: 0.858ns(36.526%), Route: 1.491ns(63.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.411      23.489         _N3124           
 CLMA_33_582/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.070                          
 clock uncertainty                                      -0.150      23.920                          

 Setup time                                             -0.226      23.694                          

 Data required time                                                 23.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.694                          
 Data arrival time                                                   6.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.245                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.096
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.408       3.486         _N3124           
 CLMA_51_582/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_51_582/Q0                    tco                   0.158       3.644 f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.075       3.719         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMA_51_582/M0                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M

 Data arrival time                                                   3.719         Logic Levels: 0  
                                                                                   Logic: 0.158ns(67.811%), Route: 0.075ns(32.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.478       4.096         _N3124           
 CLMA_51_582/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.610       3.486                          
 clock uncertainty                                       0.000       3.486                          

 Hold time                                              -0.012       3.474                          

 Data required time                                                  3.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.474                          
 Data arrival time                                                   3.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.404       3.482         _N3124           
 CLMS_63_571/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_571/Q0                    tco                   0.158       3.640 f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=6)        0.089       3.729         i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt [0]
 CLMS_63_571/D5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.729         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.474       4.092         _N3124           
 CLMS_63_571/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.609       3.483                          
 clock uncertainty                                       0.000       3.483                          

 Hold time                                              -0.015       3.468                          

 Data required time                                                  3.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.468                          
 Data arrival time                                                   3.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.095
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.408       3.486         _N3124           
 CLMA_45_576/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK

 CLMA_45_576/Q3                    tco                   0.158       3.644 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.160       3.804         i2c_config_m0/i2c_master_top_m0/byte_controller/i2c_al
 CLMA_51_576/D5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.804         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.477       4.095         _N3124           
 CLMA_51_576/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.540       3.555                          
 clock uncertainty                                       0.000       3.555                          

 Hold time                                              -0.015       3.540                          

 Data required time                                                  3.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.540                          
 Data arrival time                                                   3.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][16]/opit_0_inv_L6Q_perm/CE
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.866
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.480       3.500         _N3129           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q0                    tco                   0.203       3.703 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.736       5.439         nt_vout_vs       
 CLMA_231_576/Y0                   td                    0.179       5.618 r       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=5005)     1.762       7.380         u_Top_Project/u_algorithm_down/N1834
 CLMA_177_768/Y0                   td                    0.096       7.476 r       u_Top_Project/u_algorithm_left/N693_1/gateop_LUT6DL5_perm/L6
                                   net (fanout=1933)     1.890       9.366         u_Top_Project/u_algorithm_down/N1795
 CLMA_303_852/CR2                  td                    0.222       9.588 r       CLKROUTE_743/CR  
                                   net (fanout=2)        0.367       9.955         _N3048           
 CLMA_303_852/Y1                   td                    0.179      10.134 r       u_Top_Project/u_algorithm_down/N2427/LUT6_inst_perm/L6
                                   net (fanout=24)       0.969      11.103         u_Top_Project/u_algorithm_down/N2427
 CLMS_345_805/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][16]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  11.103         Logic Levels: 4  
                                                                                   Logic: 0.879ns(11.561%), Route: 6.724ns(88.439%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.352     502.866         _N3128           
 CLMS_345_805/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][16]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.243                          
 clock uncertainty                                      -0.050     503.193                          

 Setup time                                             -0.226     502.967                          

 Data required time                                                502.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.967                          
 Data arrival time                                                  11.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       491.864                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][2]/opit_0_inv_L6Q_perm/CE
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.866
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.480       3.500         _N3129           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q0                    tco                   0.203       3.703 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.736       5.439         nt_vout_vs       
 CLMA_231_576/Y0                   td                    0.179       5.618 r       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=5005)     1.762       7.380         u_Top_Project/u_algorithm_down/N1834
 CLMA_177_768/Y0                   td                    0.096       7.476 r       u_Top_Project/u_algorithm_left/N693_1/gateop_LUT6DL5_perm/L6
                                   net (fanout=1933)     1.890       9.366         u_Top_Project/u_algorithm_down/N1795
 CLMA_303_852/CR2                  td                    0.222       9.588 r       CLKROUTE_743/CR  
                                   net (fanout=2)        0.367       9.955         _N3048           
 CLMA_303_852/Y1                   td                    0.179      10.134 r       u_Top_Project/u_algorithm_down/N2427/LUT6_inst_perm/L6
                                   net (fanout=24)       0.875      11.009         u_Top_Project/u_algorithm_down/N2427
 CLMS_309_829/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  11.009         Logic Levels: 4  
                                                                                   Logic: 0.879ns(11.706%), Route: 6.630ns(88.294%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.352     502.866         _N3128           
 CLMS_309_829/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.243                          
 clock uncertainty                                      -0.050     503.193                          

 Setup time                                             -0.226     502.967                          

 Data required time                                                502.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.967                          
 Data arrival time                                                  11.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       491.958                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][10]/opit_0_inv_L6Q_perm/CE
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.866
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.480       3.500         _N3129           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q0                    tco                   0.203       3.703 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.736       5.439         nt_vout_vs       
 CLMA_231_576/Y0                   td                    0.179       5.618 r       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=5005)     1.762       7.380         u_Top_Project/u_algorithm_down/N1834
 CLMA_177_768/Y0                   td                    0.096       7.476 r       u_Top_Project/u_algorithm_left/N693_1/gateop_LUT6DL5_perm/L6
                                   net (fanout=1933)     1.890       9.366         u_Top_Project/u_algorithm_down/N1795
 CLMA_303_852/CR2                  td                    0.222       9.588 r       CLKROUTE_743/CR  
                                   net (fanout=2)        0.367       9.955         _N3048           
 CLMA_303_852/Y1                   td                    0.179      10.134 r       u_Top_Project/u_algorithm_down/N2427/LUT6_inst_perm/L6
                                   net (fanout=24)       0.875      11.009         u_Top_Project/u_algorithm_down/N2427
 CLMS_309_829/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][10]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  11.009         Logic Levels: 4  
                                                                                   Logic: 0.879ns(11.706%), Route: 6.630ns(88.294%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.352     502.866         _N3128           
 CLMS_309_829/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.243                          
 clock uncertainty                                      -0.050     503.193                          

 Setup time                                             -0.226     502.967                          

 Data required time                                                502.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.967                          
 Data arrival time                                                  11.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       491.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][40]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv/D
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.458
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515       2.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.366       2.963         _N3128           
 CLMA_267_756/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][40]/opit_0_inv/CLK

 CLMA_267_756/CR1                  tco                   0.174       3.137 f       u_CORES/u_debug_core_0/TRIG0_ff[1][40]/opit_0_inv/Q
                                   net (fanout=2)        0.240       3.377         u_CORES/u_debug_core_0/TRIG0_ff[1] [40]
 CLMS_267_745/M3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv/D

 Data arrival time                                                   3.377         Logic Levels: 0  
                                                                                   Logic: 0.174ns(42.029%), Route: 0.240ns(57.971%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.438       3.458         _N3128           
 CLMS_267_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv/CLK
 clock pessimism                                        -0.464       2.994                          
 clock uncertainty                                       0.000       2.994                          

 Hold time                                               0.044       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                   3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  2.890
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.376     502.890         _N3131           
 CLMA_177_343/CLK                                                          f       u_Top_Project/u_algorithm_left/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMA_177_343/Q1                   tco                   0.159     503.049 f       u_Top_Project/u_algorithm_left/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.140     503.189         u_Top_Project/u_algorithm_left/count_ver [1]
 CLMA_177_343/B3                                                           f       u_Top_Project/u_algorithm_left/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.189         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.177%), Route: 0.140ns(46.823%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.445     503.367         _N3131           
 CLMA_177_343/CLK                                                          f       u_Top_Project/u_algorithm_left/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.890                          
 clock uncertainty                                       0.000     502.890                          

 Hold time                                              -0.042     502.848                          

 Data required time                                                502.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.848                          
 Data arrival time                                                 503.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.350
  Launch Clock Delay      :  2.873
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.359     502.873         _N3129           
 CLMS_171_757/CLK                                                          f       u_Top_Project/u_algorithm_down/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMS_171_757/Q1                   tco                   0.159     503.032 f       u_Top_Project/u_algorithm_down/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.141     503.173         u_Top_Project/u_algorithm_down/count_ver [1]
 CLMS_171_757/B3                                                           f       u_Top_Project/u_algorithm_down/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.173         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.000%), Route: 0.141ns(47.000%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.428     503.350         _N3129           
 CLMS_171_757/CLK                                                          f       u_Top_Project/u_algorithm_down/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.873                          
 clock uncertainty                                       0.000     502.873                          

 Hold time                                              -0.042     502.831                          

 Data required time                                                502.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.831                          
 Data arrival time                                                 503.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  0.666

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.450       3.287         _N3126           
 CLMA_261_672/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_672/Q0                   tco                   0.203       3.490 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.578       4.068         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_261_678/B4                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   4.068         Logic Levels: 0  
                                                                                   Logic: 0.203ns(25.992%), Route: 0.578ns(74.008%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.454 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.969         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.372      27.586         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.666      28.252                          
 clock uncertainty                                      -0.050      28.202                          

 Setup time                                             -0.150      28.052                          

 Data required time                                                 28.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.052                          
 Data arrival time                                                   4.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  0.666

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.450       3.287         _N3126           
 CLMA_261_672/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_672/CR0                  tco                   0.249       3.536 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.520       4.056         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_261_678/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   4.056         Logic Levels: 0  
                                                                                   Logic: 0.249ns(32.380%), Route: 0.520ns(67.620%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.454 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.969         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.372      27.586         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.666      28.252                          
 clock uncertainty                                      -0.050      28.202                          

 Setup time                                             -0.155      28.047                          

 Data required time                                                 28.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.047                          
 Data arrival time                                                   4.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  0.666

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.450       3.287         _N3126           
 CLMA_261_672/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK

 CLMA_261_672/CR1                  tco                   0.251       3.538 r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.390       3.928         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_261_678/B3                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.928         Logic Levels: 0  
                                                                                   Logic: 0.251ns(39.158%), Route: 0.390ns(60.842%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.454 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.969         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.372      27.586         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.666      28.252                          
 clock uncertainty                                      -0.050      28.202                          

 Setup time                                             -0.162      28.040                          

 Data required time                                                 28.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.040                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.267
  Launch Clock Delay      :  2.622
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.359       1.359         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.502 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.017         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.262 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.360       2.622         _N3126           
 CLMA_219_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_745/CR1                  tco                   0.174       2.796 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       2.936         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143]
 CLMA_219_745/B3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.936         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.430       3.267         _N3126           
 CLMA_219_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.645       2.622                          
 clock uncertainty                                       0.000       2.622                          

 Hold time                                              -0.038       2.584                          

 Data required time                                                  2.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.584                          
 Data arrival time                                                   2.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.265
  Launch Clock Delay      :  2.620
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.359       1.359         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.502 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.017         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.262 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.358       2.620         _N3126           
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_243_769/CR1                  tco                   0.174       2.794 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.141       2.935         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113]
 CLMS_243_769/B3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.935         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.238%), Route: 0.141ns(44.762%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.428       3.265         _N3126           
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.645       2.620                          
 clock uncertainty                                       0.000       2.620                          

 Hold time                                              -0.038       2.582                          

 Data required time                                                  2.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.582                          
 Data arrival time                                                   2.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.286
  Launch Clock Delay      :  2.641
  Clock Pessimism Removal :  -0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.359       1.359         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.502 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.017         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.262 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.379       2.641         _N3126           
 CLMA_261_679/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_261_679/CR0                  tco                   0.173       2.814 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.145       2.959         u_CORES/u_jtag_hub/data_ctrl
 CLMA_261_679/A3                                                           f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   2.959         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.403%), Route: 0.145ns(45.597%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.449       3.286         _N3126           
 CLMA_261_679/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.645       2.641                          
 clock uncertainty                                       0.000       2.641                          

 Hold time                                              -0.039       2.602                          

 Data required time                                                  2.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.602                          
 Data arrival time                                                   2.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.630
  Launch Clock Delay      :  3.455
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.954      26.954         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.168      27.122 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.724         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      28.011 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.444      28.455         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_249_691/Q0                   tco                   0.203      28.658 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.480      29.138         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_697/Y2                   td                    0.224      29.362 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.374      29.736         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_708/Y2                   td                    0.074      29.810 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.252      30.062         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_720/Y1                   td                    0.108      30.170 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      30.289         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_720/Y2                   td                    0.096      30.385 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.656      31.041         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_231_709/B3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  31.041         Logic Levels: 4  
                                                                                   Logic: 0.705ns(27.262%), Route: 1.881ns(72.738%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.359      51.359         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.502 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.017         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.262 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.368      52.630         _N3126           
 CLMA_231_709/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.630                          
 clock uncertainty                                      -0.050      52.580                          

 Setup time                                             -0.146      52.434                          

 Data required time                                                 52.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.434                          
 Data arrival time                                                  31.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.630
  Launch Clock Delay      :  3.455
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.954      26.954         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.168      27.122 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.724         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      28.011 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.444      28.455         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_249_691/Q0                   tco                   0.203      28.658 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.480      29.138         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_697/Y2                   td                    0.224      29.362 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.374      29.736         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_708/Y2                   td                    0.074      29.810 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.252      30.062         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_720/Y1                   td                    0.108      30.170 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      30.289         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_720/Y2                   td                    0.096      30.385 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.638      31.023         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_231_709/C3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  31.023         Logic Levels: 4  
                                                                                   Logic: 0.705ns(27.453%), Route: 1.863ns(72.547%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.359      51.359         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.502 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.017         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.262 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.368      52.630         _N3126           
 CLMA_231_709/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.630                          
 clock uncertainty                                      -0.050      52.580                          

 Setup time                                             -0.151      52.429                          

 Data required time                                                 52.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.429                          
 Data arrival time                                                  31.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.827  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.628
  Launch Clock Delay      :  3.455
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.954      26.954         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.168      27.122 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.724         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      28.011 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.444      28.455         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_249_691/Q0                   tco                   0.203      28.658 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.480      29.138         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_697/Y2                   td                    0.224      29.362 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.374      29.736         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_708/Y2                   td                    0.074      29.810 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.252      30.062         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_720/Y1                   td                    0.108      30.170 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      30.289         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_720/Y2                   td                    0.096      30.385 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.637      31.022         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMS_225_715/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  31.022         Logic Levels: 4  
                                                                                   Logic: 0.705ns(27.464%), Route: 1.862ns(72.536%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.359      51.359         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.502 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.017         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.262 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.366      52.628         _N3126           
 CLMS_225_715/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.628                          
 clock uncertainty                                      -0.050      52.578                          

 Setup time                                             -0.139      52.439                          

 Data required time                                                 52.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.439                          
 Data arrival time                                                  31.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.494  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  2.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.509      26.509         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.143      26.652 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.167         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      27.412 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.378      27.790         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_267_690/Q3                   tco                   0.158      27.948 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.159      28.107         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_261_691/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  28.107         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.842%), Route: 0.159ns(50.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.447       3.284         _N3126           
 CLMA_261_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.284                          
 clock uncertainty                                       0.050       3.334                          

 Hold time                                              -0.015       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  28.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.494  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  2.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.509      26.509         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.143      26.652 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.167         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      27.412 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.378      27.790         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_267_690/Q2                   tco                   0.158      27.948 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.158      28.106         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_261_691/A5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  28.106         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.447       3.284         _N3126           
 CLMA_261_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.284                          
 clock uncertainty                                       0.050       3.334                          

 Hold time                                              -0.020       3.314                          

 Data required time                                                  3.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.314                          
 Data arrival time                                                  28.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.494  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  2.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.509      26.509         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.143      26.652 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.167         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      27.412 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.378      27.790         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_267_690/Q2                   tco                   0.158      27.948 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.159      28.107         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_261_691/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  28.107         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.842%), Route: 0.159ns(50.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780       1.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.948 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       2.837 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.447       3.284         _N3126           
 CLMA_261_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.284                          
 clock uncertainty                                       0.050       3.334                          

 Hold time                                              -0.036       3.298                          

 Data required time                                                  3.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.298                          
 Data arrival time                                                  28.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.948 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.441      78.278         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_678/Q1                   tco                   0.204      78.482 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.673      80.155         u_CORES/conf_sel [0]
 CLMS_285_697/CR1                  td                    0.227      80.382 r       CLKROUTE_377/CR  
                                   net (fanout=6)        0.847      81.229         _N2682           
 CLMA_261_673/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.229         Logic Levels: 1  
                                                                                   Logic: 0.431ns(14.605%), Route: 2.520ns(85.395%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.509     126.509         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.143     126.652 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.167         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     127.412 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.380     127.792         _N3123           
 CLMA_261_673/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.792                          
 clock uncertainty                                      -0.050     127.742                          

 Setup time                                             -0.226     127.516                          

 Data required time                                                127.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.516                          
 Data arrival time                                                  81.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.787
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.948 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.441      78.278         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_678/Q1                   tco                   0.204      78.482 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.673      80.155         u_CORES/conf_sel [0]
 CLMS_285_697/CR1                  td                    0.227      80.382 r       CLKROUTE_377/CR  
                                   net (fanout=6)        0.805      81.187         _N2682           
 CLMA_249_691/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.187         Logic Levels: 1  
                                                                                   Logic: 0.431ns(14.816%), Route: 2.478ns(85.184%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.509     126.509         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.143     126.652 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.167         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     127.412 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.375     127.787         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.787                          
 clock uncertainty                                      -0.050     127.737                          

 Setup time                                             -0.226     127.511                          

 Data required time                                                127.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.511                          
 Data arrival time                                                  81.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.787
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.948 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.441      78.278         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_678/Q1                   tco                   0.204      78.482 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.673      80.155         u_CORES/conf_sel [0]
 CLMS_285_697/CR1                  td                    0.227      80.382 r       CLKROUTE_377/CR  
                                   net (fanout=6)        0.805      81.187         _N2682           
 CLMA_249_691/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.187         Logic Levels: 1  
                                                                                   Logic: 0.431ns(14.816%), Route: 2.478ns(85.184%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.509     126.509         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.143     126.652 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.167         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     127.412 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.375     127.787         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.787                          
 clock uncertainty                                      -0.050     127.737                          

 Setup time                                             -0.226     127.511                          

 Data required time                                                127.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.511                          
 Data arrival time                                                  81.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.872  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.458
  Launch Clock Delay      :  2.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.454 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.969         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.372     127.586         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_678/Q1                   tco                   0.159     127.745 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.006     128.751         u_CORES/conf_sel [0]
 CLMS_285_697/CR1                  td                    0.182     128.933 f       CLKROUTE_377/CR  
                                   net (fanout=6)        0.427     129.360         _N2682           
 CLMA_267_696/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.360         Logic Levels: 1  
                                                                                   Logic: 0.341ns(19.222%), Route: 1.433ns(80.778%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.954     126.954         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.168     127.122 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.724         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     128.011 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.447     128.458         _N3123           
 CLMA_267_696/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.458                          
 clock uncertainty                                       0.050     128.508                          

 Hold time                                              -0.049     128.459                          

 Data required time                                                128.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.459                          
 Data arrival time                                                 129.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.459
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.454 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.969         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.374     127.588         _N3126           
 CLMA_261_666/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_261_666/CR0                  tco                   0.173     127.761 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        1.608     129.369         u_CORES/id_o [0] 
 CLMA_267_690/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.369         Logic Levels: 0  
                                                                                   Logic: 0.173ns(9.714%), Route: 1.608ns(90.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.954     126.954         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.168     127.122 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.724         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     128.011 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.448     128.459         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.459                          
 clock uncertainty                                       0.050     128.509                          

 Hold time                                              -0.049     128.460                          

 Data required time                                                128.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.460                          
 Data arrival time                                                 129.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.459
  Launch Clock Delay      :  2.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.454 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.969         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.372     127.586         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_678/Q3                   tco                   0.159     127.745 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        1.637     129.382         u_CORES/id_o [4] 
 CLMA_267_690/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.382         Logic Levels: 0  
                                                                                   Logic: 0.159ns(8.853%), Route: 1.637ns(91.147%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.954     126.954         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.168     127.122 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.724         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     128.011 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.448     128.459         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.459                          
 clock uncertainty                                       0.050     128.509                          

 Hold time                                              -0.049     128.460                          

 Data required time                                                128.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.460                          
 Data arrival time                                                 129.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.922                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.443       4.061         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.185       4.246 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.591       5.837         sys_rst_n        
 CLMA_231_307/RSCO                 td                    0.094       5.931 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.931         _N97             
 CLMA_231_313/RSCO                 td                    0.075       6.006 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[5][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.006         _N96             
 CLMA_231_319/RSCO                 td                    0.075       6.081 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[3][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.081         _N95             
 CLMA_231_325/RSCO                 td                    0.075       6.156 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.156         _N94             
 CLMA_231_331/RSCO                 td                    0.075       6.231 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.231         _N93             
 CLMA_231_337/RSCO                 td                    0.075       6.306 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       6.306         _N92             
 CLMA_231_343/RSCO                 td                    0.075       6.381 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.381         _N91             
 CLMA_231_349/RSCO                 td                    0.075       6.456 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.waddr_msb/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       6.456         _N90             
 CLMA_231_355/RSCO                 td                    0.075       6.531 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[8]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       6.531         _N89             
 CLMA_231_361/RSCO                 td                    0.075       6.606 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       6.606         _N88             
 CLMA_231_367/RSCI                                                         r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS

 Data arrival time                                                   6.606         Logic Levels: 10 
                                                                                   Logic: 0.954ns(37.485%), Route: 1.591ns(62.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.375       8.039         _N3127           
 CLMA_231_367/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                         0.174       8.213                          
 clock uncertainty                                      -0.050       8.163                          

 Recovery time                                          -0.226       7.937                          

 Data required time                                                  7.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.937                          
 Data arrival time                                                   6.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.331                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.443       4.061         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.185       4.246 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.591       5.837         sys_rst_n        
 CLMA_231_307/RSCO                 td                    0.094       5.931 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.931         _N97             
 CLMA_231_313/RSCO                 td                    0.075       6.006 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[5][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.006         _N96             
 CLMA_231_319/RSCO                 td                    0.075       6.081 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[3][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.081         _N95             
 CLMA_231_325/RSCO                 td                    0.075       6.156 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.156         _N94             
 CLMA_231_331/RSCO                 td                    0.075       6.231 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.231         _N93             
 CLMA_231_337/RSCO                 td                    0.075       6.306 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       6.306         _N92             
 CLMA_231_343/RSCO                 td                    0.075       6.381 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.381         _N91             
 CLMA_231_349/RSCO                 td                    0.075       6.456 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.waddr_msb/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       6.456         _N90             
 CLMA_231_355/RSCO                 td                    0.075       6.531 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[8]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       6.531         _N89             
 CLMA_231_361/RSCO                 td                    0.075       6.606 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       6.606         _N88             
 CLMA_231_367/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   6.606         Logic Levels: 10 
                                                                                   Logic: 0.954ns(37.485%), Route: 1.591ns(62.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.375       8.039         _N3127           
 CLMA_231_367/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.174       8.213                          
 clock uncertainty                                      -0.050       8.163                          

 Recovery time                                          -0.226       7.937                          

 Data required time                                                  7.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.937                          
 Data arrival time                                                   6.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.331                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.443       4.061         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.185       4.246 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.591       5.837         sys_rst_n        
 CLMA_231_307/RSCO                 td                    0.094       5.931 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.931         _N97             
 CLMA_231_313/RSCO                 td                    0.075       6.006 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[5][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.006         _N96             
 CLMA_231_319/RSCO                 td                    0.075       6.081 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[3][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.081         _N95             
 CLMA_231_325/RSCO                 td                    0.075       6.156 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.156         _N94             
 CLMA_231_331/RSCO                 td                    0.075       6.231 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.231         _N93             
 CLMA_231_337/RSCO                 td                    0.075       6.306 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       6.306         _N92             
 CLMA_231_343/RSCO                 td                    0.075       6.381 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       6.381         _N91             
 CLMA_231_349/RSCO                 td                    0.075       6.456 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.waddr_msb/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       6.456         _N90             
 CLMA_231_355/RSCO                 td                    0.075       6.531 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[8]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       6.531         _N89             
 CLMA_231_361/RSCO                 td                    0.075       6.606 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       6.606         _N88             
 CLMA_231_367/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   6.606         Logic Levels: 10 
                                                                                   Logic: 0.954ns(37.485%), Route: 1.591ns(62.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.375       8.039         _N3127           
 CLMA_231_367/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.174       8.213                          
 clock uncertainty                                      -0.050       8.163                          

 Recovery time                                          -0.226       7.937                          

 Data required time                                                  7.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.937                          
 Data arrival time                                                   6.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.331                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[23]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.551
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.374       3.452         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.158       3.610 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.307       3.917         sys_rst_n        
 CLMA_249_373/RS                                                           f       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[23]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.917         Logic Levels: 0  
                                                                                   Logic: 0.158ns(33.978%), Route: 0.307ns(66.022%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.447       3.551         _N3127           
 CLMA_249_373/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[23]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Removal time                                           -0.064       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                   3.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.543
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.374       3.452         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.158       3.610 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.322       3.932         sys_rst_n        
 CLMA_249_415/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.917%), Route: 0.322ns(67.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.439       3.543         _N3127           
 CLMA_249_415/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.369                          
 clock uncertainty                                       0.050       3.419                          

 Removal time                                           -0.064       3.355                          

 Data required time                                                  3.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.355                          
 Data arrival time                                                   3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.577                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.543
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.374       3.452         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.158       3.610 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.322       3.932         sys_rst_n        
 CLMA_249_415/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.917%), Route: 0.322ns(67.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.439       3.543         _N3127           
 CLMA_249_415/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.369                          
 clock uncertainty                                       0.050       3.419                          

 Removal time                                           -0.064       3.355                          

 Data required time                                                  3.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.355                          
 Data arrival time                                                   3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.045
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.448       3.552         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.204       3.756 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.545       4.301         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_243_331/RSCO                 td                    0.094       4.395 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       4.395         _N156            
 CLMS_243_337/RSCO                 td                    0.075       4.470 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       4.470         _N155            
 CLMS_243_343/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.470         Logic Levels: 2  
                                                                                   Logic: 0.373ns(40.632%), Route: 0.545ns(59.368%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.381       8.045         _N3127           
 CLMS_243_343/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.440       8.485                          
 clock uncertainty                                      -0.050       8.435                          

 Recovery time                                          -0.226       8.209                          

 Data required time                                                  8.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.209                          
 Data arrival time                                                   4.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.044
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.448       3.552         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.251       3.803 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.690       4.493         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_249_355/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.251ns(26.674%), Route: 0.690ns(73.326%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.380       8.044         _N3127           
 CLMA_249_355/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.481       8.525                          
 clock uncertainty                                      -0.050       8.475                          

 Recovery time                                          -0.226       8.249                          

 Data required time                                                  8.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.249                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.044
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.448       3.552         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.251       3.803 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.690       4.493         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_249_355/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.251ns(26.674%), Route: 0.690ns(73.326%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       7.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.380       8.044         _N3127           
 CLMA_249_355/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.481       8.525                          
 clock uncertainty                                      -0.050       8.475                          

 Recovery time                                          -0.226       8.249                          

 Data required time                                                  8.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.249                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.378       3.042         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.174       3.216 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.138       3.354         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_249_367/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.354         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.769%), Route: 0.138ns(44.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.448       3.552         _N3127           
 CLMA_249_367/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.481       3.071                          
 clock uncertainty                                       0.000       3.071                          

 Removal time                                           -0.064       3.007                          

 Data required time                                                  3.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.007                          
 Data arrival time                                                   3.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.032
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.368       3.032         _N3127           
 CLMA_243_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_414/CR1                  tco                   0.174       3.206 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=16)       0.294       3.500         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_420/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.500         Logic Levels: 0  
                                                                                   Logic: 0.174ns(37.179%), Route: 0.294ns(62.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.435       3.539         _N3127           
 CLMA_231_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       3.099                          
 clock uncertainty                                       0.000       3.099                          

 Removal time                                           -0.064       3.035                          

 Data required time                                                  3.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.035                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.032
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.419         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.368       3.032         _N3127           
 CLMA_243_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_414/CR1                  tco                   0.174       3.206 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=16)       0.294       3.500         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_420/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.500         Logic Levels: 0  
                                                                                   Logic: 0.174ns(37.179%), Route: 0.294ns(62.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.435       3.539         _N3127           
 CLMA_231_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       3.099                          
 clock uncertainty                                       0.000       3.099                          

 Removal time                                           -0.064       3.035                          

 Data required time                                                  3.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.035                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.443       4.061         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.185       4.246 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     2.495       6.741         sys_rst_n        
 CLMS_45_565/RSCO                  td                    0.094       6.835 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.835         _N34             
 CLMS_45_571/RSCO                  td                    0.075       6.910 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.910         _N33             
 CLMS_45_577/RSCO                  td                    0.075       6.985 r       lut_hdmi_m0/N34_5/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.985         _N32             
 CLMS_45_583/RSCO                  td                    0.075       7.060 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       7.060         _N31             
 CLMS_45_589/RSCO                  td                    0.075       7.135 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       7.135         _N30             
 CLMS_45_595/RSCI                                                          r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   7.135         Logic Levels: 5  
                                                                                   Logic: 0.579ns(18.835%), Route: 2.495ns(81.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.411      23.489         _N3124           
 CLMS_45_595/CLK                                                           r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.411      23.900                          
 clock uncertainty                                      -0.150      23.750                          

 Recovery time                                          -0.226      23.524                          

 Data required time                                                 23.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.524                          
 Data arrival time                                                   7.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.389                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.488
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.443       4.061         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.185       4.246 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     2.495       6.741         sys_rst_n        
 CLMS_45_565/RSCO                  td                    0.094       6.835 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.835         _N34             
 CLMS_45_571/RSCO                  td                    0.075       6.910 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.910         _N33             
 CLMS_45_577/RSCO                  td                    0.075       6.985 r       lut_hdmi_m0/N34_5/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.985         _N32             
 CLMS_45_583/RSCO                  td                    0.075       7.060 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       7.060         _N31             
 CLMS_45_589/RSCI                                                          r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   7.060         Logic Levels: 4  
                                                                                   Logic: 0.504ns(16.806%), Route: 2.495ns(83.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.410      23.488         _N3124           
 CLMS_45_589/CLK                                                           r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.411      23.899                          
 clock uncertainty                                      -0.150      23.749                          

 Recovery time                                          -0.226      23.523                          

 Data required time                                                 23.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.523                          
 Data arrival time                                                   7.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.463                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.488
  Launch Clock Delay      :  4.061
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.443       4.061         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.185       4.246 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     2.495       6.741         sys_rst_n        
 CLMA_45_564/RSCO                  td                    0.094       6.835 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.835         _N28             
 CLMA_45_570/RSCO                  td                    0.075       6.910 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       6.910         _N27             
 CLMA_45_576/RSCO                  td                    0.075       6.985 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.985         _N26             
 CLMA_45_582/RSCO                  td                    0.075       7.060 r       i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.060         _N25             
 CLMA_45_588/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   7.060         Logic Levels: 4  
                                                                                   Logic: 0.504ns(16.806%), Route: 2.495ns(83.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.410      23.488         _N3124           
 CLMA_45_588/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.411      23.899                          
 clock uncertainty                                      -0.150      23.749                          

 Recovery time                                          -0.226      23.523                          

 Data required time                                                 23.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.523                          
 Data arrival time                                                   7.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.463                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.374       3.452         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.158       3.610 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.341       4.951         sys_rst_n        
 CLMA_63_570/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.951         Logic Levels: 0  
                                                                                   Logic: 0.158ns(10.540%), Route: 1.341ns(89.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.474       4.092         _N3124           
 CLMA_63_570/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.681                          
 clock uncertainty                                       0.000       3.681                          

 Removal time                                           -0.064       3.617                          

 Data required time                                                  3.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.617                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.334                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.374       3.452         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.158       3.610 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.341       4.951         sys_rst_n        
 CLMS_63_571/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.951         Logic Levels: 0  
                                                                                   Logic: 0.158ns(10.540%), Route: 1.341ns(89.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.474       4.092         _N3124           
 CLMS_63_571/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.681                          
 clock uncertainty                                       0.000       3.681                          

 Removal time                                           -0.064       3.617                          

 Data required time                                                  3.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.617                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.334                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_582/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.374       3.452         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.158       3.610 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.341       4.951         sys_rst_n        
 CLMS_63_571/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.951         Logic Levels: 0  
                                                                                   Logic: 0.158ns(10.540%), Route: 1.341ns(89.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_582/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.474       4.092         _N3124           
 CLMS_63_571/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.411       3.681                          
 clock uncertainty                                       0.000       3.681                          

 Removal time                                           -0.064       3.617                          

 Data required time                                                  3.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.617                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.449       3.469         _N3129           
 CLMA_159_690/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_159_690/Q0                   tco                   0.185       3.654 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=168)      1.563       5.217         u_CORES/u_debug_core_0/resetn
 CLMA_273_703/RSCO                 td                    0.094       5.311 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.311         _N2247           
 CLMA_273_709/RSCO                 td                    0.075       5.386 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.386         _N2246           
 CLMA_273_715/RSCO                 td                    0.075       5.461 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.461         _N2245           
 CLMA_273_721/RSCO                 td                    0.075       5.536 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.536         _N2244           
 CLMA_273_727/RSCO                 td                    0.075       5.611 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.611         _N2243           
 CLMA_273_733/RSCO                 td                    0.075       5.686 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.686         _N2242           
 CLMA_273_739/RSCO                 td                    0.075       5.761 r       u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.761         _N2241           
 CLMA_273_745/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv/RS

 Data arrival time                                                   5.761         Logic Levels: 7  
                                                                                   Logic: 0.729ns(31.806%), Route: 1.563ns(68.194%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.369    1002.966         _N3128           
 CLMA_273_745/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.260                          
 clock uncertainty                                      -0.050    1003.210                          

 Recovery time                                          -0.226    1002.984                          

 Data required time                                               1002.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.984                          
 Data arrival time                                                   5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.449       3.469         _N3129           
 CLMA_159_690/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_159_690/Q0                   tco                   0.185       3.654 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=168)      1.563       5.217         u_CORES/u_debug_core_0/resetn
 CLMA_273_703/RSCO                 td                    0.094       5.311 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.311         _N2247           
 CLMA_273_709/RSCO                 td                    0.075       5.386 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.386         _N2246           
 CLMA_273_715/RSCO                 td                    0.075       5.461 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.461         _N2245           
 CLMA_273_721/RSCO                 td                    0.075       5.536 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.536         _N2244           
 CLMA_273_727/RSCO                 td                    0.075       5.611 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.611         _N2243           
 CLMA_273_733/RSCO                 td                    0.075       5.686 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.686         _N2242           
 CLMA_273_739/RSCO                 td                    0.075       5.761 r       u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.761         _N2241           
 CLMA_273_745/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/RS

 Data arrival time                                                   5.761         Logic Levels: 7  
                                                                                   Logic: 0.729ns(31.806%), Route: 1.563ns(68.194%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.369    1002.966         _N3128           
 CLMA_273_745/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.260                          
 clock uncertainty                                      -0.050    1003.210                          

 Recovery time                                          -0.226    1002.984                          

 Data required time                                               1002.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.984                          
 Data arrival time                                                   5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.449       3.469         _N3129           
 CLMA_159_690/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_159_690/Q0                   tco                   0.185       3.654 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=168)      1.563       5.217         u_CORES/u_debug_core_0/resetn
 CLMA_273_703/RSCO                 td                    0.094       5.311 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.311         _N2247           
 CLMA_273_709/RSCO                 td                    0.075       5.386 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.386         _N2246           
 CLMA_273_715/RSCO                 td                    0.075       5.461 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.461         _N2245           
 CLMA_273_721/RSCO                 td                    0.075       5.536 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.536         _N2244           
 CLMA_273_727/RSCO                 td                    0.075       5.611 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.611         _N2243           
 CLMA_273_733/RSCO                 td                    0.075       5.686 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.686         _N2242           
 CLMA_273_739/RSCO                 td                    0.075       5.761 r       u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       5.761         _N2241           
 CLMA_273_745/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS

 Data arrival time                                                   5.761         Logic Levels: 7  
                                                                                   Logic: 0.729ns(31.806%), Route: 1.563ns(68.194%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.369    1002.966         _N3128           
 CLMA_273_745/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.260                          
 clock uncertainty                                      -0.050    1003.210                          

 Recovery time                                          -0.226    1002.984                          

 Data required time                                               1002.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.984                          
 Data arrival time                                                   5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/valid_min_RGB/opit_0_inv_L6Q_perm/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.364
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.372     502.886         _N3131           
 CLMA_177_366/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_177_366/Q0                   tco                   0.159     503.045 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=81)       0.231     503.276         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMS_171_367/RS                                                           f       u_Top_Project/u_algorithm_left/uu_GetMin/valid_min_RGB/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.276         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.769%), Route: 0.231ns(59.231%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.442     503.364         _N3131           
 CLMS_171_367/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/valid_min_RGB/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.956                          
 clock uncertainty                                       0.000     502.956                          

 Removal time                                           -0.063     502.893                          

 Data required time                                                502.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.893                          
 Data arrival time                                                 503.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.362
  Launch Clock Delay      :  2.884
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.370     502.884         _N3131           
 CLMA_189_534/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_189_534/Q0                   tco                   0.159     503.043 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=77)       0.245     503.288         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMA_177_529/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 503.288         Logic Levels: 0  
                                                                                   Logic: 0.159ns(39.356%), Route: 0.245ns(60.644%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.440     503.362         _N3131           
 CLMA_177_529/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.408     502.954                          
 clock uncertainty                                       0.000     502.954                          

 Removal time                                           -0.063     502.891                          

 Data required time                                                502.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.891                          
 Data arrival time                                                 503.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.362
  Launch Clock Delay      :  2.884
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.370     502.884         _N3131           
 CLMA_189_534/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_189_534/Q0                   tco                   0.159     503.043 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=77)       0.245     503.288         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMA_177_529/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 503.288         Logic Levels: 0  
                                                                                   Logic: 0.159ns(39.356%), Route: 0.245ns(60.644%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.440     503.362         _N3131           
 CLMA_177_529/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.408     502.954                          
 clock uncertainty                                       0.000     502.954                          

 Removal time                                           -0.063     502.891                          

 Data required time                                                502.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.891                          
 Data arrival time                                                 503.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.452       3.556         _N3127           
 CLMS_243_337/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMS_243_337/Q0                   tco                   0.203       3.759 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.710       4.469         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_249_366/Y1                   td                    0.229       4.698 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.902       6.600         nt_ws            
 IOLHR_16_282/DO_P                 td                    1.172       7.772 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.772         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    2.410      10.182 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119      10.301         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                  10.301         Logic Levels: 3  
                                                                                   Logic: 4.014ns(59.511%), Route: 2.731ns(40.489%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.817         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.434       3.538         _N3127           
 CLMA_231_426/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_231_426/Q0                   tco                   0.203       3.741 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.431       4.172         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_243_414/Y1                   td                    0.229       4.401 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.153       6.554         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    1.172       7.726 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.726         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    2.410      10.136 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116      10.252         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                  10.252         Logic Levels: 3  
                                                                                   Logic: 4.014ns(59.786%), Route: 2.700ns(40.214%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.445       3.465         _N3128           
 CLMA_231_666/CLK                                                          r       vin_hs_d2/opit_0_inv/CLK

 CLMA_231_666/Q3                   tco                   0.185       3.650 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=66)       3.536       7.186         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    1.172       8.358 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.358         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.728      10.086 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120      10.206         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                  10.206         Logic Levels: 2  
                                                                                   Logic: 3.085ns(45.765%), Route: 3.656ns(54.235%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.297       1.189         nt_vin_vs        
 CLMA_21_642/M1                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.189         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.985%), Route: 0.452ns(38.015%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[1] (port)
Endpoint    : vin_data_d0[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G24                                                     0.000       0.000 f       vin_data[1] (port)
                                   net (fanout=1)        0.142       0.142         vin_data[1]      
 IOBD_0_684/DIN                    td                    0.646       0.788 f       vin_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.788         vin_data_ibuf[1]/ntD
 IOLHR_16_684/DI_TO_CLK            td                    0.091       0.879 f       vin_data_ibuf[1]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.753       1.632         nt_vin_data[1]   
 CLMA_159_720/M3                                                           f       vin_data_d0[1]/opit_0_inv/D

 Data arrival time                                                   1.632         Logic Levels: 2  
                                                                                   Logic: 0.737ns(45.159%), Route: 0.895ns(54.841%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[11] (port)
Endpoint    : vin_data_d0[11]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E26                                                     0.000       0.000 f       vin_data[11] (port)
                                   net (fanout=1)        0.165       0.165         vin_data[11]     
 IOBD_0_660/DIN                    td                    0.646       0.811 f       vin_data_ibuf[11]/opit_0/O
                                   net (fanout=1)        0.000       0.811         vin_data_ibuf[11]/ntD
 IOLHR_16_660/DI_TO_CLK            td                    0.091       0.902 f       vin_data_ibuf[11]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.760       1.662         nt_vin_data[11]  
 CLMA_165_708/M2                                                           f       vin_data_d0[11]/opit_0_inv/D

 Data arrival time                                                   1.662         Logic Levels: 2  
                                                                                   Logic: 0.737ns(44.344%), Route: 0.925ns(55.656%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.300       2.500           0.200           High Pulse Width  CLMA_231_397/CLK        u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 2.300       2.500           0.200           Low Pulse Width   CLMA_231_397/CLK        u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 2.300       2.500           0.200           High Pulse Width  CLMA_231_378/CLK        u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_45_582/CLK         i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_45_582/CLK         i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
 9.800       10.000          0.200           High Pulse Width  CLMS_45_565/CLK         i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/CLK
====================================================================================================

{hdmi_loop|vin_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_256_702/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_256_702/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKA[0]
 499.800     500.000         0.200           Low Pulse Width   CLMA_273_726/CLK        u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           High Pulse Width  DRM_256_702/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           Low Pulse Width   DRM_256_702/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKB[0]
 24.800      25.000          0.200           Low Pulse Width   CLMA_273_744/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_249_691/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_249_691/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_261_673/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.017
  Launch Clock Delay      :  2.368
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.303       2.368         _N3127           
 CLMA_231_361/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_361/Q0                   tco                   0.125       2.493 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.417       2.910         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rptr [7]
 CLMS_243_355/Y1                   td                    0.147       3.057 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.243       3.300         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_243_336/COUT                 td                    0.193       3.493 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.493         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMA_243_342/Y3                   td                    0.140       3.633 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.261       3.894         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMA_231_337/Y1                   td                    0.066       3.960 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.337       4.297         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMA_243_354/COUT                 td                    0.197       4.494 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.494         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_243_360/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.494         Logic Levels: 5  
                                                                                   Logic: 0.868ns(40.828%), Route: 1.258ns(59.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.256       7.017         _N3127           
 CLMA_243_360/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.304       7.321                          
 clock uncertainty                                      -0.050       7.271                          

 Setup time                                             -0.047       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                   4.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  2.360
  Clock Pessimism Removal :  0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.295       2.360         _N3127           
 CLMA_267_438/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/CLK

 CLMA_267_438/Q3                   tco                   0.125       2.485 f       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Right_FIFO/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.251       2.736         u_Top_Project/rd_en_Right_FIFO
 CLMA_267_462/CR1                  td                    0.131       2.867 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.379       3.246         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N2
 CLMA_261_433/COUT                 td                    0.198       3.444 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.444         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_261_439/COUT                 td                    0.056       3.500 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.500         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1110
 CLMA_261_445/Y1                   td                    0.087       3.587 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.346       3.933         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMS_243_439/Y3                   td                    0.070       4.003 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.354       4.357         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_261_451/COUT                 td                    0.102       4.459 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.459         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_261_463/CIN                                                          f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.459         Logic Levels: 6  
                                                                                   Logic: 0.769ns(36.636%), Route: 1.330ns(63.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.246       7.007         _N3127           
 CLMA_261_463/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.314       7.321                          
 clock uncertainty                                      -0.050       7.271                          

 Setup time                                             -0.047       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                   4.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.009
  Launch Clock Delay      :  2.361
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.296       2.361         _N3127           
 CLMA_243_408/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_243_408/Q0                   tco                   0.125       2.486 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.360       2.846         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rptr [7]
 CLMA_231_385/Y1                   td                    0.147       2.993 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N114_6/gateop_perm/Y
                                   net (fanout=2)        0.259       3.252         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_243_378/COUT                 td                    0.198       3.450 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.450         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
 CLMA_243_384/COUT                 td                    0.056       3.506 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.506         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2166
 CLMA_243_390/Y1                   td                    0.087       3.593 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.244       3.837         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMA_243_408/Y0                   td                    0.070       3.907 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.342       4.249         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_231_391/COUT                 td                    0.097       4.346 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.346         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_231_397/CIN                                                          f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.346         Logic Levels: 6  
                                                                                   Logic: 0.780ns(39.295%), Route: 1.205ns(60.705%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.248       7.009         _N3127           
 CLMA_231_397/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.304       7.313                          
 clock uncertainty                                      -0.050       7.263                          

 Setup time                                             -0.047       7.216                          

 Data required time                                                  7.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.216                          
 Data arrival time                                                   4.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.363
  Launch Clock Delay      :  2.011
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.250       2.011         _N3127           
 CLMA_231_385/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK

 CLMA_231_385/Q0                   tco                   0.103       2.114 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.170         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [5]
 CLMA_231_385/M3                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D

 Data arrival time                                                   2.170         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.298       2.363         _N3127           
 CLMA_231_385/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.352       2.011                          
 clock uncertainty                                       0.000       2.011                          

 Hold time                                               0.026       2.037                          

 Data required time                                                  2.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.037                          
 Data arrival time                                                   2.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.372
  Launch Clock Delay      :  2.020
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.259       2.020         _N3127           
 CLMA_249_355/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_249_355/Q0                   tco                   0.103       2.123 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=8)        0.058       2.181         u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count [4]
 CLMA_249_355/D5                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.181         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.307       2.372         _N3127           
 CLMA_249_355/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.352       2.020                          
 clock uncertainty                                       0.000       2.020                          

 Hold time                                              -0.011       2.009                          

 Data required time                                                  2.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.009                          
 Data arrival time                                                   2.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.363
  Launch Clock Delay      :  2.011
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.250       2.011         _N3127           
 CLMA_243_396/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK

 CLMA_243_396/Q3                   tco                   0.103       2.114 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.169         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [3]
 CLMA_243_396/M1                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D

 Data arrival time                                                   2.169         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.298       2.363         _N3127           
 CLMA_243_396/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.352       2.011                          
 clock uncertainty                                       0.000       2.011                          

 Hold time                                              -0.025       1.986                          

 Data required time                                                  1.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.986                          
 Data arrival time                                                   2.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.327
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.301       2.730         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.125       2.855 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.426       4.281         sys_rst_n        
 CLMA_51_588/A3                                                            f       i2c_config_m0/i2c_write_req/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.281         Logic Levels: 0  
                                                                                   Logic: 0.125ns(8.059%), Route: 1.426ns(91.941%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.290      22.327         _N3124           
 CLMA_51_588/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.297      22.624                          
 clock uncertainty                                      -0.150      22.474                          

 Setup time                                             -0.082      22.392                          

 Data required time                                                 22.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.392                          
 Data arrival time                                                   4.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.111                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.341       2.770         _N3124           
 CLMA_33_588/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_33_588/Q2                    tco                   0.125       2.895 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.055         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMS_33_595/Y0                    td                    0.100       3.155 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.242       3.397         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52508
 CLMS_27_583/Y0                    td                    0.070       3.467 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.240       3.707         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52510
 CLMS_33_577/Y1                    td                    0.055       3.762 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.226       3.988         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_570/CECO                  td                    0.088       4.076 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.076         _N2276           
 CLMA_33_576/CECO                  td                    0.088       4.164 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.164         _N2275           
 CLMA_33_582/CECO                  td                    0.088       4.252 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.252         _N2274           
 CLMA_33_588/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.252         Logic Levels: 6  
                                                                                   Logic: 0.614ns(41.430%), Route: 0.868ns(58.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.293      22.330         _N3124           
 CLMA_33_588/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.770                          
 clock uncertainty                                      -0.150      22.620                          

 Setup time                                             -0.116      22.504                          

 Data required time                                                 22.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.504                          
 Data arrival time                                                   4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.252                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.341       2.770         _N3124           
 CLMA_33_588/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_33_588/Q2                    tco                   0.125       2.895 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.055         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMS_33_595/Y0                    td                    0.100       3.155 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.242       3.397         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52508
 CLMS_27_583/Y0                    td                    0.070       3.467 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.240       3.707         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52510
 CLMS_33_577/Y1                    td                    0.055       3.762 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.226       3.988         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_570/CECO                  td                    0.088       4.076 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.076         _N2276           
 CLMA_33_576/CECO                  td                    0.088       4.164 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.164         _N2275           
 CLMA_33_582/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.164         Logic Levels: 5  
                                                                                   Logic: 0.526ns(37.733%), Route: 0.868ns(62.267%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.292      22.329         _N3124           
 CLMA_33_582/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.754                          
 clock uncertainty                                      -0.150      22.604                          

 Setup time                                             -0.116      22.488                          

 Data required time                                                 22.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.488                          
 Data arrival time                                                   4.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.324                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.289       2.326         _N3124           
 CLMA_51_582/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_51_582/Q0                    tco                   0.103       2.429 r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.060       2.489         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMA_51_582/M0                                                            r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M

 Data arrival time                                                   2.489         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.337       2.766         _N3124           
 CLMA_51_582/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.440       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Hold time                                              -0.008       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.762
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.284       2.321         _N3124           
 CLMS_63_571/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_571/Q0                    tco                   0.103       2.424 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=6)        0.060       2.484         i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt [0]
 CLMS_63_571/D5                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.484         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.333       2.762         _N3124           
 CLMS_63_571/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.322                          
 clock uncertainty                                       0.000       2.322                          

 Hold time                                              -0.011       2.311                          

 Data required time                                                  2.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.311                          
 Data arrival time                                                   2.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.770
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.293       2.330         _N3124           
 CLMS_27_583/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK

 CLMS_27_583/Q3                    tco                   0.103       2.433 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.059       2.492         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL
 CLMS_27_583/C5                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.492         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.341       2.770         _N3124           
 CLMS_27_583/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.330                          
 clock uncertainty                                       0.000       2.330                          

 Hold time                                              -0.014       2.316                          

 Data required time                                                  2.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.316                          
 Data arrival time                                                   2.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][16]/opit_0_inv_L6Q_perm/CE
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.992
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.339       2.396         _N3129           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.115       3.636         nt_vout_vs       
 CLMA_231_576/Y0                   td                    0.100       3.736 f       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=5005)     1.078       4.814         u_Top_Project/u_algorithm_down/N1834
 CLMA_177_768/Y0                   td                    0.066       4.880 f       u_Top_Project/u_algorithm_left/N693_1/gateop_LUT6DL5_perm/L6
                                   net (fanout=1933)     1.198       6.078         u_Top_Project/u_algorithm_down/N1795
 CLMA_303_852/CR2                  td                    0.139       6.217 f       CLKROUTE_743/CR  
                                   net (fanout=2)        0.215       6.432         _N3048           
 CLMA_303_852/Y1                   td                    0.104       6.536 r       u_Top_Project/u_algorithm_down/N2427/LUT6_inst_perm/L6
                                   net (fanout=24)       0.556       7.092         u_Top_Project/u_algorithm_down/N2427
 CLMS_345_805/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][16]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   7.092         Logic Levels: 4  
                                                                                   Logic: 0.534ns(11.371%), Route: 4.162ns(88.629%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.238     501.992         _N3128           
 CLMS_345_805/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][16]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.200                          
 clock uncertainty                                      -0.050     502.150                          

 Setup time                                             -0.116     502.034                          

 Data required time                                                502.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.034                          
 Data arrival time                                                   7.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.942                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][2]/opit_0_inv_L6Q_perm/CE
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.992
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.339       2.396         _N3129           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.115       3.636         nt_vout_vs       
 CLMA_231_576/Y0                   td                    0.100       3.736 f       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=5005)     1.078       4.814         u_Top_Project/u_algorithm_down/N1834
 CLMA_177_768/Y0                   td                    0.066       4.880 f       u_Top_Project/u_algorithm_left/N693_1/gateop_LUT6DL5_perm/L6
                                   net (fanout=1933)     1.198       6.078         u_Top_Project/u_algorithm_down/N1795
 CLMA_303_852/CR2                  td                    0.139       6.217 f       CLKROUTE_743/CR  
                                   net (fanout=2)        0.215       6.432         _N3048           
 CLMA_303_852/Y1                   td                    0.104       6.536 r       u_Top_Project/u_algorithm_down/N2427/LUT6_inst_perm/L6
                                   net (fanout=24)       0.479       7.015         u_Top_Project/u_algorithm_down/N2427
 CLMS_309_829/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   7.015         Logic Levels: 4  
                                                                                   Logic: 0.534ns(11.561%), Route: 4.085ns(88.439%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.238     501.992         _N3128           
 CLMS_309_829/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.200                          
 clock uncertainty                                      -0.050     502.150                          

 Setup time                                             -0.116     502.034                          

 Data required time                                                502.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.034                          
 Data arrival time                                                   7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.019                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][10]/opit_0_inv_L6Q_perm/CE
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.992
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.339       2.396         _N3129           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.115       3.636         nt_vout_vs       
 CLMA_231_576/Y0                   td                    0.100       3.736 f       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=5005)     1.078       4.814         u_Top_Project/u_algorithm_down/N1834
 CLMA_177_768/Y0                   td                    0.066       4.880 f       u_Top_Project/u_algorithm_left/N693_1/gateop_LUT6DL5_perm/L6
                                   net (fanout=1933)     1.198       6.078         u_Top_Project/u_algorithm_down/N1795
 CLMA_303_852/CR2                  td                    0.139       6.217 f       CLKROUTE_743/CR  
                                   net (fanout=2)        0.215       6.432         _N3048           
 CLMA_303_852/Y1                   td                    0.104       6.536 r       u_Top_Project/u_algorithm_down/N2427/LUT6_inst_perm/L6
                                   net (fanout=24)       0.479       7.015         u_Top_Project/u_algorithm_down/N2427
 CLMS_309_829/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][10]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   7.015         Logic Levels: 4  
                                                                                   Logic: 0.534ns(11.561%), Route: 4.085ns(88.439%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.238     501.992         _N3128           
 CLMS_309_829/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.200                          
 clock uncertainty                                      -0.050     502.150                          

 Setup time                                             -0.116     502.034                          

 Data required time                                                502.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.034                          
 Data arrival time                                                   7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.018
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.264     502.018         _N3131           
 CLMA_177_343/CLK                                                          f       u_Top_Project/u_algorithm_left/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMA_177_343/Q1                   tco                   0.104     502.122 r       u_Top_Project/u_algorithm_left/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.109     502.231         u_Top_Project/u_algorithm_left/count_ver [1]
 CLMA_177_343/B3                                                           r       u_Top_Project/u_algorithm_left/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.231         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.826%), Route: 0.109ns(51.174%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.311     502.362         _N3131           
 CLMA_177_343/CLK                                                          f       u_Top_Project/u_algorithm_left/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.018                          
 clock uncertainty                                       0.000     502.018                          

 Hold time                                              -0.014     502.004                          

 Data required time                                                502.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.004                          
 Data arrival time                                                 502.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.344
  Launch Clock Delay      :  2.000
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.246     502.000         _N3129           
 CLMS_171_757/CLK                                                          f       u_Top_Project/u_algorithm_down/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMS_171_757/Q1                   tco                   0.104     502.104 r       u_Top_Project/u_algorithm_down/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.110     502.214         u_Top_Project/u_algorithm_down/count_ver [1]
 CLMS_171_757/B3                                                           r       u_Top_Project/u_algorithm_down/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.214         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.598%), Route: 0.110ns(51.402%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.293     502.344         _N3129           
 CLMS_171_757/CLK                                                          f       u_Top_Project/u_algorithm_down/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.000                          
 clock uncertainty                                       0.000     502.000                          

 Hold time                                              -0.014     501.986                          

 Data required time                                                501.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.986                          
 Data arrival time                                                 502.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.018
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_493/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_825/CLKOUT
                                   net (fanout=1325)     0.264     502.018         _N3130           
 CLMA_273_541/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMA_273_541/Q1                   tco                   0.104     502.122 r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.110     502.232         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMA_273_541/B3                                                           r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.232         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.598%), Route: 0.110ns(51.402%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_493/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_825/CLKOUT
                                   net (fanout=1325)     0.311     502.362         _N3130           
 CLMA_273_541/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.018                          
 clock uncertainty                                       0.000     502.018                          

 Hold time                                              -0.014     502.004                          

 Data required time                                                502.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.004                          
 Data arrival time                                                 502.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.779
  Launch Clock Delay      :  2.090
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.307       2.090         _N3126           
 CLMA_261_672/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_672/CR0                  tco                   0.141       2.231 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.309       2.540         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_261_678/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   2.540         Logic Levels: 0  
                                                                                   Logic: 0.141ns(31.333%), Route: 0.309ns(68.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.996 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.260      26.779         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.297      27.076                          
 clock uncertainty                                      -0.050      27.026                          

 Setup time                                             -0.093      26.933                          

 Data required time                                                 26.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.933                          
 Data arrival time                                                   2.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.779
  Launch Clock Delay      :  2.090
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.307       2.090         _N3126           
 CLMA_261_672/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_672/Q0                   tco                   0.125       2.215 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.319       2.534         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_261_678/B4                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.534         Logic Levels: 0  
                                                                                   Logic: 0.125ns(28.153%), Route: 0.319ns(71.847%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.996 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.260      26.779         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      27.076                          
 clock uncertainty                                      -0.050      27.026                          

 Setup time                                             -0.091      26.935                          

 Data required time                                                 26.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.935                          
 Data arrival time                                                   2.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.779
  Launch Clock Delay      :  2.090
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.307       2.090         _N3126           
 CLMA_261_672/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK

 CLMA_261_672/CR1                  tco                   0.142       2.232 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.230       2.462         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_261_678/B3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.462         Logic Levels: 0  
                                                                                   Logic: 0.142ns(38.172%), Route: 0.230ns(61.828%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.996 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.260      26.779         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      27.076                          
 clock uncertainty                                      -0.050      27.026                          

 Setup time                                             -0.095      26.931                          

 Data required time                                                 26.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.931                          
 Data arrival time                                                   2.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.067
  Launch Clock Delay      :  1.686
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.830       0.830         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.927 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.255         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.450 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.236       1.686         _N3126           
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_243_769/CR1                  tco                   0.124       1.810 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       1.911         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113]
 CLMS_243_769/B3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.911         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.284       2.067         _N3126           
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.381       1.686                          
 clock uncertainty                                       0.000       1.686                          

 Hold time                                              -0.026       1.660                          

 Data required time                                                  1.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.660                          
 Data arrival time                                                   1.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.070
  Launch Clock Delay      :  1.688
  Clock Pessimism Removal :  -0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.830       0.830         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.927 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.255         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.450 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.238       1.688         _N3126           
 CLMA_219_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_745/CR1                  tco                   0.124       1.812 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       1.913         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143]
 CLMA_219_745/B3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.913         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.287       2.070         _N3126           
 CLMA_219_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.382       1.688                          
 clock uncertainty                                       0.000       1.688                          

 Hold time                                              -0.026       1.662                          

 Data required time                                                  1.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.662                          
 Data arrival time                                                   1.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.089
  Launch Clock Delay      :  1.708
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.830       0.830         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.927 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.255         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.450 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.258       1.708         _N3126           
 CLMA_261_679/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_261_679/CR0                  tco                   0.123       1.831 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.103       1.934         u_CORES/u_jtag_hub/data_ctrl
 CLMA_261_679/A3                                                           f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   1.934         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.306       2.089         _N3126           
 CLMA_261_679/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.381       1.708                          
 clock uncertainty                                       0.000       1.708                          

 Hold time                                              -0.026       1.682                          

 Data required time                                                  1.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.682                          
 Data arrival time                                                   1.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.697
  Launch Clock Delay      :  2.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.168      26.168         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.115      26.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.668         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.901 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.302      27.203         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_249_691/Q0                   tco                   0.125      27.328 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.273      27.601         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_697/Y2                   td                    0.122      27.723 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.234      27.957         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_708/Y2                   td                    0.039      27.996 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.162      28.158         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_720/Y1                   td                    0.070      28.228 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075      28.303         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_720/Y2                   td                    0.066      28.369 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.414      28.783         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_231_709/B3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  28.783         Logic Levels: 4  
                                                                                   Logic: 0.422ns(26.709%), Route: 1.158ns(73.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.830      50.830         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.927 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.255         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.450 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.247      51.697         _N3126           
 CLMA_231_709/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.697                          
 clock uncertainty                                      -0.050      51.647                          

 Setup time                                             -0.080      51.567                          

 Data required time                                                 51.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.567                          
 Data arrival time                                                  28.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.697
  Launch Clock Delay      :  2.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.168      26.168         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.115      26.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.668         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.901 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.302      27.203         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_249_691/Q0                   tco                   0.125      27.328 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.273      27.601         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_697/Y2                   td                    0.122      27.723 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.234      27.957         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_708/Y2                   td                    0.039      27.996 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.162      28.158         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_720/Y1                   td                    0.070      28.228 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075      28.303         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_720/Y2                   td                    0.066      28.369 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.389      28.758         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_231_709/C3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  28.758         Logic Levels: 4  
                                                                                   Logic: 0.422ns(27.138%), Route: 1.133ns(72.862%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.830      50.830         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.927 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.255         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.450 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.247      51.697         _N3126           
 CLMA_231_709/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.697                          
 clock uncertainty                                      -0.050      51.647                          

 Setup time                                             -0.083      51.564                          

 Data required time                                                 51.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.564                          
 Data arrival time                                                  28.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.508  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.695
  Launch Clock Delay      :  2.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.168      26.168         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.115      26.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.668         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.901 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.302      27.203         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_249_691/Q0                   tco                   0.125      27.328 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.273      27.601         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_697/Y2                   td                    0.122      27.723 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.234      27.957         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_708/Y2                   td                    0.039      27.996 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.162      28.158         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_261_720/Y1                   td                    0.070      28.228 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075      28.303         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_720/Y2                   td                    0.066      28.369 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.389      28.758         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMS_225_715/A4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  28.758         Logic Levels: 4  
                                                                                   Logic: 0.422ns(27.138%), Route: 1.133ns(72.862%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.830      50.830         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.927 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.255         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.450 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.245      51.695         _N3126           
 CLMS_225_715/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      51.695                          
 clock uncertainty                                      -0.050      51.645                          

 Setup time                                             -0.078      51.567                          

 Data required time                                                 51.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.567                          
 Data arrival time                                                  28.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.252  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.087
  Launch Clock Delay      :  1.835
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.959      25.959         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.097      26.056 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.384         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.579 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.256      26.835         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_267_690/Q3                   tco                   0.109      26.944 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.112      27.056         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_261_691/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.056         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.304       2.087         _N3126           
 CLMA_261_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.087                          
 clock uncertainty                                       0.050       2.137                          

 Hold time                                              -0.008       2.129                          

 Data required time                                                  2.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.129                          
 Data arrival time                                                  27.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.252  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.087
  Launch Clock Delay      :  1.835
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.959      25.959         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.097      26.056 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.384         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.579 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.256      26.835         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_267_690/Q2                   tco                   0.109      26.944 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.112      27.056         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_261_691/A5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.056         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.304       2.087         _N3126           
 CLMA_261_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.087                          
 clock uncertainty                                       0.050       2.137                          

 Hold time                                              -0.010       2.127                          

 Data required time                                                  2.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.127                          
 Data arrival time                                                  27.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.252  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.087
  Launch Clock Delay      :  1.835
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.959      25.959         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.097      26.056 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.384         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.579 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.256      26.835         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_267_690/Q2                   tco                   0.103      26.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.119      27.057         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_261_691/B4                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.057         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.396%), Route: 0.119ns(53.604%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.050       1.050         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.165 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.550         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       1.783 r       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.304       2.087         _N3126           
 CLMA_261_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.087                          
 clock uncertainty                                       0.050       2.137                          

 Hold time                                              -0.022       2.115                          

 Data required time                                                  2.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.115                          
 Data arrival time                                                  27.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.832
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.274 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.659         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.307      77.199         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_678/CR0                  tco                   0.140      77.339 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        1.752      79.091         u_CORES/id_o [2] 
 CLMA_249_691/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  79.091         Logic Levels: 0  
                                                                                   Logic: 0.140ns(7.400%), Route: 1.752ns(92.600%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.959     125.959         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.097     126.056 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.384         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.579 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.253     126.832         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.832                          
 clock uncertainty                                      -0.050     126.782                          

 Setup time                                             -0.005     126.777                          

 Data required time                                                126.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.777                          
 Data arrival time                                                  79.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.835
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.274 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.659         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.307      77.199         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_678/CR0                  tco                   0.140      77.339 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        1.705      79.044         u_CORES/id_o [2] 
 CLMA_267_690/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  79.044         Logic Levels: 0  
                                                                                   Logic: 0.140ns(7.588%), Route: 1.705ns(92.412%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.959     125.959         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.097     126.056 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.384         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.579 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.256     126.835         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.835                          
 clock uncertainty                                      -0.050     126.785                          

 Setup time                                             -0.005     126.780                          

 Data required time                                                126.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.780                          
 Data arrival time                                                  79.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.832
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.274 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.659         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.307      77.199         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_678/Q3                   tco                   0.126      77.325 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        1.637      78.962         u_CORES/id_o [4] 
 CLMA_249_691/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  78.962         Logic Levels: 0  
                                                                                   Logic: 0.126ns(7.147%), Route: 1.637ns(92.853%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.959     125.959         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.097     126.056 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.384         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.579 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.253     126.832         _N3123           
 CLMA_249_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.832                          
 clock uncertainty                                      -0.050     126.782                          

 Setup time                                             -0.074     126.708                          

 Data required time                                                126.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.708                          
 Data arrival time                                                  78.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.205
  Launch Clock Delay      :  1.779
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.996 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.260     126.779         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_261_678/Q2                   tco                   0.104     126.883 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        1.099     127.982         u_CORES/id_o [1] 
 CLMA_267_696/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.982         Logic Levels: 0  
                                                                                   Logic: 0.104ns(8.645%), Route: 1.099ns(91.355%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.168     126.168         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.115     126.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.668         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.901 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.304     127.205         _N3123           
 CLMA_267_696/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.205                          
 clock uncertainty                                       0.050     127.255                          

 Hold time                                              -0.025     127.230                          

 Data required time                                                127.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.230                          
 Data arrival time                                                 127.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.206
  Launch Clock Delay      :  1.781
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.996 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.262     126.781         _N3126           
 CLMA_261_666/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_261_666/CR0                  tco                   0.120     126.901 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        1.092     127.993         u_CORES/id_o [0] 
 CLMA_267_690/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 127.993         Logic Levels: 0  
                                                                                   Logic: 0.120ns(9.901%), Route: 1.092ns(90.099%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.168     126.168         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.115     126.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.668         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.901 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.305     127.206         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.206                          
 clock uncertainty                                       0.050     127.256                          

 Hold time                                              -0.025     127.231                          

 Data required time                                                127.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.231                          
 Data arrival time                                                 127.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.206
  Launch Clock Delay      :  1.779
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.996 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_821/CLKOUT
                                   net (fanout=155)      0.260     126.779         _N3126           
 CLMA_261_678/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_678/Q3                   tco                   0.104     126.883 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        1.125     128.008         u_CORES/id_o [4] 
 CLMA_267_690/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.008         Logic Levels: 0  
                                                                                   Logic: 0.104ns(8.462%), Route: 1.125ns(91.538%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.168     126.168         u_CORES/capt_o   
 USCM_215_585/CLKOUT               td                    0.115     126.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.668         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.901 r       HCKBROUTE_818/CLKOUT
                                   net (fanout=11)       0.305     127.206         _N3123           
 CLMA_267_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.206                          
 clock uncertainty                                       0.050     127.256                          

 Hold time                                              -0.025     127.231                          

 Data required time                                                127.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.231                          
 Data arrival time                                                 128.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.777                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.014
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.301       2.730         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.125       2.855 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.017       3.872         sys_rst_n        
 CLMA_231_307/RSCO                 td                    0.052       3.924 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.924         _N97             
 CLMA_231_313/RSCO                 td                    0.049       3.973 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[5][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.973         _N96             
 CLMA_231_319/RSCO                 td                    0.049       4.022 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[3][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.022         _N95             
 CLMA_231_325/RSCO                 td                    0.049       4.071 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.071         _N94             
 CLMA_231_331/RSCO                 td                    0.049       4.120 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.120         _N93             
 CLMA_231_337/RSCO                 td                    0.049       4.169 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       4.169         _N92             
 CLMA_231_343/RSCO                 td                    0.049       4.218 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.218         _N91             
 CLMA_231_349/RSCO                 td                    0.049       4.267 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.waddr_msb/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       4.267         _N90             
 CLMA_231_355/RSCO                 td                    0.049       4.316 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[8]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       4.316         _N89             
 CLMA_231_361/RSCO                 td                    0.049       4.365 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.365         _N88             
 CLMA_231_367/RSCI                                                         r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS

 Data arrival time                                                   4.365         Logic Levels: 10 
                                                                                   Logic: 0.618ns(37.798%), Route: 1.017ns(62.202%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.253       7.014         _N3127           
 CLMA_231_367/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                         0.110       7.124                          
 clock uncertainty                                      -0.050       7.074                          

 Recovery time                                          -0.116       6.958                          

 Data required time                                                  6.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.958                          
 Data arrival time                                                   4.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.593                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.014
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.301       2.730         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.125       2.855 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.017       3.872         sys_rst_n        
 CLMA_231_307/RSCO                 td                    0.052       3.924 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.924         _N97             
 CLMA_231_313/RSCO                 td                    0.049       3.973 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[5][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.973         _N96             
 CLMA_231_319/RSCO                 td                    0.049       4.022 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[3][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.022         _N95             
 CLMA_231_325/RSCO                 td                    0.049       4.071 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.071         _N94             
 CLMA_231_331/RSCO                 td                    0.049       4.120 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.120         _N93             
 CLMA_231_337/RSCO                 td                    0.049       4.169 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       4.169         _N92             
 CLMA_231_343/RSCO                 td                    0.049       4.218 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.218         _N91             
 CLMA_231_349/RSCO                 td                    0.049       4.267 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.waddr_msb/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       4.267         _N90             
 CLMA_231_355/RSCO                 td                    0.049       4.316 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[8]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       4.316         _N89             
 CLMA_231_361/RSCO                 td                    0.049       4.365 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.365         _N88             
 CLMA_231_367/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   4.365         Logic Levels: 10 
                                                                                   Logic: 0.618ns(37.798%), Route: 1.017ns(62.202%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.253       7.014         _N3127           
 CLMA_231_367/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.110       7.124                          
 clock uncertainty                                      -0.050       7.074                          

 Recovery time                                          -0.116       6.958                          

 Data required time                                                  6.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.958                          
 Data arrival time                                                   4.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.593                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.014
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.301       2.730         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.125       2.855 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.017       3.872         sys_rst_n        
 CLMA_231_307/RSCO                 td                    0.052       3.924 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[7][9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.924         _N97             
 CLMA_231_313/RSCO                 td                    0.049       3.973 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[5][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.973         _N96             
 CLMA_231_319/RSCO                 td                    0.049       4.022 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[3][7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.022         _N95             
 CLMA_231_325/RSCO                 td                    0.049       4.071 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.071         _N94             
 CLMA_231_331/RSCO                 td                    0.049       4.120 r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.120         _N93             
 CLMA_231_337/RSCO                 td                    0.049       4.169 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=4)        0.000       4.169         _N92             
 CLMA_231_343/RSCO                 td                    0.049       4.218 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.218         _N91             
 CLMA_231_349/RSCO                 td                    0.049       4.267 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.waddr_msb/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=5)        0.000       4.267         _N90             
 CLMA_231_355/RSCO                 td                    0.049       4.316 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[8]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       4.316         _N89             
 CLMA_231_361/RSCO                 td                    0.049       4.365 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.365         _N88             
 CLMA_231_367/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   4.365         Logic Levels: 10 
                                                                                   Logic: 0.618ns(37.798%), Route: 1.017ns(62.202%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.253       7.014         _N3127           
 CLMA_231_367/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[18]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.110       7.124                          
 clock uncertainty                                      -0.050       7.074                          

 Recovery time                                          -0.116       6.958                          

 Data required time                                                  6.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.958                          
 Data arrival time                                                   4.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.593                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[23]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.369
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.252       2.289         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.109       2.398 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.218       2.616         sys_rst_n        
 CLMA_249_373/RS                                                           f       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[23]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.616         Logic Levels: 0  
                                                                                   Logic: 0.109ns(33.333%), Route: 0.218ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.304       2.369         _N3127           
 CLMA_249_373/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[23]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.259                          
 clock uncertainty                                       0.050       2.309                          

 Removal time                                           -0.038       2.271                          

 Data required time                                                  2.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.271                          
 Data arrival time                                                   2.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.361
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.252       2.289         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.109       2.398 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.226       2.624         sys_rst_n        
 CLMA_249_415/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.624         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.537%), Route: 0.226ns(67.463%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.296       2.361         _N3127           
 CLMA_249_415/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.251                          
 clock uncertainty                                       0.050       2.301                          

 Removal time                                           -0.038       2.263                          

 Data required time                                                  2.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.263                          
 Data arrival time                                                   2.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.361
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.252       2.289         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.109       2.398 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.226       2.624         sys_rst_n        
 CLMA_249_415/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.624         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.537%), Route: 0.226ns(67.463%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.296       2.361         _N3127           
 CLMA_249_415/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[9]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.251                          
 clock uncertainty                                       0.050       2.301                          

 Removal time                                           -0.038       2.263                          

 Data required time                                                  2.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.263                          
 Data arrival time                                                   2.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.021
  Launch Clock Delay      :  2.370
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.305       2.370         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.142       2.512 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.351       2.863         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_243_331/RSCO                 td                    0.052       2.915 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       2.915         _N156            
 CLMS_243_337/RSCO                 td                    0.049       2.964 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       2.964         _N155            
 CLMS_243_343/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.964         Logic Levels: 2  
                                                                                   Logic: 0.243ns(40.909%), Route: 0.351ns(59.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.260       7.021         _N3127           
 CLMS_243_343/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304       7.325                          
 clock uncertainty                                      -0.050       7.275                          

 Recovery time                                          -0.116       7.159                          

 Data required time                                                  7.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.159                          
 Data arrival time                                                   2.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.022
  Launch Clock Delay      :  2.370
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.305       2.370         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.142       2.512 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.351       2.863         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_243_331/RSCO                 td                    0.052       2.915 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       2.915         _N156            
 CLMS_243_337/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.915         Logic Levels: 1  
                                                                                   Logic: 0.194ns(35.596%), Route: 0.351ns(64.404%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.261       7.022         _N3127           
 CLMS_243_337/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.304       7.326                          
 clock uncertainty                                      -0.050       7.276                          

 Recovery time                                          -0.116       7.160                          

 Data required time                                                  7.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.160                          
 Data arrival time                                                   2.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.022
  Launch Clock Delay      :  2.370
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.305       2.370         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.142       2.512 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.351       2.863         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_243_331/RSCO                 td                    0.052       2.915 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       2.915         _N156            
 CLMS_243_337/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.915         Logic Levels: 1  
                                                                                   Logic: 0.194ns(35.596%), Route: 0.351ns(64.404%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       6.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.261       7.022         _N3127           
 CLMS_243_337/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.304       7.326                          
 clock uncertainty                                      -0.050       7.276                          

 Recovery time                                          -0.116       7.160                          

 Data required time                                                  7.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.160                          
 Data arrival time                                                   2.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.370
  Launch Clock Delay      :  2.017
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.256       2.017         _N3127           
 CLMA_249_366/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_366/CR1                  tco                   0.124       2.141 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.100       2.241         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_249_367/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.241         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.357%), Route: 0.100ns(44.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.305       2.370         _N3127           
 CLMA_249_367/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.337       2.033                          
 clock uncertainty                                       0.000       2.033                          

 Removal time                                           -0.038       1.995                          

 Data required time                                                  1.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.995                          
 Data arrival time                                                   2.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.357
  Launch Clock Delay      :  2.008
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.247       2.008         _N3127           
 CLMA_243_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_414/CR1                  tco                   0.124       2.132 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=16)       0.209       2.341         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_420/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.341         Logic Levels: 0  
                                                                                   Logic: 0.124ns(37.237%), Route: 0.209ns(62.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.292       2.357         _N3127           
 CLMA_231_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.304       2.053                          
 clock uncertainty                                       0.000       2.053                          

 Removal time                                           -0.038       2.015                          

 Data required time                                                  2.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.015                          
 Data arrival time                                                   2.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.357
  Launch Clock Delay      :  2.008
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.566         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.247       2.008         _N3127           
 CLMA_243_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_414/CR1                  tco                   0.124       2.132 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=16)       0.209       2.341         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_420/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.341         Logic Levels: 0  
                                                                                   Logic: 0.124ns(37.237%), Route: 0.209ns(62.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.292       2.357         _N3127           
 CLMA_231_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.304       2.053                          
 clock uncertainty                                       0.000       2.053                          

 Removal time                                           -0.038       2.015                          

 Data required time                                                  2.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.015                          
 Data arrival time                                                   2.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.301       2.730         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.125       2.855 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.601       4.456         sys_rst_n        
 CLMS_45_565/RSCO                  td                    0.052       4.508 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.508         _N34             
 CLMS_45_571/RSCO                  td                    0.049       4.557 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.557         _N33             
 CLMS_45_577/RSCO                  td                    0.049       4.606 r       lut_hdmi_m0/N34_5/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.606         _N32             
 CLMS_45_583/RSCO                  td                    0.049       4.655 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.655         _N31             
 CLMS_45_589/RSCO                  td                    0.049       4.704 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       4.704         _N30             
 CLMS_45_595/RSCI                                                          r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   4.704         Logic Levels: 5  
                                                                                   Logic: 0.373ns(18.896%), Route: 1.601ns(81.104%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.292      22.329         _N3124           
 CLMS_45_595/CLK                                                           r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.297      22.626                          
 clock uncertainty                                      -0.150      22.476                          

 Recovery time                                          -0.116      22.360                          

 Data required time                                                 22.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.360                          
 Data arrival time                                                   4.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.656                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.301       2.730         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.125       2.855 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.601       4.456         sys_rst_n        
 CLMS_45_565/RSCO                  td                    0.052       4.508 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.508         _N34             
 CLMS_45_571/RSCO                  td                    0.049       4.557 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.557         _N33             
 CLMS_45_577/RSCO                  td                    0.049       4.606 r       lut_hdmi_m0/N34_5/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.606         _N32             
 CLMS_45_583/RSCO                  td                    0.049       4.655 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.655         _N31             
 CLMS_45_589/RSCI                                                          r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   4.655         Logic Levels: 4  
                                                                                   Logic: 0.324ns(16.831%), Route: 1.601ns(83.169%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.291      22.328         _N3124           
 CLMS_45_589/CLK                                                           r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.297      22.625                          
 clock uncertainty                                      -0.150      22.475                          

 Recovery time                                          -0.116      22.359                          

 Data required time                                                 22.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.359                          
 Data arrival time                                                   4.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.704                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.301       2.730         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.125       2.855 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     1.601       4.456         sys_rst_n        
 CLMA_45_564/RSCO                  td                    0.052       4.508 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.508         _N28             
 CLMA_45_570/RSCO                  td                    0.049       4.557 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.557         _N27             
 CLMA_45_576/RSCO                  td                    0.049       4.606 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.606         _N26             
 CLMA_45_582/RSCO                  td                    0.049       4.655 r       i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.655         _N25             
 CLMA_45_588/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   4.655         Logic Levels: 4  
                                                                                   Logic: 0.324ns(16.831%), Route: 1.601ns(83.169%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.291      22.328         _N3124           
 CLMA_45_588/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.297      22.625                          
 clock uncertainty                                      -0.150      22.475                          

 Recovery time                                          -0.116      22.359                          

 Data required time                                                 22.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.359                          
 Data arrival time                                                   4.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.704                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.252       2.289         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.103       2.392 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.905       3.297         sys_rst_n        
 CLMA_51_576/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.297         Logic Levels: 0  
                                                                                   Logic: 0.103ns(10.218%), Route: 0.905ns(89.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.336       2.765         _N3124           
 CLMA_51_576/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.468                          
 clock uncertainty                                       0.000       2.468                          

 Removal time                                           -0.076       2.392                          

 Data required time                                                  2.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.392                          
 Data arrival time                                                   3.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.252       2.289         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.103       2.392 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.905       3.297         sys_rst_n        
 CLMA_51_576/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.297         Logic Levels: 0  
                                                                                   Logic: 0.103ns(10.218%), Route: 0.905ns(89.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.336       2.765         _N3124           
 CLMA_51_576/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.468                          
 clock uncertainty                                       0.000       2.468                          

 Removal time                                           -0.076       2.392                          

 Data required time                                                  2.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.392                          
 Data arrival time                                                   3.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/start/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_582/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_820/CLKOUT
                                   net (fanout=15)       0.252       2.289         _N3125           
 CLMA_249_390/CLK                                                          r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_249_390/Q0                   tco                   0.103       2.392 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1751)     0.905       3.297         sys_rst_n        
 CLMA_51_576/RS                                                            r       i2c_config_m0/i2c_master_top_m0/start/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.297         Logic Levels: 0  
                                                                                   Logic: 0.103ns(10.218%), Route: 0.905ns(89.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_582/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_819/CLKOUT
                                   net (fanout=120)      0.336       2.765         _N3124           
 CLMA_51_576/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/start/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.468                          
 clock uncertainty                                       0.000       2.468                          

 Removal time                                           -0.076       2.392                          

 Data required time                                                  2.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.392                          
 Data arrival time                                                   3.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.306       2.363         _N3129           
 CLMA_159_690/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_159_690/Q0                   tco                   0.125       2.488 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=168)      1.019       3.507         u_CORES/u_debug_core_0/resetn
 CLMA_273_703/RSCO                 td                    0.052       3.559 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.559         _N2247           
 CLMA_273_709/RSCO                 td                    0.049       3.608 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.608         _N2246           
 CLMA_273_715/RSCO                 td                    0.049       3.657 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.657         _N2245           
 CLMA_273_721/RSCO                 td                    0.049       3.706 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.706         _N2244           
 CLMA_273_727/RSCO                 td                    0.049       3.755 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.755         _N2243           
 CLMA_273_733/RSCO                 td                    0.049       3.804 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.804         _N2242           
 CLMA_273_739/RSCO                 td                    0.049       3.853 r       u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.853         _N2241           
 CLMA_273_745/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv/RS

 Data arrival time                                                   3.853         Logic Levels: 7  
                                                                                   Logic: 0.471ns(31.611%), Route: 1.019ns(68.389%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.248    1002.007         _N3128           
 CLMA_273_745/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.210                          
 clock uncertainty                                      -0.050    1002.160                          

 Recovery time                                          -0.116    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   3.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.306       2.363         _N3129           
 CLMA_159_690/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_159_690/Q0                   tco                   0.125       2.488 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=168)      1.019       3.507         u_CORES/u_debug_core_0/resetn
 CLMA_273_703/RSCO                 td                    0.052       3.559 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.559         _N2247           
 CLMA_273_709/RSCO                 td                    0.049       3.608 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.608         _N2246           
 CLMA_273_715/RSCO                 td                    0.049       3.657 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.657         _N2245           
 CLMA_273_721/RSCO                 td                    0.049       3.706 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.706         _N2244           
 CLMA_273_727/RSCO                 td                    0.049       3.755 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.755         _N2243           
 CLMA_273_733/RSCO                 td                    0.049       3.804 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.804         _N2242           
 CLMA_273_739/RSCO                 td                    0.049       3.853 r       u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.853         _N2241           
 CLMA_273_745/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/RS

 Data arrival time                                                   3.853         Logic Levels: 7  
                                                                                   Logic: 0.471ns(31.611%), Route: 1.019ns(68.389%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.248    1002.007         _N3128           
 CLMA_273_745/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.210                          
 clock uncertainty                                      -0.050    1002.160                          

 Recovery time                                          -0.116    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   3.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.306       2.363         _N3129           
 CLMA_159_690/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_159_690/Q0                   tco                   0.125       2.488 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=168)      1.019       3.507         u_CORES/u_debug_core_0/resetn
 CLMA_273_703/RSCO                 td                    0.052       3.559 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.559         _N2247           
 CLMA_273_709/RSCO                 td                    0.049       3.608 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.608         _N2246           
 CLMA_273_715/RSCO                 td                    0.049       3.657 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.657         _N2245           
 CLMA_273_721/RSCO                 td                    0.049       3.706 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.706         _N2244           
 CLMA_273_727/RSCO                 td                    0.049       3.755 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.755         _N2243           
 CLMA_273_733/RSCO                 td                    0.049       3.804 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.804         _N2242           
 CLMA_273_739/RSCO                 td                    0.049       3.853 r       u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/RSCO
                                   net (fanout=5)        0.000       3.853         _N2241           
 CLMA_273_745/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS

 Data arrival time                                                   3.853         Logic Levels: 7  
                                                                                   Logic: 0.471ns(31.611%), Route: 1.019ns(68.389%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_535/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_823/CLKOUT
                                   net (fanout=2131)     0.248    1002.007         _N3128           
 CLMA_273_745/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.210                          
 clock uncertainty                                      -0.050    1002.160                          

 Recovery time                                          -0.116    1002.044                          

 Data required time                                               1002.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.044                          
 Data arrival time                                                   3.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/valid_min_RGB/opit_0_inv_L6Q_perm/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.359
  Launch Clock Delay      :  2.014
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.260     502.014         _N3131           
 CLMA_177_366/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_177_366/Q0                   tco                   0.109     502.123 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=81)       0.164     502.287         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMS_171_367/RS                                                           f       u_Top_Project/u_algorithm_left/uu_GetMin/valid_min_RGB/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.287         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.927%), Route: 0.164ns(60.073%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.308     502.359         _N3131           
 CLMS_171_367/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/valid_min_RGB/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.062                          
 clock uncertainty                                       0.000     502.062                          

 Removal time                                           -0.038     502.024                          

 Data required time                                                502.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.024                          
 Data arrival time                                                 502.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.357
  Launch Clock Delay      :  2.012
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.258     502.012         _N3131           
 CLMA_189_534/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_189_534/Q0                   tco                   0.109     502.121 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=77)       0.174     502.295         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMA_177_529/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 502.295         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.516%), Route: 0.174ns(61.484%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.306     502.357         _N3131           
 CLMA_177_529/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297     502.060                          
 clock uncertainty                                       0.000     502.060                          

 Removal time                                           -0.038     502.022                          

 Data required time                                                502.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.022                          
 Data arrival time                                                 502.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_loop|vin_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.357
  Launch Clock Delay      :  2.012
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.258     502.012         _N3131           
 CLMA_189_534/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_189_534/Q0                   tco                   0.109     502.121 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=77)       0.174     502.295         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMA_177_529/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                 502.295         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.516%), Route: 0.174ns(61.484%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_476/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_826/CLKOUT
                                   net (fanout=1185)     0.306     502.357         _N3131           
 CLMA_177_529/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297     502.060                          
 clock uncertainty                                       0.000     502.060                          

 Removal time                                           -0.038     502.022                          

 Data required time                                                502.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.022                          
 Data arrival time                                                 502.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.309       2.374         _N3127           
 CLMS_243_337/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMS_243_337/Q0                   tco                   0.125       2.499 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.431       2.930         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_249_366/Y1                   td                    0.125       3.055 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.148       4.203         nt_ws            
 IOLHR_16_282/DO_P                 td                    0.488       4.691 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.691         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    1.954       6.645 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119       6.764         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                   6.764         Logic Levels: 3  
                                                                                   Logic: 2.692ns(61.321%), Route: 1.698ns(38.679%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.832         ntclkbufg_2      
 HCKB_213_496/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_822/CLKOUT
                                   net (fanout=226)      0.291       2.356         _N3127           
 CLMA_231_426/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_231_426/Q0                   tco                   0.125       2.481 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.272       2.753         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_243_414/Y1                   td                    0.125       2.878 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.281       4.159         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    0.488       4.647 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.647         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    1.954       6.601 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116       6.717         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                   6.717         Logic Levels: 3  
                                                                                   Logic: 2.692ns(61.729%), Route: 1.669ns(38.271%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|vin_clk (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_824/CLKOUT
                                   net (fanout=1815)     0.301       2.358         _N3129           
 CLMA_159_792/CLK                                                          r       vin_data_d2[18]/opit_0_inv/CLK

 CLMA_159_792/Q0                   tco                   0.125       2.483 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=15)       2.021       4.504         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    0.488       4.992 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.992         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    1.546       6.538 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       6.661         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   6.661         Logic Levels: 2  
                                                                                   Logic: 2.159ns(50.174%), Route: 2.144ns(49.826%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.216       0.884         nt_vin_vs        
 CLMA_21_642/M1                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.884         Logic Levels: 2  
                                                                                   Logic: 0.513ns(58.032%), Route: 0.371ns(41.968%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[1] (port)
Endpoint    : vin_data_d0[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G24                                                     0.000       0.000 r       vin_data[1] (port)
                                   net (fanout=1)        0.142       0.142         vin_data[1]      
 IOBD_0_684/DIN                    td                    0.445       0.587 r       vin_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.587         vin_data_ibuf[1]/ntD
 IOLHR_16_684/DI_TO_CLK            td                    0.073       0.660 r       vin_data_ibuf[1]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.491       1.151         nt_vin_data[1]   
 CLMA_159_720/M3                                                           r       vin_data_d0[1]/opit_0_inv/D

 Data arrival time                                                   1.151         Logic Levels: 2  
                                                                                   Logic: 0.518ns(45.004%), Route: 0.633ns(54.996%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[11] (port)
Endpoint    : vin_data_d0[11]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E26                                                     0.000       0.000 r       vin_data[11] (port)
                                   net (fanout=1)        0.165       0.165         vin_data[11]     
 IOBD_0_660/DIN                    td                    0.445       0.610 r       vin_data_ibuf[11]/opit_0/O
                                   net (fanout=1)        0.000       0.610         vin_data_ibuf[11]/ntD
 IOLHR_16_660/DI_TO_CLK            td                    0.073       0.683 r       vin_data_ibuf[11]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.494       1.177         nt_vin_data[11]  
 CLMA_165_708/M2                                                           r       vin_data_d0[11]/opit_0_inv/D

 Data arrival time                                                   1.177         Logic Levels: 2  
                                                                                   Logic: 0.518ns(44.010%), Route: 0.659ns(55.990%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.300       2.500           0.200           High Pulse Width  CLMA_231_397/CLK        u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 2.300       2.500           0.200           Low Pulse Width   CLMA_231_397/CLK        u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 2.300       2.500           0.200           High Pulse Width  CLMA_231_378/CLK        u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_45_582/CLK         i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_45_582/CLK         i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
 9.800       10.000          0.200           High Pulse Width  CLMS_45_565/CLK         i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/CLK
====================================================================================================

{hdmi_loop|vin_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_256_702/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_256_702/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKA[0]
 499.800     500.000         0.200           Low Pulse Width   CLMA_273_726/CLK        u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           High Pulse Width  DRM_256_702/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           Low Pulse Width   DRM_256_702/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKB[0]
 24.800      25.000          0.200           Low Pulse Width   CLMA_273_744/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_249_691/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_249_691/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_261_673/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------+
| Type       | File Name                                                          
+----------------------------------------------------------------------------------+
| Input      | C:/Users/lei/Desktop/Pan_Final/place_route/hdmi_loop_pnr.adf       
| Output     | C:/Users/lei/Desktop/Pan_Final/report_timing/hdmi_loop_rtp.adf     
|            | C:/Users/lei/Desktop/Pan_Final/report_timing/hdmi_loop.rtr         
+----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,144,004,608 bytes
Total CPU  time to report_timing completion : 21.375 sec
Total real time to report_timing completion : 24.000 sec
