<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_ramulator_hbm.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_ramulator_hbm.v</a>
time_elapsed: 0.920s
ram usage: 16036 KB
</pre>
<pre class="log">

module bsg_cache_to_ramulator_hbm (
	core_clk_i,
	core_reset_i,
	dma_pkt_i,
	dma_pkt_v_i,
	dma_pkt_yumi_o,
	dma_data_o,
	dma_data_v_o,
	dma_data_ready_i,
	dma_data_i,
	dma_data_v_i,
	dma_data_yumi_o,
	hbm_clk_i,
	hbm_reset_i,
	hbm_req_v_o,
	hbm_write_not_read_o,
	hbm_ch_addr_o,
	hbm_req_yumi_i,
	hbm_data_v_o,
	hbm_data_o,
	hbm_data_yumi_i,
	hbm_data_v_i,
	hbm_data_i
);
	localparam [3:0] e_dma_nop = 4&#39;b0000;
	localparam [3:0] e_dma_send_fill_addr = 4&#39;b0001;
	localparam [3:0] e_dma_send_evict_addr = 4&#39;b0010;
	localparam [3:0] e_dma_get_fill_data = 4&#39;b0100;
	localparam [3:0] e_dma_send_evict_data = 4&#39;b1000;
	localparam [5:0] LB = 6&#39;b000000;
	localparam [5:0] LH = 6&#39;b000001;
	localparam [5:0] LW = 6&#39;b000010;
	localparam [5:0] LD = 6&#39;b000011;
	localparam [5:0] LBU = 6&#39;b000100;
	localparam [5:0] LHU = 6&#39;b000101;
	localparam [5:0] LWU = 6&#39;b000110;
	localparam [5:0] LDU = 6&#39;b000111;
	localparam [5:0] SB = 6&#39;b001000;
	localparam [5:0] SH = 6&#39;b001001;
	localparam [5:0] SW = 6&#39;b001010;
	localparam [5:0] SD = 6&#39;b001011;
	localparam [5:0] LM = 6&#39;b001100;
	localparam [5:0] SM = 6&#39;b001101;
	localparam [5:0] TAGST = 6&#39;b010000;
	localparam [5:0] TAGFL = 6&#39;b010001;
	localparam [5:0] TAGLV = 6&#39;b010010;
	localparam [5:0] TAGLA = 6&#39;b010011;
	localparam [5:0] AFL = 6&#39;b011000;
	localparam [5:0] AFLINV = 6&#39;b011001;
	localparam [5:0] AINV = 6&#39;b011010;
	localparam [5:0] ALOCK = 6&#39;b011011;
	localparam [5:0] AUNLOCK = 6&#39;b011100;
	localparam [5:0] AMOSWAP_W = 6&#39;b100000;
	localparam [5:0] AMOADD_W = 6&#39;b100001;
	localparam [5:0] AMOXOR_W = 6&#39;b100010;
	localparam [5:0] AMOAND_W = 6&#39;b100011;
	localparam [5:0] AMOOR_W = 6&#39;b100100;
	localparam [5:0] AMOMIN_W = 6&#39;b100101;
	localparam [5:0] AMOMAX_W = 6&#39;b100110;
	localparam [5:0] AMOMINU_W = 6&#39;b100111;
	localparam [5:0] AMOMAXU_W = 6&#39;b101000;
	localparam [5:0] AMOSWAP_D = 6&#39;b110000;
	localparam [5:0] AMOADD_D = 6&#39;b110001;
	localparam [5:0] AMOXOR_D = 6&#39;b110010;
	localparam [5:0] AMOAND_D = 6&#39;b110011;
	localparam [5:0] AMOOR_D = 6&#39;b110100;
	localparam [5:0] AMOMIN_D = 6&#39;b110101;
	localparam [5:0] AMOMAX_D = 6&#39;b110110;
	localparam [5:0] AMOMINU_D = 6&#39;b110111;
	localparam [5:0] AMOMAXU_D = 6&#39;b111000;
	parameter num_cache_p = &#34;inv&#34;;
	parameter addr_width_p = &#34;inv&#34;;
	parameter data_width_p = &#34;inv&#34;;
	parameter block_size_in_words_p = &#34;inv&#34;;
	parameter cache_bank_addr_width_p = &#34;inv&#34;;
	parameter hbm_channel_addr_width_p = &#34;inv&#34;;
	parameter hbm_data_width_p = &#34;inv&#34;;
	parameter lg_num_cache_lp = ((num_cache_p == 1) ? 1 : $clog2(num_cache_p));
	parameter hbm_data_mask_width_lp = (hbm_data_width_p &gt;&gt; 3);
	parameter dma_pkt_width_lp = (1 + addr_width_p);
	input core_clk_i;
	input core_reset_i;
	input [(((num_cache_p - 1) &gt;= 0) ? (((dma_pkt_width_lp - 1) &gt;= 0) ? (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) + -1) : (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp)) + ((dma_pkt_width_lp - 1) - 1))) : (((dma_pkt_width_lp - 1) &gt;= 0) ? ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) + (((num_cache_p - 1) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) - 1)) : ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp)) + (((dma_pkt_width_lp - 1) + ((num_cache_p - 1) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp))) - 1)))):(((num_cache_p - 1) &gt;= 0) ? (((dma_pkt_width_lp - 1) &gt;= 0) ? 0 : (dma_pkt_width_lp - 1)) : (((dma_pkt_width_lp - 1) &gt;= 0) ? ((num_cache_p - 1) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) : ((dma_pkt_width_lp - 1) + ((num_cache_p - 1) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp)))))] dma_pkt_i;
	input [(num_cache_p - 1):0] dma_pkt_v_i;
	output wire [(num_cache_p - 1):0] dma_pkt_yumi_o;
	output wire [(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + -1) : (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + ((data_width_p - 1) - 1))) : (((data_width_p - 1) &gt;= 0) ? ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + (((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) - 1)) : ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + (((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p))) - 1)))):(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? 0 : (data_width_p - 1)) : (((data_width_p - 1) &gt;= 0) ? ((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) : ((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)))))] dma_data_o;
	output wire [(num_cache_p - 1):0] dma_data_v_o;
	input [(num_cache_p - 1):0] dma_data_ready_i;
	input [(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + -1) : (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + ((data_width_p - 1) - 1))) : (((data_width_p - 1) &gt;= 0) ? ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + (((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) - 1)) : ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + (((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p))) - 1)))):(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? 0 : (data_width_p - 1)) : (((data_width_p - 1) &gt;= 0) ? ((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) : ((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)))))] dma_data_i;
	input [(num_cache_p - 1):0] dma_data_v_i;
	output wire [(num_cache_p - 1):0] dma_data_yumi_o;
	input hbm_clk_i;
	input hbm_reset_i;
	output wire hbm_req_v_o;
	output wire hbm_write_not_read_o;
	output wire [(hbm_channel_addr_width_p - 1):0] hbm_ch_addr_o;
	input hbm_req_yumi_i;
	output wire hbm_data_v_o;
	output wire [(hbm_data_width_p - 1):0] hbm_data_o;
	input hbm_data_yumi_i;
	input hbm_data_v_i;
	input [(hbm_data_width_p - 1):0] hbm_data_i;
	wire [(((num_cache_p - 1) &gt;= 0) ? ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) : (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))))) + -1) : (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((0 &gt;= ((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1)) ? (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))) : (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))))) + (((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) - 1))) : ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) : (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))))) + (((num_cache_p - 1) * ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) : (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))))) - 1)) : ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((0 &gt;= ((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1)) ? (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))) : (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))))) + ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) + ((num_cache_p - 1) * ((0 &gt;= ((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1)) ? (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))) : (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))))) - 1)))):(((num_cache_p - 1) &gt;= 0) ? ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? 0 : ((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1)) : ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? ((num_cache_p - 1) * ((((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) &gt;= 0) ? (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) : (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))))) : (((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1) + ((num_cache_p - 1) * ((0 &gt;= ((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1)) ? (2 - (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)))) : (1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))))))))] dma_pkt;
	assign dma_pkt = {(((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) {dma_pkt_i}};
	wire rr_v_lo;
	wire [((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1):0] rr_pkt_lo;
	wire [(lg_num_cache_lp - 1):0] rr_tag_lo;
	reg rr_yumi_li;
	bsg_round_robin_n_to_1 #(
		.width_p(dma_pkt_width_lp),
		.num_in_p(num_cache_p),
		.strict_p(0)
	) cache_rr(
		.clk_i(core_clk_i),
		.reset_i(core_reset_i),
		.data_i(dma_pkt),
		.v_i(dma_pkt_v_i),
		.yumi_o(dma_pkt_yumi_o),
		.v_o(rr_v_lo),
		.data_o(rr_pkt_lo),
		.tag_o(rr_tag_lo),
		.yumi_i(rr_yumi_li)
	);
	wire [(hbm_channel_addr_width_p - 1):0] req_addr;
	generate
		if ((num_cache_p == 1)) assign req_addr = {{(hbm_channel_addr_width_p - cache_bank_addr_width_p) {1&#39;b0}}, rr_pkt_lo[((((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1) &gt;= 0) ? 0 : ((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1))+:cache_bank_addr_width_p]};
		else assign req_addr = {{((hbm_channel_addr_width_p - lg_num_cache_lp) - cache_bank_addr_width_p) {1&#39;b0}}, rr_tag_lo, rr_pkt_lo[((((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1) &gt;= 0) ? 0 : ((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1))+:cache_bank_addr_width_p]};
	endgenerate
	reg req_afifo_enq;
	wire req_afifo_full;
	bsg_async_fifo #(
		.lg_size_p((((4 * num_cache_p) == 1) ? 1 : $clog2((4 * num_cache_p)))),
		.width_p((1 + hbm_channel_addr_width_p))
	) req_afifo(
		.w_clk_i(core_clk_i),
		.w_reset_i(core_reset_i),
		.w_enq_i(req_afifo_enq),
		.w_data_i({rr_pkt_lo[(1 + ((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1)):(((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))], req_addr}),
		.w_full_o(req_afifo_full),
		.r_clk_i(hbm_clk_i),
		.r_reset_i(hbm_reset_i),
		.r_deq_i(hbm_req_yumi_i),
		.r_data_o({hbm_write_not_read_o, hbm_ch_addr_o}),
		.r_valid_o(hbm_req_v_o)
	);
	reg rx_v_li;
	wire rx_ready_lo;
	bsg_cache_to_ramulator_hbm_rx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.block_size_in_words_p(block_size_in_words_p),
		.hbm_data_width_p(hbm_data_width_p)
	) rx0(
		.core_clk_i(core_clk_i),
		.core_reset_i(core_reset_i),
		.v_i(rx_v_li),
		.tag_i(rr_tag_lo),
		.ready_o(rx_ready_lo),
		.dma_data_o(dma_data_o),
		.dma_data_v_o(dma_data_v_o),
		.dma_data_ready_i(dma_data_ready_i),
		.hbm_clk_i(hbm_clk_i),
		.hbm_reset_i(hbm_reset_i),
		.hbm_data_v_i(hbm_data_v_i),
		.hbm_data_i(hbm_data_i)
	);
	reg tx_v_li;
	wire tx_ready_lo;
	bsg_cache_to_ramulator_hbm_tx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.block_size_in_words_p(block_size_in_words_p),
		.hbm_data_width_p(hbm_data_width_p)
	) tx0(
		.core_clk_i(core_clk_i),
		.core_reset_i(core_reset_i),
		.v_i(tx_v_li),
		.tag_i(rr_tag_lo),
		.ready_o(tx_ready_lo),
		.dma_data_i(dma_data_i),
		.dma_data_v_i(dma_data_v_i),
		.dma_data_yumi_o(dma_data_yumi_o),
		.hbm_clk_i(hbm_clk_i),
		.hbm_reset_i(hbm_reset_i),
		.hbm_data_v_o(hbm_data_v_o),
		.hbm_data_o(hbm_data_o),
		.hbm_data_yumi_i(hbm_data_yumi_i)
	);
	always @(*) begin
		rr_yumi_li = 1&#39;b0;
		rx_v_li = 1&#39;b0;
		tx_v_li = 1&#39;b0;
		req_afifo_enq = 1&#39;b0;
		if (rr_pkt_lo[(1 + ((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1)):(((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))]) begin
			rr_yumi_li = ((rr_v_lo &amp; ~req_afifo_full) &amp; tx_ready_lo);
			tx_v_li = ((rr_v_lo &amp; ~req_afifo_full) &amp; tx_ready_lo);
			req_afifo_enq = ((rr_v_lo &amp; ~req_afifo_full) &amp; tx_ready_lo);
		end
		else begin
			rr_yumi_li = ((rr_v_lo &amp; ~req_afifo_full) &amp; rx_ready_lo);
			rx_v_li = ((rr_v_lo &amp; ~req_afifo_full) &amp; rx_ready_lo);
			req_afifo_enq = ((rr_v_lo &amp; ~req_afifo_full) &amp; rx_ready_lo);
		end
	end
endmodule

</pre>
</body>