import rv32i_types::*;

module cache
(

);


/* Instantiate MP 0 top level blocks here */

cache_control cache_control
(
    .clk(clk),
	/* Datapath controls */
	.opcode(opcode),
	.funct3(funct3),
	.funct7(funct7),
//	.bit30(bit30),
	.br_en(br_en),
	.load_pc(load_pc),
	.load_ir(load_ir),
	.load_regfile(load_regfile),
	.load_mar(load_mar),
	.load_mdr(load_mdr),
	.load_data_out(load_data_out),
	.pcmux_sel(pcmux_sel),
	.regfilemux_sel(regfilemux_sel),
	.marmux_sel(marmux_sel),
	.cmpmux_sel(cmpmux_sel),
	.alumux1_sel(alumux1_sel),
	.memdatamux_sel(memdatamux_sel),
	.alumux2_sel(alumux2_sel),
	.aluop(aluop),
	.cmpop(cmpop),
	.mem_resp(mem_resp),
	.mem_read(mem_read),
	.mem_write(mem_write),
	.mem_byte_enable(mem_byte_enable)
);

cache_datapath cache_datapath
(
	.clk(clk),
	.pcmux_sel(pcmux_sel),
	.load_pc(load_pc),
	.cmpmux_sel(cmpmux_sel),
	.load_ir(load_ir),
	.load_regfile(load_regfile),
	.load_mar(load_mar),
	.load_mdr(load_mdr),
	.load_data_out(load_data_out),
	.alumux1_sel(alumux1_sel),
	.alumux2_sel(alumux2_sel),
	.regfilemux_sel(regfilemux_sel),
	.marmux_sel(marmux_sel),
	.aluop(aluop),
	.mem_rdata(mem_rdata),
	.cmpop(cmpop),
	.mem_address(mem_address),
	.mem_wdata(mem_wdata),
	.opcode(opcode),
	.funct3(funct3),
	.memdatamux_sel(memdatamux_sel),
	.funct7(funct7),
//	.bit30(bit30),
	.br_en(br_en)
);

endmodule : cache
