

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2'
================================================================
* Date:           Mon Jul 15 09:46:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        teste_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_2  |        ?|        ?|        77|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    518|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    293|    -|
|Register         |        -|    -|     541|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     541|    843|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_i_i69_fu_207_p2        |         +|   0|  0|  41|          34|          34|
    |add_ln40_1_fu_256_p2       |         +|   0|  0|  41|          34|           1|
    |add_ln40_2_fu_273_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln40_3_fu_298_p2       |         +|   0|  0|  41|          34|           2|
    |add_ln40_4_fu_315_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln40_5_fu_340_p2       |         +|   0|  0|  41|          34|           2|
    |add_ln40_6_fu_357_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_225_p2         |         +|   0|  0|  71|          64|          64|
    |p_2_fu_189_p2              |         +|   0|  0|  20|          15|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_183_p2        |      icmp|   0|  0|  36|          29|          29|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 518|         443|         333|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  25|          5|    1|          5|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter19           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1               |   9|          2|   15|         30|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |m_axi_gmem_ARADDR                  |  25|          5|   64|        320|
    |out_stream_TDATA_blk_n             |   9|          2|    1|          2|
    |p_fu_86                            |   9|          2|   15|         30|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 293|         64|  120|        435|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i_i69_reg_409                  |  34|   0|   34|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_1_reg_422                |  64|   0|   64|          0|
    |gmem_addr_2_reg_428                |  64|   0|   64|          0|
    |gmem_addr_3_reg_434                |  64|   0|   64|          0|
    |gmem_addr_reg_416                  |  64|   0|   64|          0|
    |icmp_ln34_reg_405                  |   1|   0|    1|          0|
    |p_fu_86                            |  15|   0|   15|          0|
    |word_1_reg_445                     |  32|   0|   32|          0|
    |word_2_reg_450                     |  32|   0|   32|          0|
    |word_3_reg_455                     |  32|   0|   32|          0|
    |word_reg_440                       |  32|   0|   32|          0|
    |icmp_ln34_reg_405                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 541|  32|  478|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|zext_ln26            |   in|   28|     ap_none|                                     zext_ln26|        scalar|
|zext_ln34            |   in|   32|     ap_none|                                     zext_ln34|        scalar|
|ext_mem              |   in|   64|     ap_none|                                       ext_mem|        scalar|
|out_stream_TDATA     |  out|  128|        axis|                           out_stream_V_data_V|       pointer|
|out_stream_TVALID    |  out|    1|        axis|                           out_stream_V_data_V|       pointer|
|out_stream_TREADY    |   in|    1|        axis|                           out_stream_V_data_V|       pointer|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 77


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 1
  Pipeline-0 : II = 4, D = 77, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.66>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [hls_sources/finn_feeder_chiplet.cpp:27]   --->   Operation 80 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ext_mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ext_mem"   --->   Operation 81 'read' 'ext_mem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln34_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln34"   --->   Operation 82 'read' 'zext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln26_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln26"   --->   Operation 83 'read' 'zext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln34_cast = zext i32 %zext_ln34_read"   --->   Operation 84 'zext' 'zext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26_cast = zext i28 %zext_ln26_read"   --->   Operation 85 'zext' 'zext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_3"   --->   Operation 86 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %out_stream_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_0, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln27 = store i15 0, i15 %p" [hls_sources/finn_feeder_chiplet.cpp:27]   --->   Operation 89 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_39_3"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_1 = load i15 %p" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 91 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i15 %p_1" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 93 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (2.43ns)   --->   "%icmp_ln34 = icmp_ugt  i29 %zext_ln26_cast, i29 %sext_ln34" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 94 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.94ns)   --->   "%p_2 = add i15 %p_1, i15 1" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 95 'add' 'p_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc22.loopexit.exitStub, void %VITIS_LOOP_39_3.split" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 96 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mul_i_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %p_1, i2 0" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 97 'bitconcatenate' 'mul_i_i' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mul_i_i93_cast = sext i17 %mul_i_i" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 98 'sext' 'mul_i_i93_cast' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (2.55ns)   --->   "%add_i_i69 = add i34 %mul_i_i93_cast, i34 %zext_ln34_cast" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 99 'add' 'add_i_i69' <Predicate = (icmp_ln34)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_i_i69, i2 0" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i36 %shl_ln" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 101 'sext' 'sext_ln40' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (3.52ns)   --->   "%add_ln40 = add i64 %sext_ln40, i64 %ext_mem_read" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 102 'add' 'add_ln40' <Predicate = (icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40, i32 2, i32 63" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 103 'partselect' 'trunc_ln1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i62 %trunc_ln1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 104 'sext' 'sext_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln40_1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 105 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln27 = store i15 %p_2, i15 %p" [hls_sources/finn_feeder_chiplet.cpp:27]   --->   Operation 106 'store' 'store_ln27' <Predicate = (icmp_ln34)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.50>
ST_2 : Operation 107 [71/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 107 'readreq' 'word_req' <Predicate = (icmp_ln34)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 108 [1/1] (2.63ns)   --->   "%add_ln40_1 = add i34 %add_i_i69, i34 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 108 'add' 'add_ln40_1' <Predicate = (icmp_ln34)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln40_1, i2 0" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 109 'bitconcatenate' 'shl_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i36 %shl_ln40_1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 110 'sext' 'sext_ln40_2' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (3.52ns)   --->   "%add_ln40_2 = add i64 %sext_ln40_2, i64 %ext_mem_read" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 111 'add' 'add_ln40_2' <Predicate = (icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_2, i32 2, i32 63" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 112 'partselect' 'trunc_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i62 %trunc_ln40_1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 113 'sext' 'sext_ln40_3' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40_3" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 114 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.50>
ST_3 : Operation 115 [70/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 115 'readreq' 'word_req' <Predicate = (icmp_ln34)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 116 [71/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 116 'readreq' 'word_1_req' <Predicate = (icmp_ln34)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 117 [1/1] (2.63ns)   --->   "%add_ln40_3 = add i34 %add_i_i69, i34 2" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 117 'add' 'add_ln40_3' <Predicate = (icmp_ln34)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln40_3, i2 0" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 118 'bitconcatenate' 'shl_ln40_2' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i36 %shl_ln40_2" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 119 'sext' 'sext_ln40_4' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.52ns)   --->   "%add_ln40_4 = add i64 %sext_ln40_4, i64 %ext_mem_read" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 120 'add' 'add_ln40_4' <Predicate = (icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_4, i32 2, i32 63" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 121 'partselect' 'trunc_ln40_2' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i62 %trunc_ln40_2" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 122 'sext' 'sext_ln40_5' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln40_5" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 123 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.63ns)   --->   "%add_ln40_5 = add i34 %add_i_i69, i34 3" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 124 'add' 'add_ln40_5' <Predicate = (icmp_ln34)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln40_5, i2 0" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 125 'bitconcatenate' 'shl_ln40_3' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i36 %shl_ln40_3" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 126 'sext' 'sext_ln40_6' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (3.52ns)   --->   "%add_ln40_6 = add i64 %sext_ln40_6, i64 %ext_mem_read" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 127 'add' 'add_ln40_6' <Predicate = (icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_6, i32 2, i32 63" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 128 'partselect' 'trunc_ln40_3' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i62 %trunc_ln40_3" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 129 'sext' 'sext_ln40_7' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln40_7" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 130 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.50>
ST_4 : Operation 131 [69/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 131 'readreq' 'word_req' <Predicate = (icmp_ln34)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 132 [70/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 132 'readreq' 'word_1_req' <Predicate = (icmp_ln34)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 133 [71/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 133 'readreq' 'word_2_req' <Predicate = (icmp_ln34)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.50>
ST_5 : Operation 134 [68/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 134 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 135 [69/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 135 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 136 [70/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 136 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 137 [71/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 137 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.50>
ST_6 : Operation 138 [67/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 138 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 139 [68/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 139 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 140 [69/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 140 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 141 [70/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 141 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.50>
ST_7 : Operation 142 [66/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 142 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 143 [67/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 143 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 144 [68/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 144 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 145 [69/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 145 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.50>
ST_8 : Operation 146 [65/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 146 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 147 [66/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 147 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [67/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 148 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [68/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 149 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.50>
ST_9 : Operation 150 [64/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 150 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [65/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 151 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 152 [66/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 152 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 153 [67/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 153 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.50>
ST_10 : Operation 154 [63/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 154 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 155 [64/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 155 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 156 [65/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 156 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 157 [66/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 157 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.50>
ST_11 : Operation 158 [62/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 158 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 159 [63/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 159 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 160 [64/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 160 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 161 [65/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 161 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 9.50>
ST_12 : Operation 162 [61/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 162 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 163 [62/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 163 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 164 [63/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 164 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 165 [64/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 165 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 9.50>
ST_13 : Operation 166 [60/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 166 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 167 [61/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 167 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 168 [62/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 168 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 169 [63/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 169 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 9.50>
ST_14 : Operation 170 [59/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 170 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 171 [60/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 171 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 172 [61/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 172 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 173 [62/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 173 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 9.50>
ST_15 : Operation 174 [58/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 174 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 175 [59/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 175 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 176 [60/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 176 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 177 [61/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 177 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 9.50>
ST_16 : Operation 178 [57/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 178 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 179 [58/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 179 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 180 [59/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 180 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 181 [60/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 181 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 9.50>
ST_17 : Operation 182 [56/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 182 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 183 [57/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 183 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 184 [58/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 184 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 185 [59/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 185 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 9.50>
ST_18 : Operation 186 [55/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 186 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 187 [56/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 187 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 188 [57/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 188 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 189 [58/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 189 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 9.50>
ST_19 : Operation 190 [54/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 190 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 191 [55/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 191 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 192 [56/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 192 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 193 [57/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 193 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 9.50>
ST_20 : Operation 194 [53/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 194 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 195 [54/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 195 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 196 [55/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 196 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 197 [56/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 197 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 9.50>
ST_21 : Operation 198 [52/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 198 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 199 [53/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 199 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 200 [54/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 200 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 201 [55/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 201 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 9.50>
ST_22 : Operation 202 [51/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 202 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 203 [52/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 203 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 204 [53/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 204 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 205 [54/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 205 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 9.50>
ST_23 : Operation 206 [50/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 206 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 207 [51/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 207 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 208 [52/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 208 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 209 [53/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 209 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 9.50>
ST_24 : Operation 210 [49/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 210 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 211 [50/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 211 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 212 [51/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 212 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 213 [52/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 213 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 9.50>
ST_25 : Operation 214 [48/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 214 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 215 [49/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 215 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 216 [50/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 216 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 217 [51/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 217 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 9.50>
ST_26 : Operation 218 [47/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 218 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 219 [48/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 219 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 220 [49/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 220 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 221 [50/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 221 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 9.50>
ST_27 : Operation 222 [46/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 222 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 223 [47/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 223 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 224 [48/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 224 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 225 [49/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 225 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 9.50>
ST_28 : Operation 226 [45/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 226 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 227 [46/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 227 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 228 [47/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 228 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 229 [48/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 229 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 9.50>
ST_29 : Operation 230 [44/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 230 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 231 [45/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 231 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 232 [46/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 232 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 233 [47/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 233 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 9.50>
ST_30 : Operation 234 [43/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 234 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 235 [44/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 235 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 236 [45/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 236 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 237 [46/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 237 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 9.50>
ST_31 : Operation 238 [42/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 238 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 239 [43/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 239 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 240 [44/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 240 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 241 [45/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 241 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 9.50>
ST_32 : Operation 242 [41/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 242 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 243 [42/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 243 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 244 [43/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 244 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 245 [44/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 245 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 9.50>
ST_33 : Operation 246 [40/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 246 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 247 [41/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 247 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 248 [42/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 248 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 249 [43/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 249 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 9.50>
ST_34 : Operation 250 [39/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 250 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 251 [40/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 251 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 252 [41/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 252 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 253 [42/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 253 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 9.50>
ST_35 : Operation 254 [38/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 254 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 255 [39/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 255 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 256 [40/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 256 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 257 [41/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 257 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 9.50>
ST_36 : Operation 258 [37/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 258 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 259 [38/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 259 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 260 [39/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 260 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 261 [40/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 261 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 9.50>
ST_37 : Operation 262 [36/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 262 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 263 [37/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 263 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 264 [38/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 264 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 265 [39/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 265 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 9.50>
ST_38 : Operation 266 [35/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 266 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 267 [36/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 267 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 268 [37/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 268 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 269 [38/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 269 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 9.50>
ST_39 : Operation 270 [34/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 270 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 271 [35/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 271 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 272 [36/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 272 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 273 [37/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 273 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 9.50>
ST_40 : Operation 274 [33/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 274 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 275 [34/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 275 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 276 [35/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 276 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 277 [36/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 277 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 9.50>
ST_41 : Operation 278 [32/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 278 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 279 [33/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 279 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 280 [34/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 280 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 281 [35/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 281 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 9.50>
ST_42 : Operation 282 [31/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 282 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 283 [32/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 283 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 284 [33/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 284 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 285 [34/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 285 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 9.50>
ST_43 : Operation 286 [30/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 286 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 287 [31/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 287 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 288 [32/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 288 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 289 [33/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 289 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 9.50>
ST_44 : Operation 290 [29/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 290 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 291 [30/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 291 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 292 [31/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 292 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 293 [32/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 293 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 9.50>
ST_45 : Operation 294 [28/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 294 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 295 [29/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 295 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 296 [30/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 296 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 297 [31/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 297 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 9.50>
ST_46 : Operation 298 [27/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 298 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 299 [28/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 299 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 300 [29/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 300 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 301 [30/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 301 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 9.50>
ST_47 : Operation 302 [26/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 302 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 303 [27/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 303 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 304 [28/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 304 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 305 [29/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 305 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 9.50>
ST_48 : Operation 306 [25/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 306 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 307 [26/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 307 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 308 [27/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 308 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 309 [28/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 309 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 9.50>
ST_49 : Operation 310 [24/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 310 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 311 [25/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 311 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 312 [26/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 312 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 313 [27/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 313 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 9.50>
ST_50 : Operation 314 [23/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 314 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 315 [24/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 315 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 316 [25/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 316 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 317 [26/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 317 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 9.50>
ST_51 : Operation 318 [22/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 318 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 319 [23/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 319 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 320 [24/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 320 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 321 [25/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 321 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 9.50>
ST_52 : Operation 322 [21/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 322 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 323 [22/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 323 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 324 [23/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 324 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 325 [24/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 325 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 9.50>
ST_53 : Operation 326 [20/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 326 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 327 [21/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 327 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 328 [22/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 328 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 329 [23/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 329 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 9.50>
ST_54 : Operation 330 [19/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 330 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 331 [20/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 331 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 332 [21/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 332 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 333 [22/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 333 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 9.50>
ST_55 : Operation 334 [18/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 334 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 335 [19/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 335 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 336 [20/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 336 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 337 [21/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 337 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 9.50>
ST_56 : Operation 338 [17/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 338 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 339 [18/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 339 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 340 [19/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 340 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 341 [20/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 341 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 9.50>
ST_57 : Operation 342 [16/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 342 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 343 [17/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 343 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 344 [18/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 344 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 345 [19/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 345 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 9.50>
ST_58 : Operation 346 [15/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 346 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 347 [16/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 347 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 348 [17/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 348 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 349 [18/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 349 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 9.50>
ST_59 : Operation 350 [14/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 350 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 351 [15/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 351 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 352 [16/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 352 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 353 [17/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 353 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 9.50>
ST_60 : Operation 354 [13/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 354 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 355 [14/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 355 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 356 [15/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 356 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 357 [16/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 357 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 9.50>
ST_61 : Operation 358 [12/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 358 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 359 [13/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 359 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 360 [14/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 360 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 361 [15/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 361 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 9.50>
ST_62 : Operation 362 [11/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 362 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 363 [12/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 363 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 364 [13/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 364 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 365 [14/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 365 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 9.50>
ST_63 : Operation 366 [10/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 366 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 367 [11/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 367 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 368 [12/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 368 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 369 [13/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 369 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 9.50>
ST_64 : Operation 370 [9/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 370 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 371 [10/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 371 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 372 [11/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 372 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 373 [12/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 373 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 9.50>
ST_65 : Operation 374 [8/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 374 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 375 [9/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 375 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 376 [10/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 376 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 377 [11/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 377 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 9.50>
ST_66 : Operation 378 [7/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 378 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 379 [8/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 379 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 380 [9/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 380 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 381 [10/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 381 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 9.50>
ST_67 : Operation 382 [6/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 382 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 383 [7/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 383 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 384 [8/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 384 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 385 [9/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 385 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 9.50>
ST_68 : Operation 386 [5/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 386 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 387 [6/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 387 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 388 [7/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 388 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 389 [8/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 389 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 9.50>
ST_69 : Operation 390 [4/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 390 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 391 [5/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 391 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 392 [6/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 392 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 393 [7/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 393 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 9.50>
ST_70 : Operation 394 [3/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 394 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 395 [4/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 395 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 396 [5/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 396 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 397 [6/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 397 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 9.50>
ST_71 : Operation 398 [2/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 398 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 399 [3/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 399 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 400 [4/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 400 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 401 [5/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 401 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 9.50>
ST_72 : Operation 402 [1/71] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 402 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 403 [2/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 403 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 404 [3/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 404 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 405 [4/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 405 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 9.50>
ST_73 : Operation 406 [1/1] (9.50ns)   --->   "%word = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem_addr" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 406 'read' 'word' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 407 [1/71] (9.50ns)   --->   "%word_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 407 'readreq' 'word_1_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 408 [2/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 408 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 409 [3/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 409 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 421 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 421 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 9.50>
ST_74 : Operation 410 [1/1] (9.50ns)   --->   "%word_1 = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 410 'read' 'word_1' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 411 [1/71] (9.50ns)   --->   "%word_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 411 'readreq' 'word_2_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 412 [2/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 412 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 9.50>
ST_75 : Operation 413 [1/1] (9.50ns)   --->   "%word_2 = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem_addr_2" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 413 'read' 'word_2' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 414 [1/71] (9.50ns)   --->   "%word_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 414 'readreq' 'word_3_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 9.50>
ST_76 : Operation 415 [1/1] (9.50ns)   --->   "%word_3 = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem_addr_3" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 415 'read' 'word_3' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 1.00>
ST_77 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_9" [hls_sources/finn_feeder_chiplet.cpp:35]   --->   Operation 416 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 417 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 418 [1/1] (0.00ns)   --->   "%data_128 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %word_3, i32 %word_2, i32 %word_1, i32 %word" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 418 'bitconcatenate' 'data_128' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 419 [1/1] (1.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i128P0A, i128 %out_stream_V_data_V, i128 %data_128" [hls_sources/finn_feeder_chiplet.cpp:45]   --->   Operation 419 'write' 'write_ln45' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_77 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_39_3" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 420 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ext_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p                       (alloca             ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000]
ext_mem_read            (read               ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_read          (read               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26_read          (read               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_cast          (zext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26_cast          (zext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27              (store              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_1                     (load               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln34               (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34               (icmp               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111110000]
p_2                     (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln34                 (br                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i_i                 (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i_i93_cast          (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_i_i69               (add                ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40               (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40                (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1               (partselect         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40_1             (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr               (getelementptr      ) [ 011111111111111111111111111111111111111111111111111111111111111111111111110000]
store_ln27              (store              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40_1              (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln40_1              (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40_2             (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40_2              (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40_1            (partselect         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40_3             (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr      ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111000]
add_ln40_3              (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln40_2              (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40_4             (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40_4              (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40_2            (partselect         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40_5             (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2             (getelementptr      ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111100]
add_ln40_5              (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln40_3              (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40_6             (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40_6              (add                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40_3            (partselect         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40_7             (sext               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3             (getelementptr      ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111110]
word_req                (readreq            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
word                    (read               ) [ 011110000000000000000000000000000000000000000000000000000000000000000000001111]
word_1_req              (readreq            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
word_1                  (read               ) [ 010110000000000000000000000000000000000000000000000000000000000000000000000111]
word_2_req              (readreq            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
word_2                  (read               ) [ 010010000000000000000000000000000000000000000000000000000000000000000000000011]
word_3_req              (readreq            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
word_3                  (read               ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln35       (specpipeline       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln34       (specloopname       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_128                (bitconcatenate     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln45              (write              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln34                 (br                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                 (ret                ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln34">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ext_mem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ext_mem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i34.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="p_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ext_mem_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ext_mem_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln34_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln34_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln26_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="28" slack="0"/>
<pin id="104" dir="0" index="1" bw="28" slack="0"/>
<pin id="105" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln26_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="word_req/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_readreq_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="word_1_req/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="word_2_req/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_readreq_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="word_3_req/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="word_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="72"/>
<pin id="139" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word/73 "/>
</bind>
</comp>

<comp id="141" class="1004" name="word_1_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="72"/>
<pin id="144" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_1/74 "/>
</bind>
</comp>

<comp id="146" class="1004" name="word_2_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="72"/>
<pin id="149" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_2/75 "/>
</bind>
</comp>

<comp id="151" class="1004" name="word_3_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="73"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_3/76 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln45_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="128" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/77 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln34_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln26_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="28" slack="0"/>
<pin id="169" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln27_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="15" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="0"/>
<pin id="178" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln34_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="15" slack="0"/>
<pin id="181" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln34_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="28" slack="0"/>
<pin id="185" dir="0" index="1" bw="28" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="mul_i_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="15" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i_i/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mul_i_i93_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_i_i93_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_i_i69_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="17" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i69/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="36" slack="0"/>
<pin id="215" dir="0" index="1" bw="34" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln40_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="36" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln40_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="36" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="62" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="7" slack="0"/>
<pin id="236" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln40_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="62" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="gmem_addr_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln27_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="0" index="1" bw="15" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln40_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="34" slack="1"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shl_ln40_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="36" slack="0"/>
<pin id="263" dir="0" index="1" bw="34" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln40_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="36" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln40_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="36" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="1"/>
<pin id="276" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln40_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="62" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln40_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="62" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_3/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="gmem_addr_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln40_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="34" slack="2"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln40_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="36" slack="0"/>
<pin id="305" dir="0" index="1" bw="34" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln40_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="36" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_4/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln40_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="36" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="2"/>
<pin id="318" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln40_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="62" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln40_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="62" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_5/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="gmem_addr_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln40_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="34" slack="2"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln40_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="36" slack="0"/>
<pin id="347" dir="0" index="1" bw="34" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_3/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln40_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="36" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_6/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln40_6_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="36" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="2"/>
<pin id="360" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln40_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="62" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="0" index="3" bw="7" slack="0"/>
<pin id="367" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_3/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln40_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="62" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_7/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="gmem_addr_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="data_128_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="128" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="0" index="2" bw="32" slack="2"/>
<pin id="386" dir="0" index="3" bw="32" slack="3"/>
<pin id="387" dir="0" index="4" bw="32" slack="4"/>
<pin id="388" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="data_128/77 "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="0"/>
<pin id="393" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="398" class="1005" name="ext_mem_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ext_mem_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln34_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="409" class="1005" name="add_i_i69_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="34" slack="1"/>
<pin id="411" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i69 "/>
</bind>
</comp>

<comp id="416" class="1005" name="gmem_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="gmem_addr_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="gmem_addr_2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="gmem_addr_3_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="word_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="4"/>
<pin id="442" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="word "/>
</bind>
</comp>

<comp id="445" class="1005" name="word_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="3"/>
<pin id="447" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="word_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="word_2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2"/>
<pin id="452" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="word_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="word_3_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="word_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="96" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="102" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="167" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="176" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="176" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="163" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="90" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="231" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="189" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="291"><net_src comp="278" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="68" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="315" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="5"/><net_sink comp="156" pin=2"/></net>

<net id="394"><net_src comp="86" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="401"><net_src comp="90" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="408"><net_src comp="183" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="207" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="419"><net_src comp="245" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="425"><net_src comp="292" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="431"><net_src comp="334" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="437"><net_src comp="376" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="443"><net_src comp="136" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="448"><net_src comp="141" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="453"><net_src comp="146" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="458"><net_src comp="151" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="382" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: out_stream_V_data_V | {77 }
 - Input state : 
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2 : zext_ln26 | {1 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2 : zext_ln34 | {1 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2 : ext_mem | {1 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2 : out_stream_V_data_V | {}
  - Chain level:
	State 1
		store_ln27 : 1
		p_1 : 1
		sext_ln34 : 2
		icmp_ln34 : 3
		p_2 : 2
		br_ln34 : 4
		mul_i_i : 2
		mul_i_i93_cast : 3
		add_i_i69 : 4
		shl_ln : 5
		sext_ln40 : 6
		add_ln40 : 7
		trunc_ln1 : 8
		sext_ln40_1 : 9
		gmem_addr : 10
		store_ln27 : 3
	State 2
		shl_ln40_1 : 1
		sext_ln40_2 : 2
		add_ln40_2 : 3
		trunc_ln40_1 : 4
		sext_ln40_3 : 5
		gmem_addr_1 : 6
	State 3
		shl_ln40_2 : 1
		sext_ln40_4 : 2
		add_ln40_4 : 3
		trunc_ln40_2 : 4
		sext_ln40_5 : 5
		gmem_addr_2 : 6
		shl_ln40_3 : 1
		sext_ln40_6 : 2
		add_ln40_6 : 3
		trunc_ln40_3 : 4
		sext_ln40_7 : 5
		gmem_addr_3 : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		write_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         p_2_fu_189         |    0    |    20   |
|          |      add_i_i69_fu_207      |    0    |    39   |
|          |       add_ln40_fu_225      |    0    |    71   |
|          |      add_ln40_1_fu_256     |    0    |    41   |
|    add   |      add_ln40_2_fu_273     |    0    |    71   |
|          |      add_ln40_3_fu_298     |    0    |    41   |
|          |      add_ln40_4_fu_315     |    0    |    71   |
|          |      add_ln40_5_fu_340     |    0    |    41   |
|          |      add_ln40_6_fu_357     |    0    |    71   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln34_fu_183      |    0    |    35   |
|----------|----------------------------|---------|---------|
|          |   ext_mem_read_read_fu_90  |    0    |    0    |
|          |  zext_ln34_read_read_fu_96 |    0    |    0    |
|          | zext_ln26_read_read_fu_102 |    0    |    0    |
|   read   |      word_read_fu_136      |    0    |    0    |
|          |     word_1_read_fu_141     |    0    |    0    |
|          |     word_2_read_fu_146     |    0    |    0    |
|          |     word_3_read_fu_151     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     grp_readreq_fu_108     |    0    |    0    |
|  readreq |     grp_readreq_fu_115     |    0    |    0    |
|          |     grp_readreq_fu_122     |    0    |    0    |
|          |     grp_readreq_fu_129     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln45_write_fu_156  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    zext_ln34_cast_fu_163   |    0    |    0    |
|          |    zext_ln26_cast_fu_167   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      sext_ln34_fu_179      |    0    |    0    |
|          |    mul_i_i93_cast_fu_203   |    0    |    0    |
|          |      sext_ln40_fu_221      |    0    |    0    |
|          |     sext_ln40_1_fu_241     |    0    |    0    |
|   sext   |     sext_ln40_2_fu_269     |    0    |    0    |
|          |     sext_ln40_3_fu_288     |    0    |    0    |
|          |     sext_ln40_4_fu_311     |    0    |    0    |
|          |     sext_ln40_5_fu_330     |    0    |    0    |
|          |     sext_ln40_6_fu_353     |    0    |    0    |
|          |     sext_ln40_7_fu_372     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       mul_i_i_fu_195       |    0    |    0    |
|          |        shl_ln_fu_213       |    0    |    0    |
|bitconcatenate|      shl_ln40_1_fu_261     |    0    |    0    |
|          |      shl_ln40_2_fu_303     |    0    |    0    |
|          |      shl_ln40_3_fu_345     |    0    |    0    |
|          |       data_128_fu_382      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln1_fu_231      |    0    |    0    |
|partselect|     trunc_ln40_1_fu_278    |    0    |    0    |
|          |     trunc_ln40_2_fu_320    |    0    |    0    |
|          |     trunc_ln40_3_fu_362    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   501   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_i_i69_reg_409 |   34   |
|ext_mem_read_reg_398|   64   |
| gmem_addr_1_reg_422|   32   |
| gmem_addr_2_reg_428|   32   |
| gmem_addr_3_reg_434|   32   |
|  gmem_addr_reg_416 |   32   |
|  icmp_ln34_reg_405 |    1   |
|      p_reg_391     |   15   |
|   word_1_reg_445   |   32   |
|   word_2_reg_450   |   32   |
|   word_3_reg_455   |   32   |
|    word_reg_440    |   32   |
+--------------------+--------+
|        Total       |   370  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   501  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   370  |    -   |
+-----------+--------+--------+
|   Total   |   370  |   501  |
+-----------+--------+--------+
