SRAM with configurable read latency