/{
	core_clkwiz: clockwiz0 {
		compatible = "fixed-factor-clock";
		clocks = <&clkc 15>;
		#clock-cells = <1>;
		clock-div = <2>;
		clock-mult = <1>;
		clock-output-names = "clk0";
	};
	DMA_subsystem_axi_intc_0: interrupt-controller@a0300000 {
		#interrupt-cells = <2>;
		compatible = "xlnx,xps-intc-1.00.a";
		interrupt-controller;
                interrupt-parent = <&gic>;
		reg = <0x0 0xa0300000 0x0 0x1000>;
		xlnx,kind-of-intr = <0x0>;
		xlnx,num-intr-inputs = <0x8>;
	};

	DMA_subsystem_axi_intc_1: interrupt-controller@a0310000 {
		#interrupt-cells = <2>;
		compatible = "xlnx,xps-intc-1.00.a";
		interrupt-controller;
                interrupt-parent = <&gic>;
		reg = <0x0 0xa0310000 0x0 0x1000>;
		xlnx,kind-of-intr = <0x0>;
		xlnx,num-intr-inputs = <0x8>;
	};

	DMA_subsystem_axi_intc_2: interrupt-controller@a0320000 {
		#interrupt-cells = <2>;
		compatible = "xlnx,xps-intc-1.00.a";
		interrupt-controller;
                interrupt-parent = <&gic>;
		reg = <0x0 0xa0320000 0x0 0x1000>;
		xlnx,kind-of-intr = <0x0>;
		xlnx,num-intr-inputs = <0x8>;
	};

	DMA_subsystem_axi_intc_3: interrupt-controller@a0330000 {
		#interrupt-cells = <2>;
		compatible = "xlnx,xps-intc-1.00.a";
		interrupt-controller;
                interrupt-parent = <&gic>;
		reg = <0x0 0xa0330000 0x0 0x1000>;
		xlnx,kind-of-intr = <0x0>;
		xlnx,num-intr-inputs = <0x8>;
	};
};

&fpga_axi {
		mwipcore0: mwipcore@A0000000 {
			compatible = "mathworks,mwipcore-v3.00";
			reg = <0xA0000000 0x10000>;
		};
};

