

================================================================
== Vitis HLS Report for 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2'
================================================================
* Date:           Wed Feb 25 19:26:54 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.404 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2309|     2309|  23.090 us|  23.090 us|  2307|  2307|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_2  |     2307|     2307|         7|          3|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2769|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    166|    -|
|Register         |        -|    -|     563|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     563|   2935|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln132_fu_250_p2    |         +|   0|  0|   13|          10|           1|
    |add_ln134_fu_174_p2    |         +|   0|  0|   14|          13|          13|
    |add_ln140_fu_321_p2    |         +|   0|  0|   12|          12|           9|
    |add_ln141_1_fu_396_p2  |         +|   0|  0|   12|          12|           9|
    |add_ln141_fu_225_p2    |         +|   0|  0|   12|          12|           1|
    |add_ln142_1_fu_471_p2  |         +|   0|  0|   12|          12|           9|
    |add_ln142_fu_255_p2    |         +|   0|  0|   12|          12|           2|
    |sub_ln140_1_fu_315_p2  |         -|   0|  0|   12|          12|          12|
    |sub_ln140_fu_200_p2    |         -|   0|  0|   12|          12|          12|
    |icmp_ln132_fu_148_p2   |      icmp|   0|  0|   13|          10|          10|
    |lshr_ln140_fu_298_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln141_fu_362_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln142_fu_436_p2   |      lshr|   0|  0|  423|         128|         128|
    |shl_ln140_1_fu_385_p2  |       shl|   0|  0|  423|         128|         128|
    |shl_ln140_fu_335_p2    |       shl|   0|  0|   35|           1|          16|
    |shl_ln141_1_fu_460_p2  |       shl|   0|  0|  423|         128|         128|
    |shl_ln141_fu_409_p2    |       shl|   0|  0|   35|           1|          16|
    |shl_ln142_1_fu_505_p2  |       shl|   0|  0|  423|         128|         128|
    |shl_ln142_fu_487_p2    |       shl|   0|  0|   35|           1|          16|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 2769|         889|         896|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   10|         20|
    |i_fu_72                           |   9|          2|   10|         20|
    |line_buf_in_address0_local        |  14|          3|    9|         27|
    |line_buf_out_address0_local       |  20|          4|    9|         36|
    |line_buf_out_d0_local             |  20|          4|  128|        512|
    |line_buf_out_we0_local            |  20|          4|   16|         64|
    |reg_135                           |   9|          2|  128|        256|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 166|         35|  316|        949|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    3|   0|    3|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_2_reg_532                       |   10|   0|   10|          0|
    |i_fu_72                           |   10|   0|   10|          0|
    |icmp_ln132_reg_539                |    1|   0|    1|          0|
    |line_buf_in_load_1_reg_574        |  128|   0|  128|          0|
    |lshr_ln140_2_reg_610              |    8|   0|    8|          0|
    |lshr_ln141_2_reg_630              |    8|   0|    8|          0|
    |lshr_ln142_2_reg_650              |    8|   0|    8|          0|
    |reg_135                           |  128|   0|  128|          0|
    |shl_ln140_reg_605                 |   16|   0|   16|          0|
    |shl_ln141_reg_625                 |   16|   0|   16|          0|
    |shl_ln142_1_reg_645               |  128|   0|  128|          0|
    |shl_ln142_reg_640                 |   16|   0|   16|          0|
    |sub_ln140_1_reg_594               |   12|   0|   12|          0|
    |sub_ln140_reg_549                 |   12|   0|   12|          0|
    |tmp_reg_543                       |   10|   0|   10|          0|
    |trunc_ln140_1_reg_589             |    8|   0|    8|          0|
    |trunc_ln140_2_reg_600             |    4|   0|    4|          0|
    |trunc_ln140_reg_559               |    4|   0|    4|          0|
    |trunc_ln141_1_reg_615             |    8|   0|    8|          0|
    |trunc_ln141_2_reg_620             |    4|   0|    4|          0|
    |trunc_ln141_reg_569               |    4|   0|    4|          0|
    |trunc_ln142_1_reg_635             |    8|   0|    8|          0|
    |trunc_ln142_reg_584               |    4|   0|    4|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  563|   0|  563|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_VITIS_LOOP_132_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_VITIS_LOOP_132_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_VITIS_LOOP_132_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_VITIS_LOOP_132_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_VITIS_LOOP_132_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_VITIS_LOOP_132_2|  return value|
|line_buf_in_address0   |  out|    9|   ap_memory|                                    line_buf_in|         array|
|line_buf_in_ce0        |  out|    1|   ap_memory|                                    line_buf_in|         array|
|line_buf_in_q0         |   in|  128|   ap_memory|                                    line_buf_in|         array|
|line_buf_in_address1   |  out|    9|   ap_memory|                                    line_buf_in|         array|
|line_buf_in_ce1        |  out|    1|   ap_memory|                                    line_buf_in|         array|
|line_buf_in_q1         |   in|  128|   ap_memory|                                    line_buf_in|         array|
|line_buf_out_address0  |  out|    9|   ap_memory|                                   line_buf_out|         array|
|line_buf_out_ce0       |  out|    1|   ap_memory|                                   line_buf_out|         array|
|line_buf_out_we0       |  out|   16|   ap_memory|                                   line_buf_out|         array|
|line_buf_out_d0        |  out|  128|   ap_memory|                                   line_buf_out|         array|
+-----------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln132 = store i10 0, i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 12 'store' 'store_ln132' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln132 = icmp_eq  i10 %i_2, i10 768" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 15 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %i_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 16 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %i_2, i1 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i11 %tmp_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 18 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%add_ln134 = add i13 %p_shl3, i13 %zext_ln134" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 19 'add' 'add_ln134' <Predicate = (!icmp_ln132)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln134, i32 3, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i10 %tmp" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 21 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp, i2 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 22 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%sub_ln140 = sub i12 %p_shl4, i12 %zext_ln134_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 23 'sub' 'sub_ln140' <Predicate = (!icmp_ln132)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln140, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %lshr_ln" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 25 'zext' 'zext_ln140' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%line_buf_in_addr_1 = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 26 'getelementptr' 'line_buf_in_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%line_buf_in_load = load i9 %line_buf_in_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 27 'load' 'line_buf_in_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i12 %sub_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 28 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.54ns)   --->   "%add_ln141 = add i12 %sub_ln140, i12 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 29 'add' 'add_ln141' <Predicate = (!icmp_ln132)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln141, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 30 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %lshr_ln1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 31 'zext' 'zext_ln141' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%line_buf_in_addr_2 = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 32 'getelementptr' 'line_buf_in_addr_2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%line_buf_in_load_1 = load i9 %line_buf_in_addr_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 33 'load' 'line_buf_in_load_1' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i12 %add_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 34 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln132 = add i10 %i_2, i10 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 35 'add' 'add_ln132' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.inc.split, void %for.inc80.preheader.exitStub" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 36 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load = load i9 %line_buf_in_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 37 'load' 'line_buf_in_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load_1 = load i9 %line_buf_in_addr_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 38 'load' 'line_buf_in_load_1' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 39 [1/1] (1.54ns)   --->   "%add_ln142 = add i12 %sub_ln140, i12 2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 39 'add' 'add_ln142' <Predicate = (!icmp_ln132)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln142, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 40 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i8 %lshr_ln2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 41 'zext' 'zext_ln142' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%line_buf_in_addr = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 42 'getelementptr' 'line_buf_in_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%line_buf_in_load_2 = load i9 %line_buf_in_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 43 'load' 'line_buf_in_load_2' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i12 %add_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 44 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln132 = store i10 %add_ln132, i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 45 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.49>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i10 %i_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 46 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln140, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 47 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %shl_ln1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 48 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (4.89ns)   --->   "%lshr_ln140 = lshr i128 %line_buf_in_load, i128 %zext_ln140_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 49 'lshr' 'lshr_ln140' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i128 %lshr_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 50 'trunc' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_2, i2 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 51 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.54ns)   --->   "%sub_ln140_1 = sub i12 %p_shl, i12 %zext_ln132" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 52 'sub' 'sub_ln140_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.54ns)   --->   "%add_ln140 = add i12 %sub_ln140_1, i12 288" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 53 'add' 'add_ln140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln140_2 = trunc i12 %add_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 54 'trunc' 'trunc_ln140_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i4 %trunc_ln140_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 55 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.39ns)   --->   "%shl_ln140 = shl i16 1, i16 %zext_ln140_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 56 'shl' 'shl_ln140' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln140_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln140, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 57 'partselect' 'lshr_ln140_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln141, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 58 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i7 %shl_ln2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 59 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (4.89ns)   --->   "%lshr_ln141 = lshr i128 %line_buf_in_load_1, i128 %zext_ln141_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 60 'lshr' 'lshr_ln141' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = trunc i128 %lshr_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 61 'trunc' 'trunc_ln141_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load_2 = load i9 %line_buf_in_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 62 'load' 'line_buf_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_4 : Operation 102 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i8 %trunc_ln140_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 63 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln140_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln140_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 64 'bitconcatenate' 'shl_ln140_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i7 %shl_ln140_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 65 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.14ns)   --->   "%shl_ln140_1 = shl i128 %zext_ln140_2, i128 %zext_ln140_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 66 'shl' 'shl_ln140_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i8 %lshr_ln140_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 67 'zext' 'zext_ln140_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%line_buf_out_addr = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln140_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 68 'getelementptr' 'line_buf_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln140 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr, i128 %shl_ln140_1, i16 %shl_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 69 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_5 : Operation 70 [1/1] (1.54ns)   --->   "%add_ln141_1 = add i12 %sub_ln140_1, i12 289" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 70 'add' 'add_ln141_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln141_2 = trunc i12 %add_ln141_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 71 'trunc' 'trunc_ln141_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i4 %trunc_ln141_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 72 'zext' 'zext_ln141_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.39ns)   --->   "%shl_ln141 = shl i16 1, i16 %zext_ln141_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 73 'shl' 'shl_ln141' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln141_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln141_1, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 74 'partselect' 'lshr_ln141_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln142, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 75 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i7 %shl_ln3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 76 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (4.89ns)   --->   "%lshr_ln142 = lshr i128 %line_buf_in_load_2, i128 %zext_ln142_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 77 'lshr' 'lshr_ln142' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i128 %lshr_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 78 'trunc' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i8 %trunc_ln141_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 79 'zext' 'zext_ln141_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln141_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln141_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 80 'bitconcatenate' 'shl_ln141_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i7 %shl_ln141_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 81 'zext' 'zext_ln141_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (3.14ns)   --->   "%shl_ln141_1 = shl i128 %zext_ln141_2, i128 %zext_ln141_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 82 'shl' 'shl_ln141_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i8 %lshr_ln141_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 83 'zext' 'zext_ln141_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%line_buf_out_addr_3 = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln141_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 84 'getelementptr' 'line_buf_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln141 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr_3, i128 %shl_ln141_1, i16 %shl_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 85 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_6 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln142_1 = add i12 %sub_ln140_1, i12 290" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 86 'add' 'add_ln142_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i8 %trunc_ln142_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 87 'zext' 'zext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = trunc i12 %add_ln142_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 88 'trunc' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln142_3 = zext i4 %trunc_ln142_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 89 'zext' 'zext_ln142_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (2.39ns)   --->   "%shl_ln142 = shl i16 1, i16 %zext_ln142_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 90 'shl' 'shl_ln142' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln142_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln142_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 91 'bitconcatenate' 'shl_ln142_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln142_4 = zext i7 %shl_ln142_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 92 'zext' 'zext_ln142_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (3.14ns)   --->   "%shl_ln142_1 = shl i128 %zext_ln142_2, i128 %zext_ln142_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 93 'shl' 'shl_ln142_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln142_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln142_1, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 94 'partselect' 'lshr_ln142_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 95 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 97 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln142_5 = zext i8 %lshr_ln142_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 98 'zext' 'zext_ln142_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%line_buf_out_addr_4 = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln142_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 99 'getelementptr' 'line_buf_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln142 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr_4, i128 %shl_ln142_1, i16 %shl_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 100 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 101 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buf_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ line_buf_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01110000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
store_ln132                (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
i_2                        (load                  ) [ 01111000]
icmp_ln132                 (icmp                  ) [ 01111000]
p_shl3                     (bitconcatenate        ) [ 00000000]
tmp_1                      (bitconcatenate        ) [ 00000000]
zext_ln134                 (zext                  ) [ 00000000]
add_ln134                  (add                   ) [ 00000000]
tmp                        (partselect            ) [ 00100000]
zext_ln134_1               (zext                  ) [ 00000000]
p_shl4                     (bitconcatenate        ) [ 00000000]
sub_ln140                  (sub                   ) [ 00010000]
lshr_ln                    (partselect            ) [ 00000000]
zext_ln140                 (zext                  ) [ 00000000]
line_buf_in_addr_1         (getelementptr         ) [ 00010000]
trunc_ln140                (trunc                 ) [ 01011000]
add_ln141                  (add                   ) [ 00000000]
lshr_ln1                   (partselect            ) [ 00000000]
zext_ln141                 (zext                  ) [ 00000000]
line_buf_in_addr_2         (getelementptr         ) [ 00010000]
trunc_ln141                (trunc                 ) [ 01011000]
add_ln132                  (add                   ) [ 00000000]
br_ln132                   (br                    ) [ 00000000]
line_buf_in_load           (load                  ) [ 01001000]
line_buf_in_load_1         (load                  ) [ 01001000]
add_ln142                  (add                   ) [ 00000000]
lshr_ln2                   (partselect            ) [ 00000000]
zext_ln142                 (zext                  ) [ 00000000]
line_buf_in_addr           (getelementptr         ) [ 01001000]
trunc_ln142                (trunc                 ) [ 01101100]
store_ln132                (store                 ) [ 00000000]
zext_ln132                 (zext                  ) [ 00000000]
shl_ln1                    (bitconcatenate        ) [ 00000000]
zext_ln140_1               (zext                  ) [ 00000000]
lshr_ln140                 (lshr                  ) [ 00000000]
trunc_ln140_1              (trunc                 ) [ 00100100]
p_shl                      (bitconcatenate        ) [ 00000000]
sub_ln140_1                (sub                   ) [ 00110110]
add_ln140                  (add                   ) [ 00000000]
trunc_ln140_2              (trunc                 ) [ 00100100]
zext_ln140_3               (zext                  ) [ 00000000]
shl_ln140                  (shl                   ) [ 00100100]
lshr_ln140_2               (partselect            ) [ 00100100]
shl_ln2                    (bitconcatenate        ) [ 00000000]
zext_ln141_1               (zext                  ) [ 00000000]
lshr_ln141                 (lshr                  ) [ 00000000]
trunc_ln141_1              (trunc                 ) [ 00110110]
line_buf_in_load_2         (load                  ) [ 00100100]
zext_ln140_2               (zext                  ) [ 00000000]
shl_ln140_2                (bitconcatenate        ) [ 00000000]
zext_ln140_4               (zext                  ) [ 00000000]
shl_ln140_1                (shl                   ) [ 00000000]
zext_ln140_5               (zext                  ) [ 00000000]
line_buf_out_addr          (getelementptr         ) [ 00000000]
store_ln140                (store                 ) [ 00000000]
add_ln141_1                (add                   ) [ 00000000]
trunc_ln141_2              (trunc                 ) [ 00010010]
zext_ln141_3               (zext                  ) [ 00000000]
shl_ln141                  (shl                   ) [ 00010010]
lshr_ln141_2               (partselect            ) [ 00010010]
shl_ln3                    (bitconcatenate        ) [ 00000000]
zext_ln142_1               (zext                  ) [ 00000000]
lshr_ln142                 (lshr                  ) [ 00000000]
trunc_ln142_1              (trunc                 ) [ 00010010]
zext_ln141_2               (zext                  ) [ 00000000]
shl_ln141_2                (bitconcatenate        ) [ 00000000]
zext_ln141_4               (zext                  ) [ 00000000]
shl_ln141_1                (shl                   ) [ 00000000]
zext_ln141_5               (zext                  ) [ 00000000]
line_buf_out_addr_3        (getelementptr         ) [ 00000000]
store_ln141                (store                 ) [ 00000000]
add_ln142_1                (add                   ) [ 00000000]
zext_ln142_2               (zext                  ) [ 00000000]
trunc_ln142_2              (trunc                 ) [ 00000000]
zext_ln142_3               (zext                  ) [ 00000000]
shl_ln142                  (shl                   ) [ 01000001]
shl_ln142_2                (bitconcatenate        ) [ 00000000]
zext_ln142_4               (zext                  ) [ 00000000]
shl_ln142_1                (shl                   ) [ 01000001]
lshr_ln142_2               (partselect            ) [ 01000001]
specpipeline_ln132         (specpipeline          ) [ 00000000]
speclooptripcount_ln132    (speclooptripcount     ) [ 00000000]
specloopname_ln132         (specloopname          ) [ 00000000]
zext_ln142_5               (zext                  ) [ 00000000]
line_buf_out_addr_4        (getelementptr         ) [ 00000000]
store_ln142                (store                 ) [ 00000000]
br_ln132                   (br                    ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buf_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buf_in"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buf_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buf_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="line_buf_in_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_in_addr_1/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="128" slack="1"/>
<pin id="91" dir="1" index="7" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buf_in_load/2 line_buf_in_load_1/2 line_buf_in_load_2/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="line_buf_in_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="128" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_in_addr_2/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="line_buf_in_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="128" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_in_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="line_buf_out_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="128" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_out_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="1"/>
<pin id="120" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/5 store_ln141/6 store_ln142/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="line_buf_out_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="128" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_out_addr_3/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="line_buf_out_addr_4_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_out_addr_4/7 "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="128" slack="1"/>
<pin id="137" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_load line_buf_in_load_2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln132_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_2_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln132_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_shl3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln134_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln134_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="0"/>
<pin id="177" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="13" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="0" index="3" bw="5" slack="0"/>
<pin id="185" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln134_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="1"/>
<pin id="192" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="1"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln140_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lshr_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="5" slack="0"/>
<pin id="211" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln140_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln140_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln141_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="lshr_ln1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="12" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="0" index="3" bw="5" slack="0"/>
<pin id="236" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln141_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln141_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln132_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="2"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln142_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="1"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lshr_ln2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="0" index="3" bw="5" slack="0"/>
<pin id="265" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln142_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln142_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln132_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="10" slack="2"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln132_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="3"/>
<pin id="286" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="2"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln140_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="lshr_ln140_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="128" slack="1"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln140/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln140_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="128" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_shl_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="3"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln140_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="0"/>
<pin id="317" dir="0" index="1" bw="10" slack="0"/>
<pin id="318" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln140_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln140_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_2/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln140_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln140_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln140/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="lshr_ln140_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="0" index="3" bw="5" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln140_2/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="2"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln141_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="lshr_ln141_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="128" slack="1"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln141/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln141_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="128" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln140_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln140_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="1"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_2/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln140_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_4/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln140_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln140_1/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln140_5_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_5/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln141_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="1"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln141_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141_2/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln141_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_3/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="shl_ln141_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln141/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="lshr_ln141_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="12" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln141_2/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="2"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln142_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lshr_ln142_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="128" slack="1"/>
<pin id="438" dir="0" index="1" bw="7" slack="0"/>
<pin id="439" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln142/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln142_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="128" slack="0"/>
<pin id="444" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_1/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln141_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="2"/>
<pin id="448" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_2/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shl_ln141_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln141_2/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln141_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_4/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="shl_ln141_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="7" slack="0"/>
<pin id="463" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln141_1/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln141_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_5/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln142_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="2"/>
<pin id="473" dir="0" index="1" bw="10" slack="0"/>
<pin id="474" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_1/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln142_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_2/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln142_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_2/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln142_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_3/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln142_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln142/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="shl_ln142_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln142_2/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln142_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_4/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln142_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln142_1/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="lshr_ln142_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="12" slack="0"/>
<pin id="514" dir="0" index="2" bw="4" slack="0"/>
<pin id="515" dir="0" index="3" bw="5" slack="0"/>
<pin id="516" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln142_2/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln142_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_5/7 "/>
</bind>
</comp>

<comp id="525" class="1005" name="i_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="2"/>
<pin id="534" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln132_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="1"/>
<pin id="545" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="549" class="1005" name="sub_ln140_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="1"/>
<pin id="551" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140 "/>
</bind>
</comp>

<comp id="554" class="1005" name="line_buf_in_addr_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="1"/>
<pin id="556" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_addr_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="trunc_ln140_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="2"/>
<pin id="561" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln140 "/>
</bind>
</comp>

<comp id="564" class="1005" name="line_buf_in_addr_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="1"/>
<pin id="566" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_addr_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="trunc_ln141_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="2"/>
<pin id="571" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

<comp id="574" class="1005" name="line_buf_in_load_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="128" slack="1"/>
<pin id="576" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_load_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="line_buf_in_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln142_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="2"/>
<pin id="586" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln142 "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln140_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln140_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="sub_ln140_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="12" slack="1"/>
<pin id="596" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="trunc_ln140_2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="1"/>
<pin id="602" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln140_2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="shl_ln140_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="1"/>
<pin id="607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln140 "/>
</bind>
</comp>

<comp id="610" class="1005" name="lshr_ln140_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln140_2 "/>
</bind>
</comp>

<comp id="615" class="1005" name="trunc_ln141_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="2"/>
<pin id="617" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln141_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="trunc_ln141_2_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="1"/>
<pin id="622" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln141_2 "/>
</bind>
</comp>

<comp id="625" class="1005" name="shl_ln141_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln141 "/>
</bind>
</comp>

<comp id="630" class="1005" name="lshr_ln141_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln141_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="trunc_ln142_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln142_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="shl_ln142_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln142 "/>
</bind>
</comp>

<comp id="645" class="1005" name="shl_ln142_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="128" slack="1"/>
<pin id="647" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln142_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="lshr_ln142_2_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln142_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="83" pin="7"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="83" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="145" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="145" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="154" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="190" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="224"><net_src comp="200" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="200" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="231" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="249"><net_src comp="225" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="255" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="278"><net_src comp="255" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="250" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="135" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="284" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="321" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="34" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="14" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="371" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="385" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="30" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="396" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="14" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="135" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="14" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="446" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="460" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="44" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="479" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="14" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="476" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="30" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="471" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="32" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="34" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="528"><net_src comp="72" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="535"><net_src comp="145" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="542"><net_src comp="148" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="180" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="552"><net_src comp="200" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="557"><net_src comp="76" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="562"><net_src comp="221" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="567"><net_src comp="93" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="572"><net_src comp="246" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="577"><net_src comp="83" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="582"><net_src comp="101" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="587"><net_src comp="275" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="592"><net_src comp="304" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="597"><net_src comp="315" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="603"><net_src comp="327" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="608"><net_src comp="335" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="613"><net_src comp="341" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="618"><net_src comp="367" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="623"><net_src comp="401" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="628"><net_src comp="409" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="633"><net_src comp="415" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="638"><net_src comp="442" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="643"><net_src comp="487" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="648"><net_src comp="505" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="653"><net_src comp="511" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="521" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buf_out | {5 6 7 }
 - Input state : 
	Port: quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 : line_buf_in | {2 3 4 }
  - Chain level:
	State 1
		store_ln132 : 1
		i_2 : 1
		icmp_ln132 : 2
		p_shl3 : 2
		tmp_1 : 2
		zext_ln134 : 3
		add_ln134 : 4
		tmp : 5
	State 2
		sub_ln140 : 1
		lshr_ln : 2
		zext_ln140 : 3
		line_buf_in_addr_1 : 4
		line_buf_in_load : 5
		trunc_ln140 : 2
		add_ln141 : 2
		lshr_ln1 : 3
		zext_ln141 : 4
		line_buf_in_addr_2 : 5
		line_buf_in_load_1 : 6
		trunc_ln141 : 3
	State 3
		lshr_ln2 : 1
		zext_ln142 : 2
		line_buf_in_addr : 3
		line_buf_in_load_2 : 4
		trunc_ln142 : 1
		store_ln132 : 1
	State 4
		zext_ln140_1 : 1
		lshr_ln140 : 2
		trunc_ln140_1 : 3
		sub_ln140_1 : 1
		add_ln140 : 2
		trunc_ln140_2 : 3
		zext_ln140_3 : 4
		shl_ln140 : 5
		lshr_ln140_2 : 3
		zext_ln141_1 : 1
		lshr_ln141 : 2
		trunc_ln141_1 : 3
	State 5
		zext_ln140_4 : 1
		shl_ln140_1 : 2
		line_buf_out_addr : 1
		store_ln140 : 3
		trunc_ln141_2 : 1
		zext_ln141_3 : 2
		shl_ln141 : 3
		lshr_ln141_2 : 1
		zext_ln142_1 : 1
		lshr_ln142 : 2
		trunc_ln142_1 : 3
	State 6
		zext_ln141_4 : 1
		shl_ln141_1 : 2
		line_buf_out_addr_3 : 1
		store_ln141 : 3
		trunc_ln142_2 : 1
		zext_ln142_3 : 2
		shl_ln142 : 3
		shl_ln142_2 : 2
		zext_ln142_4 : 3
		shl_ln142_1 : 4
		lshr_ln142_2 : 1
	State 7
		line_buf_out_addr_4 : 1
		store_ln142 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   lshr_ln140_fu_298  |    0    |   423   |
|   lshr   |   lshr_ln141_fu_362  |    0    |   423   |
|          |   lshr_ln142_fu_436  |    0    |   423   |
|----------|----------------------|---------|---------|
|          |   add_ln134_fu_174   |    0    |    14   |
|          |   add_ln141_fu_225   |    0    |    12   |
|          |   add_ln132_fu_250   |    0    |    13   |
|    add   |   add_ln142_fu_255   |    0    |    12   |
|          |   add_ln140_fu_321   |    0    |    12   |
|          |  add_ln141_1_fu_396  |    0    |    12   |
|          |  add_ln142_1_fu_471  |    0    |    12   |
|----------|----------------------|---------|---------|
|          |   shl_ln140_fu_335   |    0    |    9    |
|          |  shl_ln140_1_fu_385  |    0    |    17   |
|    shl   |   shl_ln141_fu_409   |    0    |    9    |
|          |  shl_ln141_1_fu_460  |    0    |    17   |
|          |   shl_ln142_fu_487   |    0    |    9    |
|          |  shl_ln142_1_fu_505  |    0    |    17   |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln140_fu_200   |    0    |    12   |
|          |  sub_ln140_1_fu_315  |    0    |    12   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln132_fu_148  |    0    |    13   |
|----------|----------------------|---------|---------|
|          |     p_shl3_fu_154    |    0    |    0    |
|          |     tmp_1_fu_162     |    0    |    0    |
|          |     p_shl4_fu_193    |    0    |    0    |
|          |    shl_ln1_fu_287    |    0    |    0    |
|bitconcatenate|     p_shl_fu_308     |    0    |    0    |
|          |    shl_ln2_fu_351    |    0    |    0    |
|          |  shl_ln140_2_fu_374  |    0    |    0    |
|          |    shl_ln3_fu_425    |    0    |    0    |
|          |  shl_ln141_2_fu_449  |    0    |    0    |
|          |  shl_ln142_2_fu_493  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln134_fu_170  |    0    |    0    |
|          |  zext_ln134_1_fu_190 |    0    |    0    |
|          |   zext_ln140_fu_216  |    0    |    0    |
|          |   zext_ln141_fu_241  |    0    |    0    |
|          |   zext_ln142_fu_270  |    0    |    0    |
|          |   zext_ln132_fu_284  |    0    |    0    |
|          |  zext_ln140_1_fu_294 |    0    |    0    |
|          |  zext_ln140_3_fu_331 |    0    |    0    |
|          |  zext_ln141_1_fu_358 |    0    |    0    |
|          |  zext_ln140_2_fu_371 |    0    |    0    |
|   zext   |  zext_ln140_4_fu_381 |    0    |    0    |
|          |  zext_ln140_5_fu_392 |    0    |    0    |
|          |  zext_ln141_3_fu_405 |    0    |    0    |
|          |  zext_ln142_1_fu_432 |    0    |    0    |
|          |  zext_ln141_2_fu_446 |    0    |    0    |
|          |  zext_ln141_4_fu_456 |    0    |    0    |
|          |  zext_ln141_5_fu_467 |    0    |    0    |
|          |  zext_ln142_2_fu_476 |    0    |    0    |
|          |  zext_ln142_3_fu_483 |    0    |    0    |
|          |  zext_ln142_4_fu_501 |    0    |    0    |
|          |  zext_ln142_5_fu_521 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_180      |    0    |    0    |
|          |    lshr_ln_fu_206    |    0    |    0    |
|          |    lshr_ln1_fu_231   |    0    |    0    |
|partselect|    lshr_ln2_fu_260   |    0    |    0    |
|          |  lshr_ln140_2_fu_341 |    0    |    0    |
|          |  lshr_ln141_2_fu_415 |    0    |    0    |
|          |  lshr_ln142_2_fu_511 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln140_fu_221  |    0    |    0    |
|          |  trunc_ln141_fu_246  |    0    |    0    |
|          |  trunc_ln142_fu_275  |    0    |    0    |
|          | trunc_ln140_1_fu_304 |    0    |    0    |
|   trunc  | trunc_ln140_2_fu_327 |    0    |    0    |
|          | trunc_ln141_1_fu_367 |    0    |    0    |
|          | trunc_ln141_2_fu_401 |    0    |    0    |
|          | trunc_ln142_1_fu_442 |    0    |    0    |
|          | trunc_ln142_2_fu_479 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1471  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_2_reg_532       |   10   |
|         i_reg_525        |   10   |
|    icmp_ln132_reg_539    |    1   |
|line_buf_in_addr_1_reg_554|    9   |
|line_buf_in_addr_2_reg_564|    9   |
| line_buf_in_addr_reg_579 |    9   |
|line_buf_in_load_1_reg_574|   128  |
|   lshr_ln140_2_reg_610   |    8   |
|   lshr_ln141_2_reg_630   |    8   |
|   lshr_ln142_2_reg_650   |    8   |
|          reg_135         |   128  |
|     shl_ln140_reg_605    |   16   |
|     shl_ln141_reg_625    |   16   |
|    shl_ln142_1_reg_645   |   128  |
|     shl_ln142_reg_640    |   16   |
|    sub_ln140_1_reg_594   |   12   |
|     sub_ln140_reg_549    |   12   |
|        tmp_reg_543       |   10   |
|   trunc_ln140_1_reg_589  |    8   |
|   trunc_ln140_2_reg_600  |    4   |
|    trunc_ln140_reg_559   |    4   |
|   trunc_ln141_1_reg_615  |    8   |
|   trunc_ln141_2_reg_620  |    4   |
|    trunc_ln141_reg_569   |    4   |
|   trunc_ln142_1_reg_635  |    8   |
|    trunc_ln142_reg_584   |    4   |
+--------------------------+--------+
|           Total          |   582  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_83 |  p0  |   4  |   9  |   36   ||    0    ||    20   |
|  grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_116 |  p1  |   3  |  128 |   384  ||    0    ||    14   |
| grp_access_fu_116 |  p2  |   3  |  16  |   48   ||    0    ||    14   |
|      reg_135      |  p0  |   2  |  128 |   256  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   724  ||  8.4172 ||    0    ||    66   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1471  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    0   |   66   |
|  Register |    -   |   582  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   582  |  1537  |
+-----------+--------+--------+--------+
