{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715248105181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715248105189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 17:48:25 2024 " "Processing started: Thu May 09 17:48:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715248105189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248105189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off _1790_chap_6 -c _1790_chap_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off _1790_chap_6 -c _1790_chap_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248105189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715248105598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715248105598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1790_chap_6.v 1 1 " "Found 1 design units, including 1 entities, in source file _1790_chap_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1790_chap_6 " "Found entity 1: _1790_chap_6" {  } { { "_1790_chap_6.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248114300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1790_chap_6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file _1790_chap_6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1790_chap_6_1 " "Found entity 1: _1790_chap_6_1" {  } { { "_1790_chap_6_1.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248114302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1790_chap_6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file _1790_chap_6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1790_chap_6_2 " "Found entity 1: _1790_chap_6_2" {  } { { "_1790_chap_6_2.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248114304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1790_chap_6_3.v 1 1 " "Found 1 design units, including 1 entities, in source file _1790_chap_6_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1790_chap_6_3 " "Found entity 1: _1790_chap_6_3" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248114305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1790_chap_6_4.v 1 1 " "Found 1 design units, including 1 entities, in source file _1790_chap_6_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1790_chap_6_4 " "Found entity 1: _1790_chap_6_4" {  } { { "_1790_chap_6_4.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248114309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "_1790_chap_6_5.v(10) " "Verilog HDL warning at _1790_chap_6_5.v(10): extended using \"x\" or \"z\"" {  } { { "_1790_chap_6_5.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_5.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715248114311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1790_chap_6_5.v 1 1 " "Found 1 design units, including 1 entities, in source file _1790_chap_6_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1790_chap_6_5 " "Found entity 1: _1790_chap_6_5" {  } { { "_1790_chap_6_5.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248114311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_1790_chap_6.v 1 1 " "Found 1 design units, including 1 entities, in source file test_1790_chap_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1790_chap_6_vlg_tst " "Found entity 1: _1790_chap_6_vlg_tst" {  } { { "test_1790_chap_6.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/test_1790_chap_6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715248114313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_1790_chap_6 " "Elaborating entity \"_1790_chap_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715248114344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1790_chap_6_1 _1790_chap_6_1:a " "Elaborating entity \"_1790_chap_6_1\" for hierarchy \"_1790_chap_6_1:a\"" {  } { { "_1790_chap_6.v" "a" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248114353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 _1790_chap_6_1.v(19) " "Verilog HDL assignment warning at _1790_chap_6_1.v(19): truncated value with size 32 to match size of target (15)" {  } { { "_1790_chap_6_1.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715248114354 "|_1790_chap_6|_1790_chap_6_1:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1790_chap_6_2 _1790_chap_6_2:b " "Elaborating entity \"_1790_chap_6_2\" for hierarchy \"_1790_chap_6_2:b\"" {  } { { "_1790_chap_6.v" "b" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248114354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 _1790_chap_6_2.v(19) " "Verilog HDL assignment warning at _1790_chap_6_2.v(19): truncated value with size 32 to match size of target (2)" {  } { { "_1790_chap_6_2.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_2.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715248114355 "|_1790_chap_6|_1790_chap_6_2:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1790_chap_6_3 _1790_chap_6_3:c " "Elaborating entity \"_1790_chap_6_3\" for hierarchy \"_1790_chap_6_3:c\"" {  } { { "_1790_chap_6.v" "c" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248114356 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "_1790_chap_6_3.v(6) " "Verilog HDL Case Statement warning at _1790_chap_6_3.v(6): incomplete case statement has no default case item" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715248114357 "|_1790_chap_6|_1790_chap_6_3:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data _1790_chap_6_3.v(4) " "Verilog HDL Always Construct warning at _1790_chap_6_3.v(4): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715248114357 "|_1790_chap_6|_1790_chap_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] _1790_chap_6_3.v(4) " "Inferred latch for \"data\[0\]\" at _1790_chap_6_3.v(4)" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114357 "|_1790_chap_6|_1790_chap_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] _1790_chap_6_3.v(4) " "Inferred latch for \"data\[1\]\" at _1790_chap_6_3.v(4)" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114357 "|_1790_chap_6|_1790_chap_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] _1790_chap_6_3.v(4) " "Inferred latch for \"data\[2\]\" at _1790_chap_6_3.v(4)" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114357 "|_1790_chap_6|_1790_chap_6_3:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] _1790_chap_6_3.v(4) " "Inferred latch for \"data\[3\]\" at _1790_chap_6_3.v(4)" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248114357 "|_1790_chap_6|_1790_chap_6_3:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1790_chap_6_4 _1790_chap_6_4:d " "Elaborating entity \"_1790_chap_6_4\" for hierarchy \"_1790_chap_6_4:d\"" {  } { { "_1790_chap_6.v" "d" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248114357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1790_chap_6_5 _1790_chap_6_5:e " "Elaborating entity \"_1790_chap_6_5\" for hierarchy \"_1790_chap_6_5:e\"" {  } { { "_1790_chap_6.v" "e" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248114359 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "_1790_chap_6_3:c\|data\[2\] _1790_chap_6_3:c\|data\[0\] " "Duplicate LATCH primitive \"_1790_chap_6_3:c\|data\[2\]\" merged with LATCH primitive \"_1790_chap_6_3:c\|data\[0\]\"" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715248114712 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "_1790_chap_6_3:c\|data\[1\] _1790_chap_6_3:c\|data\[0\] " "Duplicate LATCH primitive \"_1790_chap_6_3:c\|data\[1\]\" merged with LATCH primitive \"_1790_chap_6_3:c\|data\[0\]\"" {  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1715248114712 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1715248114712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "_1790_chap_6_3:c\|data\[0\] " "Latch _1790_chap_6_3:c\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _1790_chap_6_2:b\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal _1790_chap_6_2:b\|SEL\[1\]" {  } { { "_1790_chap_6_2.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715248114713 ""}  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715248114713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "_1790_chap_6_3:c\|data\[3\] " "Latch _1790_chap_6_3:c\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _1790_chap_6_2:b\|SEL\[0\] " "Ports D and ENA on the latch are fed by the same signal _1790_chap_6_2:b\|SEL\[0\]" {  } { { "_1790_chap_6_2.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715248114713 ""}  } { { "_1790_chap_6_3.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6_3.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715248114713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[3\] GND " "Pin \"DIG\[3\]\" is stuck at GND" {  } { { "_1790_chap_6.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248114720 "|_1790_chap_6|DIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[4\] GND " "Pin \"DIG\[4\]\" is stuck at GND" {  } { { "_1790_chap_6.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248114720 "|_1790_chap_6|DIG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[5\] GND " "Pin \"DIG\[5\]\" is stuck at GND" {  } { { "_1790_chap_6.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248114720 "|_1790_chap_6|DIG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[6\] GND " "Pin \"DIG\[6\]\" is stuck at GND" {  } { { "_1790_chap_6.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248114720 "|_1790_chap_6|DIG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[7\] GND " "Pin \"DIG\[7\]\" is stuck at GND" {  } { { "_1790_chap_6.v" "" { Text "E:/Quartusexperiment/_1790_chap_6/_1790_chap_6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715248114720 "|_1790_chap_6|DIG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715248114720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715248114769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartusexperiment/_1790_chap_6/output_files/_1790_chap_6.map.smsg " "Generated suppressed messages file E:/Quartusexperiment/_1790_chap_6/output_files/_1790_chap_6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248115034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715248115134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715248115134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715248115199 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715248115199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715248115199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715248115199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715248115209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 17:48:35 2024 " "Processing ended: Thu May 09 17:48:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715248115209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715248115209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715248115209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715248115209 ""}
