	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 06692445"
	.compiler_invocation	"ctc -f cc17648a --dep-file=Aurix_MC-ISAR\\tricore_general\\ssc\\src\\.Mcal_WdgLib.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc27xc -D__CPU_TC27XC__ --core=tc1.6.x --fp-model=+float -D_TASKING_C_TRICORE_ -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\.settings -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\compiler -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC\\SupportDocuments -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\lib -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\obj -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\UART_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\Demo_Aurix -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\mak -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\UART_Test -g2 --make-target=Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.src ..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c"
	.compiler_name		"ctc"
	;source	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c'

	
$TC16X
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_lCpuPwSequence')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     1  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     2  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     3  ** Copyright (C) Infineon Technologies (2013)                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     4  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     5  ** All rights reserved.                                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     6  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     7  ** This document contains proprietary information belonging to Infineon       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     8  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	     9  ** of its contents is not permitted without prior written authorization.      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    10  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    11  ********************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    12  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    13  **   $FILENAME   : Mcal_WdgLib.c $                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    14  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    15  **   $CC VERSION : \main\50 $                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    16  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    17  **   $DATE       : 2017-02-07 $                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    18  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    19  **   AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    20  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    21  **   VENDOR      : Infineon Technologies                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    22  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    23  **   DESCRIPTION : This file contains Mcal Wdg library routines               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    24  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    25  **   SPECIFICATION(S) :    NA                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    26  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    27  **   MAY BE CHANGED BY USER [yes/no]: no                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    28  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    29  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    30  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    31  **  TRACEABILITY : [cover parentID= SAS_NAS_ALL_PR455,SAS_NAS_ALL_PR128,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    32  SAS_NAS_ALL_PR70,SAS_NAS_ALL_PR1652,SAS_NAS_ALL_PR630_PR631,SAS_NAS_ALL_PR470,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    33  DS_NAS_MCALLIB_PR131,DS_NAS_MCALLIB_PR115]
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    34                     [/cover]
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    35  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    36  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    37  **                      Includes                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    38  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    39  #include "Std_Types.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    40  #include "IfxScu_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    41  #include "IfxCpu_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    42  #include "IfxSrc_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    43  /* Own header file */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    44  #include "Mcal.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    45  #include "Mcal_TcLib.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    46  #include "IfxScu_bf.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    47  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    48  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    49  **                      File Inclusion Check                                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    50  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    51  #ifndef MCAL_SW_MAJOR_VERSION
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    52  #error "MCAL_SW_MAJOR_VERSION is not defined. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    53  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    54  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    55  #ifndef MCAL_SW_MINOR_VERSION
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    56    #error "MCAL_SW_MINOR_VERSION is not defined. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    57  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    58  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    59  #ifndef MCAL_SW_PATCH_VERSION
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    60  #error "MCAL_SW_PATCH_VERSION is not defined. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    61  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    62  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    63  #if ( MCAL_SW_MAJOR_VERSION != 1 )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    64    #error "MCAL_SW_MAJOR_VERSION does not match. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    65  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    66  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    67  #if ( MCAL_SW_MINOR_VERSION != 0 )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    68    #error "MCAL_SW_MINOR_VERSION does not match. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    69  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    70  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    71  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    72  **                      Private Macro Definitions                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    73  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    74  /* max number of watch dogs (Safety, CPU0, CPU1 CPU2) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    75  #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    76  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    77  #define MCAL_WDT_MAX_CPUWDT           ( 4u )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    78  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    79  #elif (MCAL_NO_OF_CORES == 2U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    80  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    81  #define MCAL_WDT_MAX_CPUWDT           ( 3u )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    82  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    83  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    84  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    85  #define MCAL_WDT_MAX_CPUWDT           ( 2u )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    86  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    87  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    88  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    89  /* mask for password Bits 2-7 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    90  #define MCAL_WDT_PASSWORD_LOWER_MASK  ( 0x000000FCu )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    91  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    92  /* mask for password Bits 8-15 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    93  #define MCAL_WDT_PASSWORD_UPPER_MASK  ( 0x0000FF00u )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    94  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    95  /* mask for password bits */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    96  #define MCAL_WDT_PASSWORD_MASK        ( MCAL_WDT_PASSWORD_LOWER_MASK | \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    97                                              MCAL_WDT_PASSWORD_UPPER_MASK)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    98  /* mask for reload bits */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	    99  #define MCAL_WDT_RELOAD_MASK          ( 0xFFFF0000u )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   100  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   101  /* mask for LCK and ENDINIT status bits */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   102  #define MCAL_WDT_STATUS_MASK          ( 0x00000003u )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   103  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   104  /* Reload value for watch dog in timeout mode */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   105  #define SDWT_TIMEOUT_MODE_RELOAD      ( 0xFFFC0000u )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   106  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   107  /** \\brief  F0, Safety WDT Control Register 0 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   108  #define MCAL_SCU_WDTS_CON0 /* lint --e(923)*/ \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   109                      (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF00360F0u)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   110  /** \\brief  F8, Safety WDT Status Register */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   111  #define MCAL_SCU_WDTS_SR /* lint --e(923)*/ \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   112                            (*(volatile Ifx_SCU_WDTCPU_SR*)0xF00360F8u)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   113  #define MCAL_CORE_ID_MASK   (0x7U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   114  #define SCU_WDTCPU_SR_TIM_MSK    (0xFFFF0000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   115  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   116  **                      Private Type Definitions                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   117  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   118  /* list element for generic watchdog access */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   119  typedef struct ScuWdtPtrType
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   120  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   121    /* pointer to WDTCON0 of this watch dog */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   122    volatile Ifx_SCU_WDTCPU_CON0*   Wdtcon0Ptr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   123    /* pointer to WDTSSR  of this watch dog */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   124    volatile Ifx_SCU_WDTCPU_SR*     WdtssrPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   125    /* Pointer to saved timer reload during timeout mode */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   126    uint32*                 WdtSaveValuePtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   127  } ScuWdtPtrType;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   128  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   129  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   130  **                      Private Variable Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   131  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   132  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   133   * To be used for all global or static variables
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   134   * that are never  initialized.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   135   */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   136  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   137  #define MCAL_WDGLIB_START_SEC_VAR_INIT_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   138  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   139   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   140  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   141  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   142  #define IFX_MCAL_WDGLIB_START_SEC_VAR_NONZERO_INIT_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   143  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   144   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   145  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   146  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   147  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   148  /* used for nesting ENDINIT management */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   149  #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   150  static volatile uint32 Mcal_ResetEndInitCounter[MCAL_NO_OF_CORES] = {0U,0U,0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   151  static volatile uint32 Mcal_ResetEndInitCounterRedn[MCAL_NO_OF_CORES] =
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   152                                              {0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   153                                               0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   154                                               0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   155  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   156  #elif ( MCAL_NO_OF_CORES == 2U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   157  static volatile uint32 Mcal_ResetEndInitCounter[MCAL_NO_OF_CORES] = {0U,0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   158  static volatile uint32 Mcal_ResetEndInitCounterRedn[MCAL_NO_OF_CORES] =
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   159                                              {0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   160                                               0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   161  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   162  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   163  static volatile uint32 Mcal_ResetEndInitCounter[MCAL_NO_OF_CORES] = {0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   164  static volatile uint32 Mcal_ResetEndInitCounterRedn[MCAL_NO_OF_CORES] =
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   165                                              {0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   166  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   167  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   168  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   169  static uint32 Mcal_SafetyResetEndInitCounter = 0U;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   170  static uint32 Mcal_SafetyResetEndInitCounterRedn = 0xFFFFFFFFU;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   171  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   172  /* Safety Endinit Semaphore */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   173  static uint32 Mcal_WdgSafetyEndInitSem = 0U;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   174  static uint32 Mcal_WdgSafetyEndInitSemRedn = 0xFFFFFFFFU;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   175  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   176  /* used as temporarily variables for each watch dog, no external change
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   177   * required! */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   178  /* will hold the current timer value when switching to Timeout-Mode
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   179   * (Reset/SetEndinit Sequence) this value will be used to restore as next reload
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   180   * value, assuming that the original reload value will be setup again with the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   181   * expected modify access to service the watch dog regularly
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   182   */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   183  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   184  #define MCAL_WDGLIB_STOP_SEC_VAR_INIT_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   185  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   186   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   187  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   188  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   189  #define IFX_MCAL_WDGLIB_STOP_SEC_VAR_NONZERO_INIT_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   190  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   191   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   192  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   193  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   194  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   195  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   196  #define MCAL_WDGLIB_START_SEC_VAR_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   197  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   198   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   199  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   200  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   201  #define IFX_MCAL_WDGLIB_START_SEC_VAR_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   202  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   203   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   204  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   205  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   206  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   207  static uint32 Swdt_TimValue;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   208  static uint32 Swdt_TimValueRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   209  static uint32 Wdt0_TimValue;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   210  static uint32 Wdt0_TimValueRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   211  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   212  static uint32 Wdt1_TimValue;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   213  static uint32 Wdt1_TimValueRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   214  #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   215  static uint32 Wdt2_TimValue;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   216  static uint32 Wdt2_TimValueRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   217  #endif /* ( MCAL_NO_OF_CORES == 3U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   218  #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   219  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   220  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   221  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   222  #define MCAL_WDGLIB_STOP_SEC_VAR_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   223  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   224   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   225  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   226  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   227  #define IFX_MCAL_WDGLIB_STOP_SEC_VAR_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   228  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   229   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   230  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   231  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   232  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   233  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   234  #define MCAL_WDGLIB_START_SEC_CONST_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   235  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   236   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   237  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   238  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   239  #define IFX_MCAL_WDGLIB_START_SEC_CONST_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   240  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   241   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   242  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   243  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   244  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   245  /* access table for watch dog and local timer variables */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   246  /*IFX_MISRA_RULE_11_01_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   247  the Safety WDTS_CON0 SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   248  /*IFX_MISRA_RULE_11_01_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   249  the Safety WDTS_SR SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   250  /*IFX_MISRA_RULE_11_03_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   251  the Safety WDTS_CON0 SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   252  /*IFX_MISRA_RULE_11_03_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   253  the Safety WDTS_SR SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   254  static const ScuWdtPtrType ScuWdtPtrList[MCAL_WDT_MAX_CPUWDT] =
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   255  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   256    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   257      &MCAL_SCU_WDTS_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   258      &MCAL_SCU_WDTS_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   259      &Swdt_TimValue
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   260    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   261    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   262      &SCU_WDTCPU0_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   263      &SCU_WDTCPU0_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   264      &Wdt0_TimValue
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   265    #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   266    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   267    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   268      &SCU_WDTCPU1_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   269      &SCU_WDTCPU1_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   270      &Wdt1_TimValue
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   271    #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   272    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   273    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   274      &SCU_WDTCPU2_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   275      &SCU_WDTCPU2_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   276      &Wdt2_TimValue
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   277    #endif /* #if ( MCAL_NO_OF_CORES == 3U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   278    #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   279    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   280  };
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   281  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   282  /* Redundant access table for watch dog and local timer variables */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   283  /*IFX_MISRA_RULE_11_01_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   284  the Safety WDTS_CON0 SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   285  /*IFX_MISRA_RULE_11_01_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   286  the Safety WDTS_SR SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   287  /*IFX_MISRA_RULE_11_03_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   288  the Safety WDTS_CON0 SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   289  /*IFX_MISRA_RULE_11_03_STATUS=integer to pointer typecasting is done for the
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   290  the Safety WDTS_SR SFR for watchdog access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   291  static const ScuWdtPtrType ScuWdtPtrListRedn[MCAL_WDT_MAX_CPUWDT] =
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   292  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   293    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   294      &MCAL_SCU_WDTS_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   295      &MCAL_SCU_WDTS_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   296      &Swdt_TimValueRedn
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   297    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   298    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   299      &SCU_WDTCPU0_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   300      &SCU_WDTCPU0_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   301      &Wdt0_TimValueRedn
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   302    #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   303    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   304    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   305      &SCU_WDTCPU1_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   306      &SCU_WDTCPU1_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   307      &Wdt1_TimValueRedn
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   308    #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   309    },
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   310    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   311      &SCU_WDTCPU2_CON0,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   312      &SCU_WDTCPU2_SR,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   313      &Wdt2_TimValueRedn
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   314    #endif /* #if ( MCAL_NO_OF_CORES == 3U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   315    #endif /* #if ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   316    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   317  };
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   318  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   319  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   320  #define MCAL_WDGLIB_STOP_SEC_CONST_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   321  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   322   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   323  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   324  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   325  #define IFX_MCAL_WDGLIB_STOP_SEC_CONST_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   326  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   327   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   328  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   329  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   330  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   331  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   332  **                      Global Constant Definitions                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   333  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   334  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   335  /*Memory Map of the Code*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   336  #define MCAL_WDGLIB_START_SEC_CODE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   337  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   338    Allows to map variables, constants and code of modules to individual
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   339    memory sections.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   340  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   341  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   342   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   343  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   344  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   345  #define IFX_MCAL_WDGLIB_START_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   346  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   347   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   348  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   349  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   350  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   351  **                      Private Function Declarations                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   352  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   353  static uint32  Mcal_lCpuPwSequence
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   354  (
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   355  const sint8 wdt,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   356  const uint32 Password
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   357  );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   358  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   359  static uint32 Mcal_lCpuRelValue
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   360  (
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   361  const sint8 wdt,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   362  const uint32 TimReload
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   363  );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   364  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   365  static void Mcal_lCpuModifyAccess
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   366  (
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   367  const sint8 wdt,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   368  const uint32 NewPassword,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   369  const uint32 NewReload
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   370  );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   371  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   372  static void Mcal_lCpuCheckAccess
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   373  (
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   374  const sint8 wdt,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   375  const uint32 CheckPassword,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   376  const uint32 CheckTimer
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   377  );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   378  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   379  static void Mcal_lSetSafetyENDINIT( void );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   380  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   381  static void Mcal_lResetSafetyENDINIT( void );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   382  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   383  **                       Private Function Definitions                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   384  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   385  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   386  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   387  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   388  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   389  ** Syntax           : Mcal_CpuPwSequence (const sint8 wdt,                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   390  **                      const uint32 Password)                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   391  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   392  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   393  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   394  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   395  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   396  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   397  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   398  ** Parameters(in)   : wdt: WDG index                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   399  **                    Password: Current value of WDTxCON0                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   400  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   401  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   402  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   403  ** Return value     : Result:Next password                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   404  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   405  ** Description      :  create expected password reload                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   406  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   407  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   408  static uint32  Mcal_lCpuPwSequence (const sint8 wdt, const uint32 Password)
; Function Mcal_lCpuPwSequence
.L27:
Mcal_lCpuPwSequence:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   409  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   410    uint32 Result = Password & MCAL_WDT_PASSWORD_MASK;
	mov.u	d3,#65532
.L344:
	and	d5,d3
.L343:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   411  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   412    volatile Ifx_SCU_WDTCPU_SR* ScuSsrPtr = ScuWdtPtrList[wdt+1].WdtssrPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   413  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   414    /* first generate proper password write value
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   415       (include PW Bit8-15 and inverted PW Bit 2-7) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   416    Result = ( Result & MCAL_WDT_PASSWORD_UPPER_MASK) |
	mov.u	d0,#65280
.L559:
	and	d0,d5
.L560:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   417               ((~(Result & MCAL_WDT_PASSWORD_LOWER_MASK))
	and	d15,d5,#252
.L561:
	mov	d1,#-1
	xor	d15,d1
.L562:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   418               & MCAL_WDT_PASSWORD_LOWER_MASK );
	and	d15,#252
.L347:
	or	d0,d15
	fcall	.cocofun_2
.L345:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   419  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   420    /* additionally auto sequence password enabled ? */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   421    if((((ScuSsrPtr->U) >> IFX_SCU_WDTCPU_SR_PAS_OFF ) &                         \ 
	jz.t	d15:7,.L2
.L302:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   422                                              IFX_SCU_WDTCPU_SR_PAS_MSK) != 0u)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   423    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   424    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   425       /*  modify password with expected password by calculating new 14-bit LFSR
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   426        *  with characteristic polynomial x14+x13+x12+x2+1.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   427        */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   428      uint32 lfsr = Result;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   429      uint32 bit  = ( (lfsr>>1) ^ (lfsr>>11) ^ (lfsr>>12) ^ (lfsr>>13) )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   430                      & 0x0004u;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   431      Result      = (((lfsr << 1) | bit ) & MCAL_WDT_PASSWORD_MASK);
	sh	d1,d0,#1
.L563:
	sh	d15,d0,#-1
.L564:
	sh	d2,d0,#-11
.L565:
	xor	d15,d2
.L566:
	sh	d2,d0,#-12
.L567:
	xor	d15,d2
.L568:
	sh	d0,d0,#-13
.L348:
	xor	d15,d0
.L569:
	and	d15,#4
.L570:
	or	d1,d15
.L571:
	and	d0,d1,d3
.L2:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   432    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   433    return (Result);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   434  }
	mov	d2,d0
	ret
.L295:
	
__Mcal_lCpuPwSequence_function_end:
	.size	Mcal_lCpuPwSequence,__Mcal_lCpuPwSequence_function_end-Mcal_lCpuPwSequence
.L140:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_2')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_2
.L29:
.cocofun_2:	.type	func
; Function body .cocofun_2, coco_iter:0
	mul	d15,d4,#12
.L649:
	fcall	.cocofun_5
.L346:
	ld.a	a15,[a15]16
.L349:
	ld.w	d15,[a15]
.L650:
	fret
.L175:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_5')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_5
.L31:
.cocofun_5:	.type	func
; Function body .cocofun_5, coco_iter:1
	movh.a	a15,#@his(ScuWdtPtrList)
.L378:
	lea	a15,[a15]@los(ScuWdtPtrList)
.L665:
	addsc.a	a15,a15,d15,#0
.L666:
	fret
.L190:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_lCpuRelValue')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   435  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   436  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   437  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   438  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   439  ** Syntax           : Mcal_lCpuRelValue (const sint8 wdt,                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   440  **                      const uint32 TimReload)                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   441  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   442  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   443  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   444  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   445  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   446  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   447  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   448  ** Parameters(in)   : wdt: WDG index                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   449  **                    TimReload: Current value of WDTxCON0                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   450  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   451  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   452  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   453  ** Return value     : Result: Expected timer reload value                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   454  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   455  ** Description      : create expected timer reload value                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   456  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   457  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   458  static uint32 Mcal_lCpuRelValue(const sint8 wdt, const uint32 TimReload)
; Function Mcal_lCpuRelValue
.L33:
Mcal_lCpuRelValue:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   459  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   460    uint32 Result = TimReload & MCAL_WDT_RELOAD_MASK;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   461  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   462    volatile Ifx_SCU_WDTCPU_SR* ScuSsrPtr = ScuWdtPtrList[wdt+1].WdtssrPtr;
	insert	d2,d5,#0,#0,#16
	fcall	.cocofun_2
.L350:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   463  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   464    /* timer check enabled ? */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   465  if((((ScuSsrPtr->U) >> IFX_SCU_WDTCPU_SR_TCS_OFF ) &                           \ 
	jz.t	d15:8,.L4
.L576:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   466                                             IFX_SCU_WDTCPU_SR_TCS_MSK) != 0u)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   467    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   468    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   469      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   470      Result = (uint32)((~(uint32)ScuSsrPtr->U) & SCU_WDTCPU_SR_TIM_MSK);
	ld.w	d15,[a15]
.L577:
	mov	d0,#-1
	xor	d15,d0
.L578:
	insert	d2,d15,#0,#0,#16
.L4:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   471      
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   472    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   473    return (Result);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   474  }
	ret
.L303:
	
__Mcal_lCpuRelValue_function_end:
	.size	Mcal_lCpuRelValue,__Mcal_lCpuRelValue_function_end-Mcal_lCpuRelValue
.L145:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_ResetCpuENDINIT')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_ResetCpuENDINIT

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   475  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   476  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   477  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_17,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   478  SAS_NAS_MCALLIB_PR472]   [/cover]                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   479  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   480  ** Syntax           : void Mcal_ResetCpuENDINIT(const sint8 wdt)              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   481  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   482  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   483  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   484  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   485  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   486  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   487  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   488  ** Parameters(in)   : wdt: WDG index                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   489  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   490  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   491  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   492  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   493  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   494  ** Description      : Interrupts must be disabled prior to this call and      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   495  **                    can be enabled after setting of endinit  bit only       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   496  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   497  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   498  void Mcal_ResetCpuENDINIT(const sint8 wdt)
; Function Mcal_ResetCpuENDINIT
.L35:
Mcal_ResetCpuENDINIT:	.type	func
	sub.a	a10,#8
.L351:
	fcall	.cocofun_1
.L352:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   499  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   500    uint32 NewValCon0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   501    uint32 NewPw;                   /* next password to be used */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   502    uint32 NewRel;                  /* next reload value to be used */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   503    uint32 Temp;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   504    volatile uint32 dummy;          /* ensure readback */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   505  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   506    volatile Ifx_SCU_WDTCPU_CON0* ScuWdtcon0Ptr
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   507                                = ScuWdtPtrList[wdt+1].Wdtcon0Ptr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   508    volatile Ifx_SCU_WDTCPU_SR*   ScuSsrPtr
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   509                                = ScuWdtPtrList[wdt+1].WdtssrPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   510    uint32* WdtTimPwSavePtr     = ScuWdtPtrList[wdt+1].WdtSaveValuePtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   511    uint32* WdtTimPwSavePtrRedn = ScuWdtPtrListRedn[wdt+1].WdtSaveValuePtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   512  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   513    /* save old value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   514    NewValCon0  = ScuWdtcon0Ptr->U;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   515  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   516    /* get valid next password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   517    NewPw  = Mcal_lCpuPwSequence(wdt, NewValCon0);
	call	Mcal_lCpuPwSequence
.L359:
	mov	d15,d2
.L362:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   518  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   519    /* get valid next timer reload */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   520    NewRel = Mcal_lCpuRelValue(wdt, NewValCon0);
	mov	e4,d9,d8
	call	Mcal_lCpuRelValue
.L360:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   521  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   522    /* build required password WDTCON0 value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   523    NewValCon0 =  ( (NewRel) |              /* new reload value  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   524                    (NewPw)  |              /* new Password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   525                    (1u) );                 /* Clear LCK, keep ENDINIT set */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   526  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   527    /* Read and save current timer and password to be restored with SetENDINIT*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   528    Temp = (uint32)ScuWdtcon0Ptr->U & (uint32)MCAL_WDT_PASSWORD_MASK;
	mov.u	d1,#65532
	ld.w	d0,[a12]
.L498:
	or	d2,d15
.L363:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   529    Temp |= (uint32)ScuSsrPtr->U & (uint32)MCAL_WDT_RELOAD_MASK;
	and	d0,d1
	ld.w	d1,[a13]
.L499:
	or	d15,d2,#1
.L361:
	insert	d1,d1,#0,#0,#16
.L500:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   530    *WdtTimPwSavePtr = Temp;
	or	d0,d1
	st.w	[a14],d0
.L501:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   531    /* diverse storage of the current timer and password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   532    *WdtTimPwSavePtrRedn = ~Temp;
	mov	d1,#-1
.L502:
	xor	d0,d1
	st.w	[a15],d0
.L364:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   533  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   534    ScuWdtcon0Ptr->U  = NewValCon0;        /* password access to unlock */
	st.w	[a12],d15
.L503:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   535  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   536    NewValCon0 &= ~MCAL_WDT_STATUS_MASK;   /* clear ENDINIT and LCK Bit */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   537    NewValCon0 |= 0x2u;                    /* set LCK Bit */
	insert	d15,d15,#2,#0,#2
.L504:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   538    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   539    /* write access and lock for Timeout mode */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   540    ScuWdtcon0Ptr->U  = NewValCon0;
	st.w	[a12],d15
.L505:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   541  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   542    /* read back to ensure protection release is executed */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   543    dummy = ScuWdtcon0Ptr->U;
	ld.w	d15,[a12]
.L365:
	st.w	[a10],d15
.L506:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   544    UNUSED_PARAMETER(dummy)
	ld.w	d15,[a10]
.L507:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   545  }
	ret
.L262:
	
__Mcal_ResetCpuENDINIT_function_end:
	.size	Mcal_ResetCpuENDINIT,__Mcal_ResetCpuENDINIT_function_end-Mcal_ResetCpuENDINIT
.L120:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_1')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_1
.L37:
.cocofun_1:	.type	func
; Function body .cocofun_1, coco_iter:0
	mov	d8,d4
.L353:
	mul	d15,d8,#12
.L640:
	add	d15,d15,#12
.L641:
	fcall	.cocofun_5
.L642:
	ld.a	a12,[a15]
.L354:
	ld.a	a13,[a15]4
.L355:
	ld.a	a14,[a15]8
.L356:
	movh.a	a15,#@his(ScuWdtPtrListRedn)
	lea	a15,[a15]@los(ScuWdtPtrListRedn)
.L643:
	addsc.a	a15,a15,d15,#0
.L644:
	ld.w	d9,[a12]
.L357:
	ld.a	a15,[a15]8
.L358:
	mov	d5,d9
	fret
.L170:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SetCpuENDINIT')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SetCpuENDINIT

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   546  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   547  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   548  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   549  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_18,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   550  SAS_NAS_MCALLIB_PR472]   [/cover]                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   551  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   552  ** Syntax           : void Mcal_SetCpuENDINIT(const sint8 wdt)                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   553  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   554  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   555  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   556  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   557  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   558  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   559  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   560  ** Parameters(in)   : wdt: WDG index                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   561  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   562  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   563  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   564  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   565  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   566  ** Description      : Interrupts must be disabled prior to this call and      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   567  **                    can be enabled after setting of endinit  bit only       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   568  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   569  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   570  void Mcal_SetCpuENDINIT(const sint8 wdt)
; Function Mcal_SetCpuENDINIT
.L39:
Mcal_SetCpuENDINIT:	.type	func
	sub.a	a10,#8
.L366:
	fcall	.cocofun_1
.L367:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   571  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   572    uint32 NewValCon0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   573    uint32 NewPw;                   /* next password to be used */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   574    uint32 NewRel;                  /* next timer reload to be used */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   575    volatile uint32 dummy;          /* ensure readback */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   576  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   577    volatile Ifx_SCU_WDTCPU_CON0* ScuWdtcon0Ptr
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   578                                    = ScuWdtPtrList[wdt+1].Wdtcon0Ptr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   579    volatile Ifx_SCU_WDTCPU_SR*   ScuSsrPtr
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   580                                    = ScuWdtPtrList[wdt+1].WdtssrPtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   581    uint32* WdtTimPwSavePtr         = ScuWdtPtrList[wdt+1].WdtSaveValuePtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   582    uint32* WdtTimPwSavePtrRedn     = ScuWdtPtrListRedn[wdt+1].WdtSaveValuePtr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   583  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   584    /* save old value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   585    NewValCon0  = ScuWdtcon0Ptr->U;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   586  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   587    /* get valid next password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   588    NewPw  = Mcal_lCpuPwSequence(wdt, NewValCon0);
	call	Mcal_lCpuPwSequence
.L368:
	mov	d15,d2
.L372:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   589  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   590    /* get valid next timer reload */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   591    NewRel = Mcal_lCpuRelValue(wdt, NewValCon0);
	mov	e4,d9,d8
	call	Mcal_lCpuRelValue
.L371:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   592  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   593    /* build required password WDTCON0 value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   594    NewValCon0  =  ( (NewRel) |             /* new reload value  */
	or	d2,d15
.L373:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   595                    (NewPw)   |             /* new Password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   596                    (1u) );                 /* Clear LCK, keep ENDINIT set */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   597  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   598    ScuWdtcon0Ptr->U  = NewValCon0;         /*  unlock with password access */
	or	d15,d2,#1
	st.w	[a12],d15
.L369:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   599  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   600    /* clear timer reload and restore saved and corrected reload value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   601    NewValCon0 &= ~MCAL_WDT_RELOAD_MASK;
	insert	d8,d15,#0,#16,#16
.L370:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   602  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   603    if(*WdtTimPwSavePtr != ~(*WdtTimPwSavePtrRedn))
	ld.w	d0,[a15]
.L512:
	mov	d1,#-1
	ld.w	d15,[a14]
.L513:
	xor	d0,d1
.L514:
	jeq	d15,d0,.L6
.L515:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   604    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   605      Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L6:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   606    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   607    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   608    /* set timer value back to prior value and add ticks during timeout mode */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   609    NewValCon0 |= ( *WdtTimPwSavePtr +
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   610                    (((uint32)ScuSsrPtr->U & MCAL_WDT_RELOAD_MASK) -
	ld.w	d0,[a13]
.L516:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   611                      SDWT_TIMEOUT_MODE_RELOAD)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   612                  );
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   613  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   614    /* prepare old password to be restored with modify access*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   615    NewValCon0 &= ~MCAL_WDT_PASSWORD_MASK;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   616    NewValCon0 |= (*WdtTimPwSavePtr & MCAL_WDT_PASSWORD_UPPER_MASK) |
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   617                    ((~(*WdtTimPwSavePtr & MCAL_WDT_PASSWORD_LOWER_MASK))
	movh	d1,#65532
	ld.w	d15,[a14]
.L517:
	insert	d0,d0,#0,#0,#16
.L518:
	mov	d2,#-1
.L519:
	sub	d0,d1
.L520:
	add	d0,d15
.L521:
	mov.u	d1,#65280
.L522:
	and	d1,d15
.L523:
	and	d15,#252
.L524:
	or	d8,d0
.L374:
	insert	d0,d8,#0,#2,#14
.L525:
	xor	d15,d2
.L526:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   618                     & MCAL_WDT_PASSWORD_LOWER_MASK);
	and	d15,#252
.L527:
	or	d1,d15
.L528:
	or	d0,d1
.L529:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   619  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   620    /* prepare modify & lock access */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   621    NewValCon0 |= 3u;                      /* set LCK and ENDINIT Bit */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   622  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   623    /* write modify access and lock */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   624    ScuWdtcon0Ptr->U  = NewValCon0;
	or	d15,d0,#3
	st.w	[a12],d15
.L375:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   625  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   626    /* read back to ensure protection release is executed */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   627    dummy = ScuWdtcon0Ptr->U;
	ld.w	d15,[a12]
.L376:
	st.w	[a10],d15
.L530:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   628    UNUSED_PARAMETER(dummy)
	ld.w	d15,[a10]
.L531:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   629  }
	ret
.L279:
	
__Mcal_SetCpuENDINIT_function_end:
	.size	Mcal_SetCpuENDINIT,__Mcal_SetCpuENDINIT_function_end-Mcal_SetCpuENDINIT
.L125:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_lCpuModifyAccess')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   630  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   631  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   632  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   633  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   634  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   635  ** Syntax           : static void Mcal_CpuModifyAccess(const sint8 wdt, const **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   636  **                      uint32 NewPassword, const uint32 NewReload)           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   637  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   638  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   639  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   640  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   641  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   642  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   643  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   644  ** Parameters(in)   : wdt: WDG index                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   645  **                    NewPassword:New password for WDTxCON0 register          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   646  **                    NewReload:New reload value for WDTxCON0 register        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   647  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   648  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   649  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   650  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   651  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   652  ** Description      :                                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   653  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   654  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   655  static void Mcal_lCpuModifyAccess
; Function Mcal_lCpuModifyAccess
.L41:
Mcal_lCpuModifyAccess:	.type	func
	mov	d11,d4
	sub.a	a10,#8
.L377:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   656  (
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   657  const sint8 wdt,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   658  const uint32 NewPassword,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   659  const uint32 NewReload
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   660  )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   661  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   662    uint32 NewValCon0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   663    uint32 NewPw;               /* next password to be used */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   664    uint32 NewRel;              /* next timer reload to be used */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   665    uint32 NewTimer;            /* new timer to be setup */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   666    uint32 NewPwd;             /* new password to be setup */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   667    uint32 CurrState;           /* current state of LCK, ENDINIT */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   668    volatile uint32 dummy;      /* ensure readback */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   669  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   670    volatile Ifx_SCU_WDTCPU_CON0* ScuWdtcon0Ptr
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   671                                      = ScuWdtPtrList[wdt+1].Wdtcon0Ptr;
	mul	d15,d11,#12
.L583:
	mov	d12,d5
.L381:
	mov	d14,d6
	fcall	.cocofun_3
.L383:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   672  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   673    /* Interrupts shall be disabled to avoid any other software using unlocked
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   674     * watch dog / modify with different values */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   675    Mcal_SuspendAllInterrupts();
	call	Mcal_SuspendAllInterrupts
.L380:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   676  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   677    NewValCon0 = ScuWdtcon0Ptr->U;                   /* save old value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   678    CurrState  = NewValCon0 & MCAL_WDT_STATUS_MASK; /* save get current state */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   679    NewTimer   = NewValCon0 & MCAL_WDT_RELOAD_MASK; /* save current value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   680    NewPwd     = NewValCon0 & MCAL_WDT_PASSWORD_MASK;/* save current pwd value*/
	mov.u	d8,#65532
	ld.w	d15,[a15]
.L384:
	and	d8,d15
.L584:
	and	d10,d15,#3
.L386:
	insert	d13,d15,#0,#0,#16
.L388:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   681  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   682    /* get valid next password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   683    NewPw  = Mcal_lCpuPwSequence(wdt, NewValCon0);
	mov	e4,d15,d11
	call	Mcal_lCpuPwSequence
.L390:
	mov	d9,d2
.L392:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   684  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   685    /* get valid next timer reload */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   686    NewRel = Mcal_lCpuRelValue(wdt, NewValCon0);
	mov	e4,d15,d11
	call	Mcal_lCpuRelValue
.L391:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   687  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   688    /* build required new WDTCON0 value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   689    NewValCon0 =  ( (NewRel) |              /* new reload value  */
	or	d2,d9
.L393:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   690                    (NewPw)  |              /* new Password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   691                    (1u) );                 /* Clear LCK, keep ENDINIT set */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   692  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   693    ScuWdtcon0Ptr->U  = NewValCon0;           /* unlock access */
	or	d0,d2,#1
	st.w	[a15],d0
.L385:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   694  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   695    /* modify reload value requested? */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   696    if (NewReload <= MCAL_WDT_RELOAD_MAX)
	mov.u	d15,#65535
.L585:
	jlt.u	d15,d14,.L7
.L586:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   697    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   698        NewTimer = NewReload << 16u;          /* yes, use new value */
	sh	d13,d14,#16
.L7:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   699    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   700  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   701    /* modify password requested? */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   702    if (NewPassword <= MCAL_WDT_PASSWORD_MAX)
	lt.u	d15,d15,d12
.L587:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   703    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   704        NewPwd = NewPassword;
	cmovn	d8,d15,d12
.L588:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   705    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   706  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   707    /* clear timer reload and restore saved value or setup new values */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   708    NewValCon0 &= ~MCAL_WDT_RELOAD_MASK;
	insert	d15,d0,#0,#16,#16
.L589:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   709    NewValCon0 |= NewTimer;     /* set (new) timer value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   710  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   711  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   712    /* clear password and restore saved value or setup new values */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   713    NewValCon0 &= ~MCAL_WDT_PASSWORD_MASK;   /* clear old bits */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   714    /* adjust to valid bits only and prepare write value */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   715    NewValCon0 |= (NewPwd & MCAL_WDT_PASSWORD_UPPER_MASK) |
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   716                  ((~(NewPwd & MCAL_WDT_PASSWORD_LOWER_MASK))
	mov	d2,#-1
.L590:
	mov.u	d1,#65280
.L591:
	or	d13,d15
.L389:
	and	d15,d8,#252
.L592:
	insert	d0,d13,#0,#2,#14
.L394:
	xor	d15,d2
.L593:
	and	d1,d8
.L594:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   717                  & MCAL_WDT_PASSWORD_LOWER_MASK);
	and	d15,#252
.L595:
	or	d1,d15
.L596:
	or	d0,d1
.L597:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   718  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   719    /* restore LCK and ENDINIT settings */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   720    NewValCon0 &= ~MCAL_WDT_STATUS_MASK;         /* clear LCK and ENDINIT */
	insert	d15,d0,#0,#0,#2
.L395:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   721    NewValCon0 |= CurrState;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   722  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   723    /* modify write access and restore lock state */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   724    ScuWdtcon0Ptr->U  = NewValCon0;
	or	d10,d15
	st.w	[a15],d10
.L387:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   725  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   726    /* read back to ensure protection release is executed */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   727    dummy = ScuWdtcon0Ptr->U;
	ld.w	d15,[a15]
.L598:
	st.w	[a10],d15
.L599:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   728    UNUSED_PARAMETER(dummy)
	ld.w	d15,[a10]
.L600:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   729  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   730    /*  Interrupts allowed again */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   731    Mcal_ResumeAllInterrupts();
	j	Mcal_ResumeAllInterrupts
.L310:
	
__Mcal_lCpuModifyAccess_function_end:
	.size	Mcal_lCpuModifyAccess,__Mcal_lCpuModifyAccess_function_end-Mcal_lCpuModifyAccess
.L150:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_3')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_3
.L43:
.cocofun_3:	.type	func
; Function body .cocofun_3, coco_iter:0
	fcall	.cocofun_5
.L379:
	ld.a	a15,[a15]12
.L382:
	fret
.L180:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_lCpuCheckAccess')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   732  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   733  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   734  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   735  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   736  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   737  ** Syntax           : static void Mcal_CpuCheckAccess(const sint8 wdt, const  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   738  **                      uint32 CheckPassword, const uint32 CheckTimer)        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   739  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   740  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   741  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   742  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   743  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   744  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   745  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   746  ** Parameters(in)   : wdt: WDG index                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   747  **                    CheckPassword:Password for WDTxCON0 register            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   748  **                    CheckTimer:Reload value for WDTxCON0 register           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   749  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   750  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   751  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   752  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   753  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   754  ** Description      :                                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   755  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   756  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   757  static void Mcal_lCpuCheckAccess
; Function Mcal_lCpuCheckAccess
.L45:
Mcal_lCpuCheckAccess:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   758  (
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   759   const sint8 wdt,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   760   const uint32 CheckPassword,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   761   const uint32 CheckTimer
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   762  )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   763  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   764    uint32  NewValCon0;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   765  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   766    volatile Ifx_SCU_WDTCPU_CON0* ScuWdtcon0Ptr
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   767                            = ScuWdtPtrList[wdt+1].Wdtcon0Ptr;
	mul	d15,d4,#12
.L605:
	fcall	.cocofun_3
.L396:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   768  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   769    /* save old value (without ENDINIT/LOCK) */  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   770    NewValCon0  = ((uint32)ScuWdtcon0Ptr->U) & ~(uint32)MCAL_WDT_STATUS_MASK;
	ld.w	d15,[a15]
.L606:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   771  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   772    /* password check always requested */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   773    NewValCon0 &= ~MCAL_WDT_PASSWORD_MASK; /* clear out old password */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   774  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   775    /* password must match exactly the expected range! */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   776    NewValCon0 |= CheckPassword;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   777  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   778    /* timer check additionally requested? */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   779    if (CheckTimer <= MCAL_WDT_RELOAD_MAX)
	mov.u	d0,#65535
.L607:
	insert	d15,d15,#0,#0,#16
.L397:
	or	d15,d5
.L608:
	jlt.u	d0,d6,.L9
.L609:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   780    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   781      NewValCon0 &= ~MCAL_WDT_RELOAD_MASK;
	insert	d15,d15,#0,#16,#16
.L398:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   782      NewValCon0 |= CheckTimer << 16u;      /* set timer value to be checked */
	sh	d0,d6,#16
.L399:
	or	d15,d0
.L9:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   783    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   784  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   785    NewValCon0 |= 3u;       /* set LCK and ENDINIT Bit for check access */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   786  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   787    /* check access, no modify */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   788    ScuWdtcon0Ptr->U  = NewValCon0;
	or	d15,#3
	st.w	[a15],d15
.L610:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   789  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   790  }
	ret
.L327:
	
__Mcal_lCpuCheckAccess_function_end:
	.size	Mcal_lCpuCheckAccess,__Mcal_lCpuCheckAccess_function_end-Mcal_lCpuCheckAccess
.L155:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_ResetENDINIT')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_ResetENDINIT

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   791  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   792  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   793  **                      Private Constant Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   794  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   795  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   796  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   797  **                      Global Function Definitions                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   798  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   799  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   800  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   801  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   802  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   803  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR122_10,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   804  SAS_NAS_MCALLIB_PR75_30,SAS_NAS_MCALLIB_PR472 ]    [/cover]                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   805  **                  :                                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   806  ** Syntax           : void Mcal_ResetENDINIT(void)                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   807  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   808  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   809  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   810  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   811  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   812  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   813  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   814  ** Parameters(in)   : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   815  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   816  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   817  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   818  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   819  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   820  ** Description      : Clears the ENDINIT bit in the appropriate CPU           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   821  **                    available for CPU0, CPU1 and CPU2 watchdogs             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   822  **                    Proper password is calculated and restored on           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   823  **                    modify access disables interrupts and save current Wdt  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   824  **                    timer reload value.                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   825  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   826  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   827  void Mcal_ResetENDINIT( void )
; Function Mcal_ResetENDINIT
.L47:
Mcal_ResetENDINIT:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   828  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   829    uint32 CoreID;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   830    uint32 Ctr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   831    uint32 CtrRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   832  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   833    CoreID = ((uint32)MFCR(CPU_CORE_ID) & MCAL_CORE_ID_MASK);
	mfcr	d15,#65052
.L400:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   834  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   835    /* Interrupts shall be disabled to avoid potential reentrant call and
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   836       unexpected delay during WDT timeout mode  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   837    /* In User Mode ENDINIT APIs are called from Trap Context during runtime.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   838       However, during Init and Deinit, the CPU is in Supervisor mode and 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   839       registers are udpated without entering Trap context.Hence it is necessary
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   840       to enter critical section here.*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   841    Mcal_SuspendAllInterrupts();
	and	d15,#7
	call	Mcal_SuspendAllInterrupts
.L437:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   842  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   843    Ctr = Mcal_ResetEndInitCounter[CoreID];
	movh.a	a15,#@his(Mcal_ResetEndInitCounter)
	lea	a15,[a15]@los(Mcal_ResetEndInitCounter)
.L438:
	addsc.a	a15,a15,d15,#2
.L439:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   844    CtrRedn = (uint32)(~Mcal_ResetEndInitCounterRedn[CoreID]);
	movh.a	a2,#@his(Mcal_ResetEndInitCounterRedn)
	lea	a2,[a2]@los(Mcal_ResetEndInitCounterRedn)
.L440:
	addsc.a	a12,a2,d15,#2
.L441:
	ld.w	d8,[a15]
.L402:
	mov	d1,#-1
.L442:
	ld.w	d0,[a12]
.L403:
	xor	d0,d1
.L443:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   845  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   846    /* At this point interrupts are disabled */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   847    /* Perform that the counter values are consistent */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   848    if(Ctr != CtrRedn)
	jeq	d8,d0,.L10
.L444:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   849    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   850      Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L10:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   851    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   852  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   853    if (Ctr == 0U)
	jne	d8,#0,.L11
.L445:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   854    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   855      Mcal_ResetCpuENDINIT((sint8)CoreID);
	mov	d4,d15
	call	Mcal_ResetCpuENDINIT
.L11:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   856    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   857  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   858    Mcal_ResetEndInitCounter[CoreID]++;
	ld.w	d15,[a15]
.L401:
	add	d15,#1
	st.w	[a15],d15
.L446:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   859    Mcal_ResetEndInitCounterRedn[CoreID]--;
	ld.w	d15,[a12]
.L447:
	add	d15,#-1
	st.w	[a12],d15
.L448:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   860  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   861  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   862  }
	ret
.L223:
	
__Mcal_ResetENDINIT_function_end:
	.size	Mcal_ResetENDINIT,__Mcal_ResetENDINIT_function_end-Mcal_ResetENDINIT
.L80:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_lResetSafetyENDINIT')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   863  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   864  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   865  ** Traceability     : [cover parentID= ] [/cover]                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   866  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   867  ** Syntax           : Std_ReturnType Mcal_lResetSafetyENDINIT(void)           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   868  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   869  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   870  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   871  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   872  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   873  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   874  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   875  ** Parameters(in)   : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   876  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   877  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   878  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   879  ** Return value     : Std_ReturnType                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   880  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   881  ** Description      : Clears the ENDINIT bit in the appropriate CPU           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   882  **                    available for global safety                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   883  **                    watchdogs Proper password is calculated and restored on **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   884  **                    modify access disables interrupts and save safety Wdt   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   885  **                    timer reload value                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   886  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   887  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   888  static void Mcal_lResetSafetyENDINIT( void )
; Function Mcal_lResetSafetyENDINIT
.L49:
Mcal_lResetSafetyENDINIT:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   889  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   890    /* Interrupts shall be disabled to avoid potential reentrant call and
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   891     * unexpected delay during WDT timeout mode  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   892    /* In User Mode ENDINIT APIs are called from Trap Context during runtime.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   893       However, during Init and Deinit, the CPU is in Supervisor mode and 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   894       registers are udpated without entering Trap context.Hence it is necessary
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   895       to enter critical section here.*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   896    Mcal_SuspendAllInterrupts();
	call	Mcal_SuspendAllInterrupts
.L627:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   897  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   898    /* At this point interrupts are disabled */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   899    /* Perform that the counter values are consistent */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   900    if( Mcal_SafetyResetEndInitCounter != (~Mcal_SafetyResetEndInitCounterRedn))
	fcall	.cocofun_4
.L628:
	jeq	d15,d0,.L12
.L629:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   901    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   902      Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L12:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   903    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   904  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   905    if (Mcal_SafetyResetEndInitCounter == 0U)
	ld.w	d15,Mcal_SafetyResetEndInitCounter
.L630:
	jne	d15,#0,.L13
.L631:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   906    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   907      Mcal_ResetCpuENDINIT( -1 );
	mov	d4,#-1
	call	Mcal_ResetCpuENDINIT
.L13:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   908    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   909  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   910    Mcal_SafetyResetEndInitCounter++;
	ld.w	d15,Mcal_SafetyResetEndInitCounter
.L632:
	add	d15,#1
	st.w	Mcal_SafetyResetEndInitCounter,d15
.L633:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   911    Mcal_SafetyResetEndInitCounterRedn--;
	ld.w	d15,Mcal_SafetyResetEndInitCounterRedn
.L634:
	add	d15,#-1
	st.w	Mcal_SafetyResetEndInitCounterRedn,d15
.L635:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   912  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   913  }
	ret
.L337:
	
__Mcal_lResetSafetyENDINIT_function_end:
	.size	Mcal_lResetSafetyENDINIT,__Mcal_lResetSafetyENDINIT_function_end-Mcal_lResetSafetyENDINIT
.L165:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_4')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_4
.L51:
.cocofun_4:	.type	func
; Function body .cocofun_4, coco_iter:0
	mov	d1,#-1
	ld.w	d0,Mcal_SafetyResetEndInitCounterRedn
.L659:
	ld.w	d15,Mcal_SafetyResetEndInitCounter
.L660:
	xor	d0,d1
	fret
.L185:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SetENDINIT')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SetENDINIT

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   914  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   915  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   916  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   917  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   918  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR122_9,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   919  SAS_NAS_MCALLIB_PR472]  [/cover]                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   920  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   921  ** Syntax           : void Mcal_SetENDINIT(void)                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   922  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   923  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   924  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   925  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   926  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   927  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   928  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   929  ** Parameters(in)   : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   930  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   931  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   932  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   933  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   934  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   935  ** Description      : Sets the ENDINIT bit in the appropriate CPU             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   936  **                    available for CPU0, CPU1 and CPU2 watchdogs             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   937  **                    Proper password is calculated and restored on           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   938  **                    modify access Enables interrupts and restores timer     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   939  **                    reload value                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   940  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   941  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   942  void Mcal_SetENDINIT( void )
; Function Mcal_SetENDINIT
.L53:
Mcal_SetENDINIT:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   943  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   944    uint32 CoreID;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   945    uint32 Ctr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   946    uint32 CtrRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   947  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   948    CoreID = ((uint32)MFCR(CPU_CORE_ID) & MCAL_CORE_ID_MASK);
	mfcr	d15,#65052
.L453:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   949    Ctr = Mcal_ResetEndInitCounter[CoreID];
	movh.a	a15,#@his(Mcal_ResetEndInitCounter)
.L454:
	and	d8,d15,#7
	lea	a15,[a15]@los(Mcal_ResetEndInitCounter)
.L404:
	addsc.a	a15,a15,d8,#2
.L455:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   950    CtrRedn = (uint32)(~Mcal_ResetEndInitCounterRedn[CoreID]);
	movh.a	a2,#@his(Mcal_ResetEndInitCounterRedn)
	lea	a2,[a2]@los(Mcal_ResetEndInitCounterRedn)
.L456:
	addsc.a	a12,a2,d8,#2
.L457:
	ld.w	d15,[a15]
.L405:
	mov	d1,#-1
.L458:
	ld.w	d0,[a12]
.L407:
	xor	d0,d1
.L459:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   951  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   952  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   953    if( Ctr != CtrRedn)
	jeq	d15,d0,.L14
.L460:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   954    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   955      Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L14:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   956  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   957    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   958  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   959  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   960    if (Mcal_ResetEndInitCounter[CoreID] > 0U)
	ld.w	d15,[a15]
.L406:
	jeq	d15,#0,.L15
.L461:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   961    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   962      Mcal_ResetEndInitCounter[CoreID]--;
	ld.w	d0,[a15]
.L462:
	add	d0,#-1
	st.w	[a15],d0
.L463:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   963      Mcal_ResetEndInitCounterRedn[CoreID]++;
	ld.w	d15,[a12]
.L464:
	add	d15,#1
	st.w	[a12],d15
.L15:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   964    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   965  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   966    if (Mcal_ResetEndInitCounter[CoreID] == 0U)
	ld.w	d15,[a15]
.L465:
	jne	d15,#0,.L16
.L466:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   967    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   968      Mcal_SetCpuENDINIT( (sint8)CoreID );
	mov	d4,d8
	call	Mcal_SetCpuENDINIT
.L16:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   969    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   970  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   971    /*  Interrupts allowed again */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   972    Mcal_ResumeAllInterrupts();
	j	Mcal_ResumeAllInterrupts
.L228:
	
__Mcal_SetENDINIT_function_end:
	.size	Mcal_SetENDINIT,__Mcal_SetENDINIT_function_end-Mcal_SetENDINIT
.L85:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_lSetSafetyENDINIT')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   973  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   974  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   975  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   976  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_20 ][/cover]       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   977  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   978  ** Syntax           : Std_ReturnType Mcal_lSetSafetyENDINIT(void)             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   979  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   980  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   981  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   982  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   983  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   984  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   985  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   986  ** Parameters(in)   : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   987  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   988  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   989  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   990  ** Return value     : Std_ReturnType                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   991  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   992  ** Description      : Sets the ENDINIT bit in the appropriate CPU             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   993  **                    available for global safety                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   994  **                    watchdogs Proper password is calculated and restored on **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   995  **                    modify access Enables interrupts and restores timer     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   996  **                    reload value                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   997  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   998  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	   999  static void Mcal_lSetSafetyENDINIT( void )
; Function Mcal_lSetSafetyENDINIT
.L55:
Mcal_lSetSafetyENDINIT:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1000  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1001  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1002    if( Mcal_SafetyResetEndInitCounter != (~Mcal_SafetyResetEndInitCounterRedn))
	fcall	.cocofun_4
.L615:
	jeq	d15,d0,.L17
.L616:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1003    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1004      Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L17:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1005  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1006    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1007  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1008    if (Mcal_SafetyResetEndInitCounter > 0U)
	ld.w	d15,Mcal_SafetyResetEndInitCounter
.L617:
	jeq	d15,#0,.L18
.L618:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1009    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1010      Mcal_SafetyResetEndInitCounter--;
	add	d15,#-1
	st.w	Mcal_SafetyResetEndInitCounter,d15
.L619:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1011      Mcal_SafetyResetEndInitCounterRedn++;
	ld.w	d15,Mcal_SafetyResetEndInitCounterRedn
.L620:
	add	d15,#1
	st.w	Mcal_SafetyResetEndInitCounterRedn,d15
.L18:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1012    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1013  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1014    if (Mcal_SafetyResetEndInitCounter == 0U)
	ld.w	d15,Mcal_SafetyResetEndInitCounter
.L621:
	jne	d15,#0,.L19
.L622:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1015    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1016      Mcal_SetCpuENDINIT( -1 );
	mov	d4,#-1
	call	Mcal_SetCpuENDINIT
.L19:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1017    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1018  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1019    /*  Interrupts allowed again */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1020    Mcal_ResumeAllInterrupts();
	j	Mcal_ResumeAllInterrupts
.L336:
	
__Mcal_lSetSafetyENDINIT_function_end:
	.size	Mcal_lSetSafetyENDINIT,__Mcal_lSetSafetyENDINIT_function_end-Mcal_lSetSafetyENDINIT
.L160:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_ResetSafetyENDINIT_Timed')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_ResetSafetyENDINIT_Timed

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1021  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1022  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1023  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1024  ** Traceability     :[cover parentID=SAS_NAS_MCALLIB_PR75_33,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1025  SAS_NAS_MCALLIB_PR75_19,SAS_NAS_MCALLIB_PR472]  [/cover]                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1026  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1027  ** Syntax           : void Mcal_ResetSafetyENDINIT_Timed(uint32 TimeOut)      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1028  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1029  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1030  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1031  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1032  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1033  ** Reentrancy       : Non - Reentrant                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1034  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1035  ** Parameters(in)   : TimeOut: Count of no of times to try for SafetyEndInit  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1036  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1037  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1038  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1039  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1040  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1041  ** Description      : This function calls the Mcal_lResetSafetyENDINIT in
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1042                        a loop (with some delay between calls) till it is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1043                        successful or max no of times given by count            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1044  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1045  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1046  void Mcal_ResetSafetyENDINIT_Timed(uint32 TimeOut)
; Function Mcal_ResetSafetyENDINIT_Timed
.L57:
Mcal_ResetSafetyENDINIT_Timed:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1047  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1048    Std_ReturnType RetVal;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1049  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1050    RetVal = Mcal_GetSpinLock(&Mcal_WdgSafetyEndInitSem, TimeOut);
	lea	a4,Mcal_WdgSafetyEndInitSem
.L536:
	call	Mcal_GetSpinLock
.L408:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1051  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1052    if(RetVal == E_OK)
	jne	d2,#0,.L20
.L537:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1053    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1054      /* Spinlock is acquired => Mcal_WdgSafetyEndInitSem:
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1055          0->1 i.e. incremented */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1056      /* Hence, Mcal_WdgSafetyEndInitSemRedn is decremented */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1057      /* Since, the spinlock is acquired,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1058         this variable is not updated by any other instance */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1059      Mcal_WdgSafetyEndInitSemRedn--;
	ld.w	d0,Mcal_WdgSafetyEndInitSemRedn
.L538:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1060  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1061      if (Mcal_WdgSafetyEndInitSem != ~Mcal_WdgSafetyEndInitSemRedn)
	mov	d1,#-1
	ld.w	d15,Mcal_WdgSafetyEndInitSem
.L539:
	add	d0,#-1
	st.w	Mcal_WdgSafetyEndInitSemRedn,d0
.L540:
	xor	d0,d1
.L541:
	jeq	d15,d0,.L21
.L542:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1062      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1063        Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L21:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1064      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1065  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1066      /* Nesting of disable of interrupts will happen here, but no issues */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1067      Mcal_lResetSafetyENDINIT();
	j	Mcal_lResetSafetyENDINIT
.L20:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1068    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1069    else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1070    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1071      Mcal_SafeErrorHandler(MCAL_SPINLOCK_TIMEOUT);
	mov	d4,#2
	j	Mcal_SafeErrorHandler
.L291:
	
__Mcal_ResetSafetyENDINIT_Timed_function_end:
	.size	Mcal_ResetSafetyENDINIT_Timed,__Mcal_ResetSafetyENDINIT_Timed_function_end-Mcal_ResetSafetyENDINIT_Timed
.L130:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SetSafetyENDINIT_Timed')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SetSafetyENDINIT_Timed

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1072    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1073  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1074  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1075  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1076  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1077  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR472] [/cover]         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1078  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1079  ** Syntax           : void Mcal_SetSafetyENDINIT_Timed(void)                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1080  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1081  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1082  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1083  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1084  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1085  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1086  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1087  ** Parameters(in)   : Count: Count of no of times to try for SafetyEndInit    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1088  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1089  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1090  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1091  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1092  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1093  ** Description      : This function calls the Mcal_lSetSafetyENDINIT in
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1094                        a loop (with some delay between calls) till it is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1095                        successful or max no of times given by count            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1096  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1097  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1098  void Mcal_SetSafetyENDINIT_Timed(void)
; Function Mcal_SetSafetyENDINIT_Timed
.L59:
Mcal_SetSafetyENDINIT_Timed:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1099  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1100  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1101    /* Inconsistency is checked & reported.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1102       It is NOT expected to return from the callback */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1103    /* Incase, there is a return, proceed with normal functioning */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1104    /* At this point, interrupts are already disabled, spinlock acquired */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1105    if (Mcal_WdgSafetyEndInitSem != ~Mcal_WdgSafetyEndInitSemRedn)
	mov	d1,#-1
	ld.w	d0,Mcal_WdgSafetyEndInitSemRedn
.L547:
	ld.w	d15,Mcal_WdgSafetyEndInitSem
.L548:
	xor	d0,d1
.L549:
	jeq	d15,d0,.L23
.L550:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1106    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1107       Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L23:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1108    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1109  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1110    Mcal_lSetSafetyENDINIT();
	call	Mcal_lSetSafetyENDINIT
.L551:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1111  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1112    /* Spinlock is still acquired. Before Spinlock is released (1->0),
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1113    Mcal_WdgSafetyEndInitSemRedn is incremented */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1114    Mcal_WdgSafetyEndInitSemRedn++;
	ld.w	d15,Mcal_WdgSafetyEndInitSemRedn
.L552:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1115    Mcal_ReleaseSpinLock(&Mcal_WdgSafetyEndInitSem);
	lea	a4,Mcal_WdgSafetyEndInitSem
.L553:
	add	d15,#1
	st.w	Mcal_WdgSafetyEndInitSemRedn,d15
.L554:
	j	Mcal_ReleaseSpinLock
.L294:
	
__Mcal_SetSafetyENDINIT_Timed_function_end:
	.size	Mcal_SetSafetyENDINIT_Timed,__Mcal_SetSafetyENDINIT_Timed_function_end-Mcal_SetSafetyENDINIT_Timed
.L135:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SafetyModifyAccess')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SafetyModifyAccess

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1116  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1117  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1118  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1119  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1120  ** Traceability     : [cover parentID=DS_NAS_MCALLIB_002,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1121  SAS_NAS_MCALLIB_PR75_27,SAS_NAS_MCALLIB_PR75_28]                [/cover]      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1122  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1123  ** Syntax           : void Mcal_xxxModifyAccess                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1124  **                    (const uint32 NewPassword, const uint32 NewReload)      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1125  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1126  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1127  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1128  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1129  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1130  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1131  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1132  ** Parameters(in)   : NewPassword: new password to be set                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1133  **                      if value > MCAL_WDT_PASSWORD_MAX                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1134  **                      this value is ignored and the                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1135  **                      old password will be restored                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1136  **                    NewReload: New timer reload value to be used            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1137  **                      if value > MCAL_WDT_RELOAD_MAX this value             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1138  **                      will be ignored and the old timer value               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1139  **                      will be restored                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1140  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1141  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1142  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1143  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1144  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1145  ** Description      : Sets the new values for Password and/or timer reload    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1146  **                    value available for CPU0, CPU1 and CPU2 and global      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1147  **                    safety watchdogs Proper password is calculated, new     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1148  **                    values restored on modify access.                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1149  **                    Disable interrupts during unlocked phase                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1150  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1151  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1152  void Mcal_SafetyModifyAccess(const uint32 NewPassword,const uint32 NewReload )
; Function Mcal_SafetyModifyAccess
.L61:
Mcal_SafetyModifyAccess:	.type	func
	mov	d15,d4
.L411:
	mov	d6,d5
.L412:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1153  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1154    Mcal_lCpuModifyAccess( -1, NewPassword, NewReload );
	mov	d4,#-1
.L409:
	mov	d5,d15
.L410:
	j	Mcal_lCpuModifyAccess
.L232:
	
__Mcal_SafetyModifyAccess_function_end:
	.size	Mcal_SafetyModifyAccess,__Mcal_SafetyModifyAccess_function_end-Mcal_SafetyModifyAccess
.L90:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_CpuWdtModifyAccess')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_CpuWdtModifyAccess

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1155  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1156  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1157  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1158  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1159  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_21,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1160  SAS_NAS_MCALLIB_PR472] [/cover]                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1161  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1162  ** Syntax           : void Mcal_xxxModifyAccess                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1163  **                    (const uint32 NewPassword, const uint32 NewReload)      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1164  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1165  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1166  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1167  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1168  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1169  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1170  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1171  ** Parameters(in)   : NewPassword: new password to be set                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1172  **                      if value > MCAL_WDT_PASSWORD_MAX                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1173  **                      this value is ignored and the                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1174  **                      old password will be restored                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1175  **                    NewReload: New timer reload value to be used            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1176  **                      if value > MCAL_WDT_RELOAD_MAX this value             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1177  **                      will be ignored and the old timer value               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1178  **                      will be restored                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1179  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1180  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1181  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1182  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1183  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1184  ** Description      : Sets the new values for Password and/or timer reload    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1185  **                    value available for CPU0, CPU1 and CPU2 and global      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1186  **                    safety watchdogs Proper password is calculated, new     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1187  **                    values restored on modify access.                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1188  **                    Disable interrupts during unlocked phase                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1189  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1190  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1191  void Mcal_CpuWdtModifyAccess(const uint32 NewPassword,const uint32 NewReload)
; Function Mcal_CpuWdtModifyAccess
.L63:
Mcal_CpuWdtModifyAccess:	.type	func
	mov	d0,d4
.L415:
	mov	d6,d5
.L416:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1192  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1193    uint8 CoreId = ((uint8)MFCR(CPU_CORE_ID)) & (uint8)MCAL_CORE_ID_MASK;
	mfcr	d15,#65052
.L475:
	and	d4,d15,#7
.L413:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1194    Mcal_lCpuModifyAccess( (sint8)(CoreId), NewPassword, NewReload );
	mov	d5,d0
.L414:
	j	Mcal_lCpuModifyAccess
.L237:
	
__Mcal_CpuWdtModifyAccess_function_end:
	.size	Mcal_CpuWdtModifyAccess,__Mcal_CpuWdtModifyAccess_function_end-Mcal_CpuWdtModifyAccess
.L95:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SafetyCheckAccess')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SafetyCheckAccess

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1195  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1196  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1197  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1198  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1199  ** Traceability     : [cover parentID= DS_NAS_MCALLIB_001,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1200  SAS_NAS_MCALLIB_PR75_22, SAS_NAS_MCALLIB_PR75_28]         [/cover]            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1201  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1202  ** Syntax           : void Mcal_xxxCheckAccess                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1203  **                    (const uint32 CheckPassword, const uint32 CheckTimer)   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1204  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1205  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1206  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1207  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1208  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1209  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1210  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1211  ** Parameters(in)   : CheckPassword: Password to be used for check access     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1212  **                      this value will be checked always and must match the  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1213  **                      required password                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1214  **                    CheckTimer :Timer value to be checked                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1215  **                      if value > MCAL_WDT_RELOAD_MAX this value will be     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1216  **                      not be used for timer check.                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1217  **                      the old timer value will be used for check access     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1218  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1219  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1220  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1221  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1222  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1223  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1224  ** Description      : executes check access to verify password/timer          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1225  **                    (optional) available for CPU0, CPU1 and CPU2 and global **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1226  **                    safety watchdogs Given password and timer are used on   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1227  **                    check access                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1228  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1229  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1230  void Mcal_SafetyCheckAccess(const uint32 CheckPassword,const uint32 CheckTimer)
; Function Mcal_SafetyCheckAccess
.L65:
Mcal_SafetyCheckAccess:	.type	func
	mov	d15,d4
.L419:
	mov	d6,d5
.L420:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1231  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1232      Mcal_lCpuCheckAccess( -1, CheckPassword, CheckTimer );
	mov	d4,#-1
.L417:
	mov	d5,d15
.L418:
	j	Mcal_lCpuCheckAccess
.L244:
	
__Mcal_SafetyCheckAccess_function_end:
	.size	Mcal_SafetyCheckAccess,__Mcal_SafetyCheckAccess_function_end-Mcal_SafetyCheckAccess
.L100:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_CpuWdtCheckAccess')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_CpuWdtCheckAccess

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1233  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1234  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1235  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1236  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1237  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_23,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1238  SAS_NAS_MCALLIB_PR472]     [/cover]                                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1239  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1240  ** Syntax           : void Mcal_xxxCheckAccess                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1241  **                    (const uint32 CheckPassword, const uint32 CheckTimer)   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1242  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1243  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1244  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1245  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1246  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1247  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1248  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1249  ** Parameters(in)   : CheckPassword: Password to be used for check access     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1250  **                      this value will be checked always and must match the  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1251  **                      required password                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1252  **                    CheckTimer: Timer value to be checked                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1253  **                      if value > MCAL_WDT_RELOAD_MAX this value will be     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1254  **                      not be used for timer check.                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1255  **                      the old timer value will be used for check access     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1256  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1257  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1258  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1259  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1260  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1261  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1262  ** Description      : executes check access to verify password/timer          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1263  **                    (optional) available for CPU0, CPU1 and CPU2 and global **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1264  **                    safety watchdogs Given password and timer are used on   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1265  **                    check access                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1266  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1267  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1268  void Mcal_CpuWdtCheckAccess(const uint32 CheckPassword,const uint32 CheckTimer)
; Function Mcal_CpuWdtCheckAccess
.L67:
Mcal_CpuWdtCheckAccess:	.type	func
	mov	d0,d4
.L423:
	mov	d6,d5
.L424:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1269  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1270    uint8 CoreId = ((uint8)MFCR(CPU_CORE_ID)) & (uint8)MCAL_CORE_ID_MASK;
	mfcr	d15,#65052
.L484:
	and	d4,d15,#7
.L421:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1271    Mcal_lCpuCheckAccess( (sint8)CoreId, CheckPassword, CheckTimer );
	mov	d5,d0
.L422:
	j	Mcal_lCpuCheckAccess
.L249:
	
__Mcal_CpuWdtCheckAccess_function_end:
	.size	Mcal_CpuWdtCheckAccess,__Mcal_CpuWdtCheckAccess_function_end-Mcal_CpuWdtCheckAccess
.L105:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SafetyPwSequence')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SafetyPwSequence

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1272  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1273  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1274  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1275  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_24,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1276  SAS_NAS_MCALLIB_PR472]     [cover]                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1277  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1278  ** Syntax           : uint32 Mcal_xxxxPwSequence (const uint32 Password)      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1279  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1280  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1281  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1282  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1283  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1284  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1285  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1286  ** Parameters(in)   : Password: start password to be used for calculation of  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1287  **                              resulting password value                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1288  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1289  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1290  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1291  ** Return value     : valid password according to password mode               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1292  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1293  ** Description      : calculates the expected next password                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1294  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1295  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1296  uint32 Mcal_SafetyPwSequence( const uint32 Password )
; Function Mcal_SafetyPwSequence
.L69:
Mcal_SafetyPwSequence:	.type	func
	mov	d5,d4
.L426:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1297  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1298      return (Mcal_lCpuPwSequence( -1, Password) );
	mov	d4,#-1
.L425:
	j	Mcal_lCpuPwSequence
.L255:
	
__Mcal_SafetyPwSequence_function_end:
	.size	Mcal_SafetyPwSequence,__Mcal_SafetyPwSequence_function_end-Mcal_SafetyPwSequence
.L110:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_CpuWdtPwSequence')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_CpuWdtPwSequence

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1299  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1300  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1301  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1302  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1303  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_25,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1304  SAS_NAS_MCALLIB_PR472]                                              [/cover]  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1305  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1306  ** Syntax           : uint32 Mcal_xxxxPwSequence (const uint32 Password)      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1307  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1308  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1309  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1310  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1311  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1312  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1313  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1314  ** Parameters(in)   : Password: start password to be used for calculation of  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1315  **                              resulting password value                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1316  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1317  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1318  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1319  ** Return value     : valid password according to password mode               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1320  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1321  ** Description      : calculates the expected next password                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1322  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1323  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1324  uint32 Mcal_CpuWdtPwSequence( const uint32 Password )
; Function Mcal_CpuWdtPwSequence
.L71:
Mcal_CpuWdtPwSequence:	.type	func
	mov	d5,d4
.L428:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1325  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1326    uint8 CoreId = ((uint8)MFCR(CPU_CORE_ID)) & (uint8)MCAL_CORE_ID_MASK;
	mfcr	d15,#65052
.L493:
	and	d4,d15,#7
.L427:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1327    return (Mcal_lCpuPwSequence((sint8)CoreId, Password));
	j	Mcal_lCpuPwSequence
.L258:
	
__Mcal_CpuWdtPwSequence_function_end:
	.size	Mcal_CpuWdtPwSequence,__Mcal_CpuWdtPwSequence_function_end-Mcal_CpuWdtPwSequence
.L115:
	; End of function
	
	.sdecl	'.data.Shared.DEFAULT_RAM_INIT_32BIT',data,cluster('Mcal_ResetEndInitCounter')
	.sect	'.data.Shared.DEFAULT_RAM_INIT_32BIT'
	.align	4
Mcal_ResetEndInitCounter:	.type	object
	.size	Mcal_ResetEndInitCounter,12
	.space	12
	.sdecl	'.data.Shared.DEFAULT_RAM_INIT_32BIT',data,cluster('Mcal_ResetEndInitCounterRedn')
	.sect	'.data.Shared.DEFAULT_RAM_INIT_32BIT'
	.align	4
Mcal_ResetEndInitCounterRedn:	.type	object
	.size	Mcal_ResetEndInitCounterRedn,12
	.word	-1,-1,-1
	.sdecl	'.zdata.Mcal_WdgLib.Mcal_SafetyResetEndInitCounter',data,cluster('Mcal_SafetyResetEndInitCounter')
	.sect	'.zdata.Mcal_WdgLib.Mcal_SafetyResetEndInitCounter'
	.align	4
Mcal_SafetyResetEndInitCounter:	.type	object
	.size	Mcal_SafetyResetEndInitCounter,4
	.space	4
	.sdecl	'.zdata.Mcal_WdgLib.Mcal_SafetyResetEndInitCounterRedn',data,cluster('Mcal_SafetyResetEndInitCounterRedn')
	.sect	'.zdata.Mcal_WdgLib.Mcal_SafetyResetEndInitCounterRedn'
	.align	4
Mcal_SafetyResetEndInitCounterRedn:	.type	object
	.size	Mcal_SafetyResetEndInitCounterRedn,4
	.word	-1
	.sdecl	'.zdata.Mcal_WdgLib.Mcal_WdgSafetyEndInitSem',data,cluster('Mcal_WdgSafetyEndInitSem')
	.sect	'.zdata.Mcal_WdgLib.Mcal_WdgSafetyEndInitSem'
	.align	4
Mcal_WdgSafetyEndInitSem:	.type	object
	.size	Mcal_WdgSafetyEndInitSem,4
	.space	4
	.sdecl	'.zdata.Mcal_WdgLib.Mcal_WdgSafetyEndInitSemRedn',data,cluster('Mcal_WdgSafetyEndInitSemRedn')
	.sect	'.zdata.Mcal_WdgLib.Mcal_WdgSafetyEndInitSemRedn'
	.align	4
Mcal_WdgSafetyEndInitSemRedn:	.type	object
	.size	Mcal_WdgSafetyEndInitSemRedn,4
	.word	-1
	.sdecl	'.zbss.Mcal_WdgLib.Swdt_TimValue',data,cluster('Swdt_TimValue')
	.sect	'.zbss.Mcal_WdgLib.Swdt_TimValue'
	.align	4
Swdt_TimValue:	.type	object
	.size	Swdt_TimValue,4
	.space	4
	.sdecl	'.zbss.Mcal_WdgLib.Swdt_TimValueRedn',data,cluster('Swdt_TimValueRedn')
	.sect	'.zbss.Mcal_WdgLib.Swdt_TimValueRedn'
	.align	4
Swdt_TimValueRedn:	.type	object
	.size	Swdt_TimValueRedn,4
	.space	4
	.sdecl	'.zbss.Mcal_WdgLib.Wdt0_TimValue',data,cluster('Wdt0_TimValue')
	.sect	'.zbss.Mcal_WdgLib.Wdt0_TimValue'
	.align	4
Wdt0_TimValue:	.type	object
	.size	Wdt0_TimValue,4
	.space	4
	.sdecl	'.zbss.Mcal_WdgLib.Wdt0_TimValueRedn',data,cluster('Wdt0_TimValueRedn')
	.sect	'.zbss.Mcal_WdgLib.Wdt0_TimValueRedn'
	.align	4
Wdt0_TimValueRedn:	.type	object
	.size	Wdt0_TimValueRedn,4
	.space	4
	.sdecl	'.zbss.Mcal_WdgLib.Wdt1_TimValue',data,cluster('Wdt1_TimValue')
	.sect	'.zbss.Mcal_WdgLib.Wdt1_TimValue'
	.align	4
Wdt1_TimValue:	.type	object
	.size	Wdt1_TimValue,4
	.space	4
	.sdecl	'.zbss.Mcal_WdgLib.Wdt1_TimValueRedn',data,cluster('Wdt1_TimValueRedn')
	.sect	'.zbss.Mcal_WdgLib.Wdt1_TimValueRedn'
	.align	4
Wdt1_TimValueRedn:	.type	object
	.size	Wdt1_TimValueRedn,4
	.space	4
	.sdecl	'.zbss.Mcal_WdgLib.Wdt2_TimValue',data,cluster('Wdt2_TimValue')
	.sect	'.zbss.Mcal_WdgLib.Wdt2_TimValue'
	.align	4
Wdt2_TimValue:	.type	object
	.size	Wdt2_TimValue,4
	.space	4
	.sdecl	'.zbss.Mcal_WdgLib.Wdt2_TimValueRedn',data,cluster('Wdt2_TimValueRedn')
	.sect	'.zbss.Mcal_WdgLib.Wdt2_TimValueRedn'
	.align	4
Wdt2_TimValueRedn:	.type	object
	.size	Wdt2_TimValueRedn,4
	.space	4
	.sdecl	'.rodata.Shared.DEFAULT_CONST_32BIT',data,rom,cluster('ScuWdtPtrList')
	.sect	'.rodata.Shared.DEFAULT_CONST_32BIT'
	.align	4
ScuWdtPtrList:	.type	object
	.size	ScuWdtPtrList,48
	.word	-268214032,-268214024,Swdt_TimValue,-268214016
	.word	-268214008,Wdt0_TimValue,-268214004,-268213996
	.word	Wdt1_TimValue,-268213992,-268213984,Wdt2_TimValue
	.sdecl	'.rodata.Shared.DEFAULT_CONST_32BIT',data,rom,cluster('ScuWdtPtrListRedn')
	.sect	'.rodata.Shared.DEFAULT_CONST_32BIT'
	.align	4
ScuWdtPtrListRedn:	.type	object
	.size	ScuWdtPtrListRedn,48
	.word	-268214032,-268214024,Swdt_TimValueRedn,-268214016
	.word	-268214008,Wdt0_TimValueRedn,-268214004,-268213996
	.word	Wdt1_TimValueRedn,-268213992,-268213984,Wdt2_TimValueRedn
	.calls	'Mcal_ResetCpuENDINIT','Mcal_lCpuPwSequence'
	.calls	'Mcal_ResetCpuENDINIT','Mcal_lCpuRelValue'
	.calls	'Mcal_SetCpuENDINIT','Mcal_lCpuPwSequence'
	.calls	'Mcal_SetCpuENDINIT','Mcal_lCpuRelValue'
	.calls	'Mcal_SetCpuENDINIT','Mcal_SafeErrorHandler'
	.calls	'Mcal_lCpuModifyAccess','Mcal_SuspendAllInterrupts'
	.calls	'Mcal_lCpuModifyAccess','Mcal_lCpuPwSequence'
	.calls	'Mcal_lCpuModifyAccess','Mcal_lCpuRelValue'
	.calls	'Mcal_lCpuModifyAccess','Mcal_ResumeAllInterrupts'
	.calls	'Mcal_ResetENDINIT','Mcal_SuspendAllInterrupts'
	.calls	'Mcal_ResetENDINIT','Mcal_SafeErrorHandler'
	.calls	'Mcal_ResetENDINIT','Mcal_ResetCpuENDINIT'
	.calls	'Mcal_lResetSafetyENDINIT','Mcal_SuspendAllInterrupts'
	.calls	'Mcal_lResetSafetyENDINIT','Mcal_SafeErrorHandler'
	.calls	'Mcal_lResetSafetyENDINIT','Mcal_ResetCpuENDINIT'
	.calls	'Mcal_SetENDINIT','Mcal_SafeErrorHandler'
	.calls	'Mcal_SetENDINIT','Mcal_SetCpuENDINIT'
	.calls	'Mcal_SetENDINIT','Mcal_ResumeAllInterrupts'
	.calls	'Mcal_lSetSafetyENDINIT','Mcal_SafeErrorHandler'
	.calls	'Mcal_lSetSafetyENDINIT','Mcal_SetCpuENDINIT'
	.calls	'Mcal_lSetSafetyENDINIT','Mcal_ResumeAllInterrupts'
	.calls	'Mcal_ResetSafetyENDINIT_Timed','Mcal_GetSpinLock'
	.calls	'Mcal_ResetSafetyENDINIT_Timed','Mcal_SafeErrorHandler'
	.calls	'Mcal_ResetSafetyENDINIT_Timed','Mcal_lResetSafetyENDINIT'
	.calls	'Mcal_SetSafetyENDINIT_Timed','Mcal_SafeErrorHandler'
	.calls	'Mcal_SetSafetyENDINIT_Timed','Mcal_lSetSafetyENDINIT'
	.calls	'Mcal_SetSafetyENDINIT_Timed','Mcal_ReleaseSpinLock'
	.calls	'Mcal_SafetyModifyAccess','Mcal_lCpuModifyAccess'
	.calls	'Mcal_CpuWdtModifyAccess','Mcal_lCpuModifyAccess'
	.calls	'Mcal_SafetyCheckAccess','Mcal_lCpuCheckAccess'
	.calls	'Mcal_CpuWdtCheckAccess','Mcal_lCpuCheckAccess'
	.calls	'Mcal_SafetyPwSequence','Mcal_lCpuPwSequence'
	.calls	'Mcal_CpuWdtPwSequence','Mcal_lCpuPwSequence'
	.calls	'Mcal_lCpuPwSequence','.cocofun_2'
	.calls	'.cocofun_2','.cocofun_5'
	.calls	'Mcal_lCpuRelValue','.cocofun_2'
	.calls	'Mcal_ResetCpuENDINIT','.cocofun_1'
	.calls	'.cocofun_1','.cocofun_5'
	.calls	'Mcal_SetCpuENDINIT','.cocofun_1'
	.calls	'Mcal_lCpuModifyAccess','.cocofun_3'
	.calls	'.cocofun_3','.cocofun_5'
	.calls	'Mcal_lCpuCheckAccess','.cocofun_3'
	.calls	'Mcal_lResetSafetyENDINIT','.cocofun_4'
	.calls	'Mcal_lSetSafetyENDINIT','.cocofun_4'
	.calls	'Mcal_lCpuPwSequence','',0
	.calls	'.cocofun_2','',0
	.calls	'.cocofun_5','',0
	.calls	'Mcal_lCpuRelValue','',0
	.calls	'Mcal_ResetCpuENDINIT','',8
	.calls	'.cocofun_1','',0
	.calls	'Mcal_SetCpuENDINIT','',8
	.calls	'Mcal_lCpuModifyAccess','',8
	.calls	'.cocofun_3','',0
	.calls	'Mcal_lCpuCheckAccess','',0
	.calls	'Mcal_ResetENDINIT','',0
	.calls	'Mcal_lResetSafetyENDINIT','',0
	.calls	'.cocofun_4','',0
	.calls	'Mcal_SetENDINIT','',0
	.calls	'Mcal_lSetSafetyENDINIT','',0
	.calls	'Mcal_ResetSafetyENDINIT_Timed','',0
	.calls	'Mcal_SetSafetyENDINIT_Timed','',0
	.calls	'Mcal_SafetyModifyAccess','',0
	.calls	'Mcal_CpuWdtModifyAccess','',0
	.calls	'Mcal_SafetyCheckAccess','',0
	.calls	'Mcal_CpuWdtCheckAccess','',0
	.calls	'Mcal_SafetyPwSequence','',0
	.extern	Mcal_GetSpinLock
	.extern	Mcal_ReleaseSpinLock
	.extern	Mcal_SuspendAllInterrupts
	.extern	Mcal_ResumeAllInterrupts
	.extern	Mcal_SafeErrorHandler
	.calls	'Mcal_CpuWdtPwSequence','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L73:
	.word	45925
	.half	3
	.word	.L74
	.byte	4
.L72:
	.byte	1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L75
	.byte	2
	.byte	'int',0,4,5,3
	.word	205
	.byte	4
	.byte	'__mfcr',0
	.word	212
	.byte	1,1,1,1,5
	.word	205
	.byte	0
.L242:
	.byte	2
	.byte	'unsigned char',0,1,8
.L224:
	.byte	2
	.byte	'unsigned long int',0,4,7
.L276:
	.byte	6
	.word	256
	.byte	7
	.byte	'Mcal_GetSpinLock',0,1,143,3,23
	.word	239
	.byte	1,1,1,1,8
	.byte	'SpinLckPtr',0,1,143,3,48
	.word	277
	.byte	8
	.byte	'Timeout',0,1,143,3,66
	.word	256
	.byte	0,9
	.byte	'Mcal_ReleaseSpinLock',0,1,168,3,13,1,1,1,1,8
	.byte	'SpinLckPtr',0,1,168,3,42
	.word	277
	.byte	0,10
	.byte	'Mcal_SuspendAllInterrupts',0,1,192,3,13,1,1,1,1,10
	.byte	'Mcal_ResumeAllInterrupts',0,1,216,3,13,1,1,1,1
.L233:
	.byte	11
	.word	256
.L235:
	.byte	11
	.word	256
.L238:
	.byte	11
	.word	256
.L240:
	.byte	11
	.word	256
.L245:
	.byte	11
	.word	256
.L247:
	.byte	11
	.word	256
.L250:
	.byte	11
	.word	256
.L252:
	.byte	11
	.word	256
.L256:
	.byte	11
	.word	256
.L259:
	.byte	11
	.word	256
	.byte	2
	.byte	'char',0,1,6
.L263:
	.byte	11
	.word	520
.L270:
	.byte	3
	.word	256
	.byte	2
	.byte	'unsigned int',0,4,7,2
	.byte	'unsigned int',0,4,7,12
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,2,215,8,16,4,13
	.byte	'ENDINIT',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'LCK',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'PW',0,4
	.word	554
	.byte	14,16,2,35,0,13
	.byte	'REL',0,4
	.word	554
	.byte	16,0,2,35,0,0,14,2,213,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	570
	.byte	4,2,35,0,0,3
	.word	666
.L272:
	.byte	6
	.word	706
	.byte	2
	.byte	'unsigned short int',0,2,7,12
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,2,239,8,16,4,13
	.byte	'AE',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'OE',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'IS0',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'DS',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'TO',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'IS1',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'US',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'PAS',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'TCS',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'TCT',0,1
	.word	239
	.byte	7,0,2,35,1,13
	.byte	'TIM',0,2
	.word	716
	.byte	16,0,2,35,2,0,14,2,229,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	738
	.byte	4,2,35,0,0,3
	.word	929
.L274:
	.byte	6
	.word	969
.L280:
	.byte	11
	.word	520
.L285:
	.byte	3
	.word	256
	.byte	9
	.byte	'Mcal_SafeErrorHandler',0,3,66,13,1,1,1,1,8
	.byte	'ErrorType',0,3,66,42
	.word	256
	.byte	0
.L296:
	.byte	11
	.word	520
.L298:
	.byte	11
	.word	256
.L304:
	.byte	11
	.word	520
.L306:
	.byte	11
	.word	256
.L311:
	.byte	11
	.word	520
.L313:
	.byte	11
	.word	256
.L315:
	.byte	11
	.word	256
.L324:
	.byte	3
	.word	256
.L328:
	.byte	11
	.word	520
.L330:
	.byte	11
	.word	256
.L332:
	.byte	11
	.word	256
	.byte	16,1,6
	.word	1093
	.byte	17
	.byte	'__codeptr',0,4,1,1
	.word	1095
	.byte	17
	.byte	'sint8',0,5,89,29
	.word	520
	.byte	17
	.byte	'uint8',0,5,90,29
	.word	239
	.byte	17
	.byte	'uint16',0,5,92,29
	.word	716
	.byte	17
	.byte	'uint32',0,5,94,29
	.word	256
	.byte	17
	.byte	'Std_ReturnType',0,6,113,15
	.word	239
	.byte	12
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,2,45,16,4,13
	.byte	'EN0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'EN1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'EN2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'EN3',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'EN4',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'EN5',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'EN6',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'EN7',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'EN8',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'EN9',0,1
	.word	239
	.byte	1,6,2,35,1,13
	.byte	'EN10',0,1
	.word	239
	.byte	1,5,2,35,1,13
	.byte	'EN11',0,1
	.word	239
	.byte	1,4,2,35,1,13
	.byte	'EN12',0,1
	.word	239
	.byte	1,3,2,35,1,13
	.byte	'EN13',0,1
	.word	239
	.byte	1,2,2,35,1,13
	.byte	'EN14',0,1
	.word	239
	.byte	1,1,2,35,1,13
	.byte	'EN15',0,1
	.word	239
	.byte	1,0,2,35,1,13
	.byte	'EN16',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'EN17',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'EN18',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'EN19',0,1
	.word	239
	.byte	1,4,2,35,2,13
	.byte	'EN20',0,1
	.word	239
	.byte	1,3,2,35,2,13
	.byte	'EN21',0,1
	.word	239
	.byte	1,2,2,35,2,13
	.byte	'EN22',0,1
	.word	239
	.byte	1,1,2,35,2,13
	.byte	'EN23',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'EN24',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'EN25',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'EN26',0,1
	.word	239
	.byte	1,5,2,35,3,13
	.byte	'EN27',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'EN28',0,1
	.word	239
	.byte	1,3,2,35,3,13
	.byte	'EN29',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'EN30',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'EN31',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_ACCEN0_Bits',0,2,79,3
	.word	1199
	.byte	12
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,2,82,16,4,13
	.byte	'reserved_0',0,4
	.word	538
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_SCU_ACCEN1_Bits',0,2,85,3
	.word	1756
	.byte	12
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,2,88,16,4,13
	.byte	'STM0DIS',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'STM1DIS',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'STM2DIS',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'reserved_3',0,4
	.word	538
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,2,94,3
	.word	1833
	.byte	12
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,2,97,16,4,13
	.byte	'BAUD1DIV',0,1
	.word	239
	.byte	4,4,2,35,0,13
	.byte	'BAUD2DIV',0,1
	.word	239
	.byte	4,0,2,35,0,13
	.byte	'SRIDIV',0,1
	.word	239
	.byte	4,4,2,35,1,13
	.byte	'LPDIV',0,1
	.word	239
	.byte	4,0,2,35,1,13
	.byte	'SPBDIV',0,1
	.word	239
	.byte	4,4,2,35,2,13
	.byte	'FSI2DIV',0,1
	.word	239
	.byte	2,2,2,35,2,13
	.byte	'reserved_22',0,1
	.word	239
	.byte	2,0,2,35,2,13
	.byte	'FSIDIV',0,1
	.word	239
	.byte	2,6,2,35,3,13
	.byte	'reserved_26',0,1
	.word	239
	.byte	2,4,2,35,3,13
	.byte	'CLKSEL',0,1
	.word	239
	.byte	2,2,2,35,3,13
	.byte	'UP',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_CCUCON0_Bits',0,2,111,3
	.word	1969
	.byte	12
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,2,114,16,4,13
	.byte	'CANDIV',0,1
	.word	239
	.byte	4,4,2,35,0,13
	.byte	'ERAYDIV',0,1
	.word	239
	.byte	4,0,2,35,0,13
	.byte	'STMDIV',0,1
	.word	239
	.byte	4,4,2,35,1,13
	.byte	'GTMDIV',0,1
	.word	239
	.byte	4,0,2,35,1,13
	.byte	'ETHDIV',0,1
	.word	239
	.byte	4,4,2,35,2,13
	.byte	'ASCLINFDIV',0,1
	.word	239
	.byte	4,0,2,35,2,13
	.byte	'ASCLINSDIV',0,1
	.word	239
	.byte	4,4,2,35,3,13
	.byte	'INSEL',0,1
	.word	239
	.byte	2,2,2,35,3,13
	.byte	'UP',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_CCUCON1_Bits',0,2,126,3
	.word	2249
	.byte	12
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,2,129,1,16,4,13
	.byte	'BBBDIV',0,1
	.word	239
	.byte	4,4,2,35,0,13
	.byte	'reserved_4',0,4
	.word	538
	.byte	26,2,2,35,0,13
	.byte	'UP',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_CCUCON2_Bits',0,2,135,1,3
	.word	2487
	.byte	12
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,2,138,1,16,4,13
	.byte	'PLLDIV',0,1
	.word	239
	.byte	6,2,2,35,0,13
	.byte	'PLLSEL',0,1
	.word	239
	.byte	2,0,2,35,0,13
	.byte	'PLLERAYDIV',0,1
	.word	239
	.byte	6,2,2,35,1,13
	.byte	'PLLERAYSEL',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'SRIDIV',0,1
	.word	239
	.byte	6,2,2,35,2,13
	.byte	'SRISEL',0,1
	.word	239
	.byte	2,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	5,3,2,35,3,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'UP',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_CCUCON3_Bits',0,2,150,1,3
	.word	2615
	.byte	12
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,2,153,1,16,4,13
	.byte	'SPBDIV',0,1
	.word	239
	.byte	6,2,2,35,0,13
	.byte	'SPBSEL',0,1
	.word	239
	.byte	2,0,2,35,0,13
	.byte	'GTMDIV',0,1
	.word	239
	.byte	6,2,2,35,1,13
	.byte	'GTMSEL',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'STMDIV',0,1
	.word	239
	.byte	6,2,2,35,2,13
	.byte	'STMSEL',0,1
	.word	239
	.byte	2,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	5,3,2,35,3,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'UP',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_CCUCON4_Bits',0,2,165,1,3
	.word	2858
	.byte	12
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,2,168,1,16,4,13
	.byte	'MAXDIV',0,1
	.word	239
	.byte	4,4,2,35,0,13
	.byte	'reserved_4',0,4
	.word	538
	.byte	26,2,2,35,0,13
	.byte	'UP',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_CCUCON5_Bits',0,2,174,1,3
	.word	3093
	.byte	12
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,2,177,1,16,4,13
	.byte	'CPU0DIV',0,1
	.word	239
	.byte	6,2,2,35,0,13
	.byte	'reserved_6',0,4
	.word	538
	.byte	26,0,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON6_Bits',0,2,181,1,3
	.word	3221
	.byte	12
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,2,184,1,16,4,13
	.byte	'CPU1DIV',0,1
	.word	239
	.byte	6,2,2,35,0,13
	.byte	'reserved_6',0,4
	.word	538
	.byte	26,0,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON7_Bits',0,2,188,1,3
	.word	3321
	.byte	12
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,2,191,1,16,4,13
	.byte	'CPU2DIV',0,1
	.word	239
	.byte	6,2,2,35,0,13
	.byte	'reserved_6',0,4
	.word	538
	.byte	26,0,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON8_Bits',0,2,195,1,3
	.word	3421
	.byte	12
	.byte	'_Ifx_SCU_CHIPID_Bits',0,2,198,1,16,4,13
	.byte	'CHREV',0,1
	.word	239
	.byte	6,2,2,35,0,13
	.byte	'CHTEC',0,1
	.word	239
	.byte	2,0,2,35,0,13
	.byte	'CHID',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'EEA',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'UCODE',0,1
	.word	239
	.byte	7,0,2,35,2,13
	.byte	'FSIZE',0,1
	.word	239
	.byte	4,4,2,35,3,13
	.byte	'SP',0,1
	.word	239
	.byte	2,2,2,35,3,13
	.byte	'SEC',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'reserved_31',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_CHIPID_Bits',0,2,209,1,3
	.word	3521
	.byte	12
	.byte	'_Ifx_SCU_DTSCON_Bits',0,2,212,1,16,4,13
	.byte	'PWD',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'START',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	2,4,2,35,0,13
	.byte	'CAL',0,4
	.word	538
	.byte	22,6,2,35,0,13
	.byte	'reserved_26',0,1
	.word	239
	.byte	5,1,2,35,3,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_DTSCON_Bits',0,2,220,1,3
	.word	3729
	.byte	12
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,2,223,1,16,4,13
	.byte	'LOWER',0,2
	.word	716
	.byte	10,6,2,35,0,13
	.byte	'reserved_10',0,1
	.word	239
	.byte	5,1,2,35,1,13
	.byte	'LLU',0,1
	.word	239
	.byte	1,0,2,35,1,13
	.byte	'UPPER',0,2
	.word	716
	.byte	10,6,2,35,2,13
	.byte	'reserved_26',0,1
	.word	239
	.byte	4,2,2,35,3,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'UOF',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_DTSLIM_Bits',0,2,232,1,3
	.word	3894
	.byte	12
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,2,235,1,16,4,13
	.byte	'RESULT',0,2
	.word	716
	.byte	10,6,2,35,0,13
	.byte	'reserved_10',0,1
	.word	239
	.byte	4,2,2,35,1,13
	.byte	'RDY',0,1
	.word	239
	.byte	1,1,2,35,1,13
	.byte	'BUSY',0,1
	.word	239
	.byte	1,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,2,242,1,3
	.word	4077
	.byte	12
	.byte	'_Ifx_SCU_EICR_Bits',0,2,245,1,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	4,4,2,35,0,13
	.byte	'EXIS0',0,1
	.word	239
	.byte	3,1,2,35,0,13
	.byte	'reserved_7',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'FEN0',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'REN0',0,1
	.word	239
	.byte	1,6,2,35,1,13
	.byte	'LDEN0',0,1
	.word	239
	.byte	1,5,2,35,1,13
	.byte	'EIEN0',0,1
	.word	239
	.byte	1,4,2,35,1,13
	.byte	'INP0',0,1
	.word	239
	.byte	3,1,2,35,1,13
	.byte	'reserved_15',0,4
	.word	538
	.byte	5,12,2,35,0,13
	.byte	'EXIS1',0,1
	.word	239
	.byte	3,1,2,35,2,13
	.byte	'reserved_23',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'FEN1',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'REN1',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'LDEN1',0,1
	.word	239
	.byte	1,5,2,35,3,13
	.byte	'EIEN1',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'INP1',0,1
	.word	239
	.byte	3,1,2,35,3,13
	.byte	'reserved_31',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EICR_Bits',0,2,136,2,3
	.word	4231
	.byte	12
	.byte	'_Ifx_SCU_EIFR_Bits',0,2,139,2,16,4,13
	.byte	'INTF0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'INTF1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'INTF2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'INTF3',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'INTF4',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'INTF5',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'INTF6',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'INTF7',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'reserved_8',0,4
	.word	538
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_SCU_EIFR_Bits',0,2,150,2,3
	.word	4595
	.byte	12
	.byte	'_Ifx_SCU_EMSR_Bits',0,2,153,2,16,4,13
	.byte	'POL',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'MODE',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'ENON',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'PSEL',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'reserved_4',0,2
	.word	716
	.byte	12,0,2,35,0,13
	.byte	'EMSF',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'SEMSF',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'reserved_18',0,1
	.word	239
	.byte	6,0,2,35,2,13
	.byte	'EMSFM',0,1
	.word	239
	.byte	2,6,2,35,3,13
	.byte	'SEMSFM',0,1
	.word	239
	.byte	2,4,2,35,3,13
	.byte	'reserved_28',0,1
	.word	239
	.byte	4,0,2,35,3,0,17
	.byte	'Ifx_SCU_EMSR_Bits',0,2,166,2,3
	.word	4806
	.byte	12
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,2,169,2,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	7,1,2,35,0,13
	.byte	'EDCON',0,2
	.word	716
	.byte	2,7,2,35,0,13
	.byte	'reserved_9',0,4
	.word	538
	.byte	23,0,2,35,0,0,17
	.byte	'Ifx_SCU_ESRCFG_Bits',0,2,174,2,3
	.word	5058
	.byte	12
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,2,177,2,16,4,13
	.byte	'ARI',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'ARC',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,4
	.word	538
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_SCU_ESROCFG_Bits',0,2,182,2,3
	.word	5176
	.byte	12
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,2,185,2,16,4,13
	.byte	'reserved_0',0,4
	.word	538
	.byte	28,4,2,35,0,13
	.byte	'EVR13OFF',0,1
	.word	239
	.byte	1,3,2,35,3,13
	.byte	'BPEVR13OFF',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'reserved_30',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVR13CON_Bits',0,2,192,2,3
	.word	5287
	.byte	12
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,2,195,2,16,4,13
	.byte	'reserved_0',0,4
	.word	538
	.byte	28,4,2,35,0,13
	.byte	'EVR33OFF',0,1
	.word	239
	.byte	1,3,2,35,3,13
	.byte	'BPEVR33OFF',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'reserved_30',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVR33CON_Bits',0,2,202,2,3
	.word	5450
	.byte	12
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,2,205,2,16,4,13
	.byte	'ADC13V',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'ADC33V',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'ADCSWDV',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'VAL',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,2,212,2,3
	.word	5613
	.byte	12
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,2,215,2,16,4,13
	.byte	'DVS13TRIM',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'reserved_8',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'DVS33TRIM',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'VAL',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,2,222,2,3
	.word	5771
	.byte	12
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,2,225,2,16,4,13
	.byte	'EVR13OVMOD',0,1
	.word	239
	.byte	2,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	2,4,2,35,0,13
	.byte	'EVR13UVMOD',0,1
	.word	239
	.byte	2,2,2,35,0,13
	.byte	'reserved_6',0,1
	.word	239
	.byte	2,0,2,35,0,13
	.byte	'EVR33OVMOD',0,1
	.word	239
	.byte	2,6,2,35,1,13
	.byte	'reserved_10',0,1
	.word	239
	.byte	2,4,2,35,1,13
	.byte	'EVR33UVMOD',0,1
	.word	239
	.byte	2,2,2,35,1,13
	.byte	'reserved_14',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'SWDOVMOD',0,1
	.word	239
	.byte	2,6,2,35,2,13
	.byte	'reserved_18',0,1
	.word	239
	.byte	2,4,2,35,2,13
	.byte	'SWDUVMOD',0,1
	.word	239
	.byte	2,2,2,35,2,13
	.byte	'reserved_22',0,2
	.word	716
	.byte	8,2,2,35,2,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'reserved_31',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,2,241,2,3
	.word	5936
	.byte	12
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,2,244,2,16,4,13
	.byte	'EVR13OVVAL',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'EVR33OVVAL',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'SWDOVVAL',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	6,2,2,35,3,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVROVMON_Bits',0,2,252,2,3
	.word	6304
	.byte	12
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,2,255,2,16,4,13
	.byte	'RST13TRIM',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'reserved_8',0,4
	.word	538
	.byte	16,8,2,35,0,13
	.byte	'RST13OFF',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'BPRST13OFF',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'RST33OFF',0,1
	.word	239
	.byte	1,5,2,35,3,13
	.byte	'BPRST33OFF',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'RSTSWDOFF',0,1
	.word	239
	.byte	1,3,2,35,3,13
	.byte	'BPRSTSWDOFF',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,2,139,3,3
	.word	6483
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,2,142,3,16,4,13
	.byte	'SD5P',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'SD5I',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'SD5D',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,2,149,3,3
	.word	6748
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,2,152,3,16,4,13
	.byte	'SD33P',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'SD33I',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'SD33D',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,2,159,3,3
	.word	6901
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,2,162,3,16,4,13
	.byte	'CT5REG0',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'CT5REG1',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'CT5REG2',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,2,169,3,3
	.word	7057
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,2,172,3,16,4,13
	.byte	'CT5REG3',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'CT5REG4',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	15,1,2,35,2,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,2,178,3,3
	.word	7219
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,2,181,3,16,4,13
	.byte	'CT33REG0',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'CT33REG1',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'CT33REG2',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,2,188,3,3
	.word	7362
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,2,191,3,16,4,13
	.byte	'CT33REG3',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'CT33REG4',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	15,1,2,35,2,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,2,197,3,3
	.word	7527
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,2,200,3,16,4,13
	.byte	'SDFREQSPRD',0,2
	.word	716
	.byte	16,0,2,35,0,13
	.byte	'SDFREQ',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'SDSTEP',0,1
	.word	239
	.byte	4,4,2,35,3,13
	.byte	'reserved_28',0,1
	.word	239
	.byte	2,2,2,35,3,13
	.byte	'SDSAMPLE',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,2,208,3,3
	.word	7672
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,2,211,3,16,4,13
	.byte	'DRVP',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'SDMINMAXDC',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'DRVN',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'SDLUT',0,1
	.word	239
	.byte	6,2,2,35,3,13
	.byte	'reserved_30',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,2,219,3,3
	.word	7853
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,2,222,3,16,4,13
	.byte	'SDPWMPRE',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'SDPID',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'SDVOKLVL',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,2,229,3,3
	.word	8027
	.byte	12
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,2,232,3,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'SYNCDIV',0,1
	.word	239
	.byte	3,5,2,35,1,13
	.byte	'reserved_11',0,4
	.word	538
	.byte	20,1,2,35,0,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,2,238,3,3
	.word	8187
	.byte	12
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,2,241,3,16,4,13
	.byte	'EVR13',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'OV13',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'EVR33',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'OV33',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'OVSWD',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'UV13',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'UV33',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'UVSWD',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'EXTPASS13',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'EXTPASS33',0,1
	.word	239
	.byte	1,6,2,35,1,13
	.byte	'BGPROK',0,1
	.word	239
	.byte	1,5,2,35,1,13
	.byte	'reserved_11',0,4
	.word	538
	.byte	21,0,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,2,255,3,3
	.word	8331
	.byte	12
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,2,130,4,16,4,13
	.byte	'EVR13TRIM',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'SDVOUTSEL',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	14,2,2,35,2,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,2,137,4,3
	.word	8605
	.byte	12
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,2,140,4,16,4,13
	.byte	'EVR13UVVAL',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'EVR33UVVAL',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'SWDUVVAL',0,1
	.word	239
	.byte	8,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	6,2,2,35,3,13
	.byte	'SLCK',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,2,148,4,3
	.word	8760
	.byte	12
	.byte	'_Ifx_SCU_EXTCON_Bits',0,2,151,4,16,4,13
	.byte	'EN0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'reserved_1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'SEL0',0,1
	.word	239
	.byte	4,2,2,35,0,13
	.byte	'reserved_6',0,2
	.word	716
	.byte	10,0,2,35,0,13
	.byte	'EN1',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'NSEL',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'SEL1',0,1
	.word	239
	.byte	4,2,2,35,2,13
	.byte	'reserved_22',0,1
	.word	239
	.byte	2,0,2,35,2,13
	.byte	'DIV1',0,1
	.word	239
	.byte	8,0,2,35,3,0,17
	.byte	'Ifx_SCU_EXTCON_Bits',0,2,162,4,3
	.word	8939
	.byte	12
	.byte	'_Ifx_SCU_FDR_Bits',0,2,165,4,16,4,13
	.byte	'STEP',0,2
	.word	716
	.byte	10,6,2,35,0,13
	.byte	'reserved_10',0,1
	.word	239
	.byte	4,2,2,35,1,13
	.byte	'DM',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'RESULT',0,2
	.word	716
	.byte	10,6,2,35,2,13
	.byte	'reserved_26',0,1
	.word	239
	.byte	5,1,2,35,3,13
	.byte	'DISCLK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_FDR_Bits',0,2,173,4,3
	.word	9157
	.byte	12
	.byte	'_Ifx_SCU_FMR_Bits',0,2,176,4,16,4,13
	.byte	'FS0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'FS1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'FS2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'FS3',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'FS4',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'FS5',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'FS6',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'FS7',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'reserved_8',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'FC0',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'FC1',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'FC2',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'FC3',0,1
	.word	239
	.byte	1,4,2,35,2,13
	.byte	'FC4',0,1
	.word	239
	.byte	1,3,2,35,2,13
	.byte	'FC5',0,1
	.word	239
	.byte	1,2,2,35,2,13
	.byte	'FC6',0,1
	.word	239
	.byte	1,1,2,35,2,13
	.byte	'FC7',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	8,0,2,35,3,0,17
	.byte	'Ifx_SCU_FMR_Bits',0,2,196,4,3
	.word	9320
	.byte	12
	.byte	'_Ifx_SCU_ID_Bits',0,2,199,4,16,4,13
	.byte	'MODREV',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'MODTYPE',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'MODNUMBER',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_ID_Bits',0,2,204,4,3
	.word	9656
	.byte	12
	.byte	'_Ifx_SCU_IGCR_Bits',0,2,207,4,16,4,13
	.byte	'IPEN00',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'IPEN01',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'IPEN02',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'IPEN03',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'IPEN04',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'IPEN05',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'IPEN06',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'IPEN07',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'reserved_8',0,1
	.word	239
	.byte	5,3,2,35,1,13
	.byte	'GEEN0',0,1
	.word	239
	.byte	1,2,2,35,1,13
	.byte	'IGP0',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'IPEN10',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'IPEN11',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'IPEN12',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'IPEN13',0,1
	.word	239
	.byte	1,4,2,35,2,13
	.byte	'IPEN14',0,1
	.word	239
	.byte	1,3,2,35,2,13
	.byte	'IPEN15',0,1
	.word	239
	.byte	1,2,2,35,2,13
	.byte	'IPEN16',0,1
	.word	239
	.byte	1,1,2,35,2,13
	.byte	'IPEN17',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	5,3,2,35,3,13
	.byte	'GEEN1',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'IGP1',0,1
	.word	239
	.byte	2,0,2,35,3,0,17
	.byte	'Ifx_SCU_IGCR_Bits',0,2,231,4,3
	.word	9763
	.byte	12
	.byte	'_Ifx_SCU_IN_Bits',0,2,234,4,16,4,13
	.byte	'P0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'P1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,4
	.word	538
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_SCU_IN_Bits',0,2,239,4,3
	.word	10215
	.byte	12
	.byte	'_Ifx_SCU_IOCR_Bits',0,2,242,4,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	4,4,2,35,0,13
	.byte	'PC0',0,1
	.word	239
	.byte	4,0,2,35,0,13
	.byte	'reserved_8',0,1
	.word	239
	.byte	4,4,2,35,1,13
	.byte	'PC1',0,1
	.word	239
	.byte	4,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_IOCR_Bits',0,2,249,4,3
	.word	10314
	.byte	12
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,2,252,4,16,4,13
	.byte	'LBISTREQ',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'LBISTREQP',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'PATTERNS',0,2
	.word	716
	.byte	14,0,2,35,0,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,2,130,5,3
	.word	10464
	.byte	12
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,2,133,5,16,4,13
	.byte	'SEED',0,4
	.word	538
	.byte	23,9,2,35,0,13
	.byte	'reserved_23',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'SPLITSH',0,1
	.word	239
	.byte	3,5,2,35,3,13
	.byte	'BODY',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'LBISTFREQU',0,1
	.word	239
	.byte	4,0,2,35,3,0,17
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,2,140,5,3
	.word	10613
	.byte	12
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,2,143,5,16,4,13
	.byte	'SIGNATURE',0,4
	.word	538
	.byte	24,8,2,35,0,13
	.byte	'reserved_24',0,1
	.word	239
	.byte	7,1,2,35,3,13
	.byte	'LBISTDONE',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,2,148,5,3
	.word	10774
	.byte	12
	.byte	'_Ifx_SCU_LCLCON_Bits',0,2,151,5,16,4,13
	.byte	'reserved_0',0,2
	.word	716
	.byte	16,0,2,35,0,13
	.byte	'LS',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'reserved_17',0,2
	.word	716
	.byte	14,1,2,35,2,13
	.byte	'LSEN',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_LCLCON_Bits',0,2,157,5,3
	.word	10904
	.byte	12
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,2,160,5,16,4,13
	.byte	'LCLT0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'LCLT1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,4
	.word	538
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_SCU_LCLTEST_Bits',0,2,165,5,3
	.word	11036
	.byte	12
	.byte	'_Ifx_SCU_MANID_Bits',0,2,168,5,16,4,13
	.byte	'DEPT',0,1
	.word	239
	.byte	5,3,2,35,0,13
	.byte	'MANUF',0,2
	.word	716
	.byte	11,0,2,35,0,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_MANID_Bits',0,2,173,5,3
	.word	11151
	.byte	12
	.byte	'_Ifx_SCU_OMR_Bits',0,2,176,5,16,4,13
	.byte	'PS0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'PS1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,2
	.word	716
	.byte	14,0,2,35,0,13
	.byte	'PCL0',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'PCL1',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'reserved_18',0,2
	.word	716
	.byte	14,0,2,35,2,0,17
	.byte	'Ifx_SCU_OMR_Bits',0,2,184,5,3
	.word	11262
	.byte	12
	.byte	'_Ifx_SCU_OSCCON_Bits',0,2,187,5,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'PLLLV',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'OSCRES',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'GAINSEL',0,1
	.word	239
	.byte	2,3,2,35,0,13
	.byte	'MODE',0,1
	.word	239
	.byte	2,1,2,35,0,13
	.byte	'SHBY',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'PLLHV',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'reserved_9',0,1
	.word	239
	.byte	1,6,2,35,1,13
	.byte	'X1D',0,1
	.word	239
	.byte	1,5,2,35,1,13
	.byte	'X1DEN',0,1
	.word	239
	.byte	1,4,2,35,1,13
	.byte	'reserved_12',0,1
	.word	239
	.byte	4,0,2,35,1,13
	.byte	'OSCVAL',0,1
	.word	239
	.byte	5,3,2,35,2,13
	.byte	'reserved_21',0,1
	.word	239
	.byte	2,1,2,35,2,13
	.byte	'APREN',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'CAP0EN',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'CAP1EN',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'CAP2EN',0,1
	.word	239
	.byte	1,5,2,35,3,13
	.byte	'CAP3EN',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'reserved_28',0,1
	.word	239
	.byte	4,0,2,35,3,0,17
	.byte	'Ifx_SCU_OSCCON_Bits',0,2,208,5,3
	.word	11420
	.byte	12
	.byte	'_Ifx_SCU_OUT_Bits',0,2,211,5,16,4,13
	.byte	'P0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'P1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,4
	.word	538
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_SCU_OUT_Bits',0,2,216,5,3
	.word	11832
	.byte	12
	.byte	'_Ifx_SCU_OVCCON_Bits',0,2,219,5,16,4,13
	.byte	'CSEL0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'CSEL1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'CSEL2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'reserved_3',0,2
	.word	716
	.byte	13,0,2,35,0,13
	.byte	'OVSTRT',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'OVSTP',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'DCINVAL',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'reserved_19',0,1
	.word	239
	.byte	5,0,2,35,2,13
	.byte	'OVCONF',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'POVCONF',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'reserved_26',0,1
	.word	239
	.byte	6,0,2,35,3,0,17
	.byte	'Ifx_SCU_OVCCON_Bits',0,2,232,5,3
	.word	11933
	.byte	12
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,2,235,5,16,4,13
	.byte	'OVEN0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'OVEN1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'OVEN2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'reserved_3',0,4
	.word	538
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,2,241,5,3
	.word	12200
	.byte	12
	.byte	'_Ifx_SCU_PDISC_Bits',0,2,244,5,16,4,13
	.byte	'PDIS0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'PDIS1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,4
	.word	538
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_SCU_PDISC_Bits',0,2,249,5,3
	.word	12336
	.byte	12
	.byte	'_Ifx_SCU_PDR_Bits',0,2,252,5,16,4,13
	.byte	'PD0',0,1
	.word	239
	.byte	3,5,2,35,0,13
	.byte	'PL0',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'PD1',0,1
	.word	239
	.byte	3,1,2,35,0,13
	.byte	'PL1',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'reserved_8',0,4
	.word	538
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_SCU_PDR_Bits',0,2,131,6,3
	.word	12447
	.byte	12
	.byte	'_Ifx_SCU_PDRR_Bits',0,2,134,6,16,4,13
	.byte	'PDR0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'PDR1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'PDR2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'PDR3',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'PDR4',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'PDR5',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'PDR6',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'PDR7',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'reserved_8',0,4
	.word	538
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_SCU_PDRR_Bits',0,2,145,6,3
	.word	12580
	.byte	12
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,2,148,6,16,4,13
	.byte	'VCOBYP',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'VCOPWD',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'MODEN',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'reserved_3',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'SETFINDIS',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'CLRFINDIS',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'OSCDISCDIS',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'reserved_7',0,2
	.word	716
	.byte	2,7,2,35,0,13
	.byte	'NDIV',0,1
	.word	239
	.byte	7,0,2,35,1,13
	.byte	'PLLPWD',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'reserved_17',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'RESLD',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'reserved_19',0,1
	.word	239
	.byte	5,0,2,35,2,13
	.byte	'PDIV',0,1
	.word	239
	.byte	4,4,2,35,3,13
	.byte	'reserved_28',0,1
	.word	239
	.byte	4,0,2,35,3,0,17
	.byte	'Ifx_SCU_PLLCON0_Bits',0,2,165,6,3
	.word	12783
	.byte	12
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,2,168,6,16,4,13
	.byte	'K2DIV',0,1
	.word	239
	.byte	7,1,2,35,0,13
	.byte	'reserved_7',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'K3DIV',0,1
	.word	239
	.byte	7,1,2,35,1,13
	.byte	'reserved_15',0,1
	.word	239
	.byte	1,0,2,35,1,13
	.byte	'K1DIV',0,1
	.word	239
	.byte	7,1,2,35,2,13
	.byte	'reserved_23',0,2
	.word	716
	.byte	9,0,2,35,2,0,17
	.byte	'Ifx_SCU_PLLCON1_Bits',0,2,176,6,3
	.word	13139
	.byte	12
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,2,179,6,16,4,13
	.byte	'MODCFG',0,2
	.word	716
	.byte	16,0,2,35,0,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_PLLCON2_Bits',0,2,183,6,3
	.word	13317
	.byte	12
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,2,186,6,16,4,13
	.byte	'VCOBYP',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'VCOPWD',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	2,4,2,35,0,13
	.byte	'SETFINDIS',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'CLRFINDIS',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'OSCDISCDIS',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'reserved_7',0,2
	.word	716
	.byte	2,7,2,35,0,13
	.byte	'NDIV',0,1
	.word	239
	.byte	5,2,2,35,1,13
	.byte	'reserved_14',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'PLLPWD',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'reserved_17',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'RESLD',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'reserved_19',0,1
	.word	239
	.byte	5,0,2,35,2,13
	.byte	'PDIV',0,1
	.word	239
	.byte	4,4,2,35,3,13
	.byte	'reserved_28',0,1
	.word	239
	.byte	4,0,2,35,3,0,17
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,2,203,6,3
	.word	13417
	.byte	12
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,2,206,6,16,4,13
	.byte	'K2DIV',0,1
	.word	239
	.byte	7,1,2,35,0,13
	.byte	'reserved_7',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'K3DIV',0,1
	.word	239
	.byte	4,4,2,35,1,13
	.byte	'reserved_12',0,1
	.word	239
	.byte	4,0,2,35,1,13
	.byte	'K1DIV',0,1
	.word	239
	.byte	7,1,2,35,2,13
	.byte	'reserved_23',0,2
	.word	716
	.byte	9,0,2,35,2,0,17
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,2,214,6,3
	.word	13787
	.byte	12
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,2,217,6,16,4,13
	.byte	'VCOBYST',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'PWDSTAT',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'VCOLOCK',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'FINDIS',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'K1RDY',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'K2RDY',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'reserved_6',0,4
	.word	538
	.byte	26,0,2,35,0,0,17
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,2,226,6,3
	.word	13973
	.byte	12
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,2,229,6,16,4,13
	.byte	'VCOBYST',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'reserved_1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'VCOLOCK',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'FINDIS',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'K1RDY',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'K2RDY',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'reserved_6',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'MODRUN',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'reserved_8',0,4
	.word	538
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,2,240,6,3
	.word	14171
	.byte	12
	.byte	'_Ifx_SCU_PMCSR_Bits',0,2,243,6,16,4,13
	.byte	'REQSLP',0,1
	.word	239
	.byte	2,6,2,35,0,13
	.byte	'SMUSLP',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'reserved_3',0,1
	.word	239
	.byte	5,0,2,35,0,13
	.byte	'PMST',0,1
	.word	239
	.byte	3,5,2,35,1,13
	.byte	'reserved_11',0,4
	.word	538
	.byte	21,0,2,35,0,0,17
	.byte	'Ifx_SCU_PMCSR_Bits',0,2,250,6,3
	.word	14404
	.byte	12
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,2,253,6,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'ESR1WKEN',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'PINAWKEN',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'PINBWKEN',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'ESR0DFEN',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'ESR0EDCON',0,1
	.word	239
	.byte	2,1,2,35,0,13
	.byte	'ESR1DFEN',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'ESR1EDCON',0,1
	.word	239
	.byte	2,6,2,35,1,13
	.byte	'PINADFEN',0,1
	.word	239
	.byte	1,5,2,35,1,13
	.byte	'PINAEDCON',0,1
	.word	239
	.byte	2,3,2,35,1,13
	.byte	'PINBDFEN',0,1
	.word	239
	.byte	1,2,2,35,1,13
	.byte	'PINBEDCON',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'reserved_16',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'STBYRAMSEL',0,1
	.word	239
	.byte	2,5,2,35,2,13
	.byte	'reserved_19',0,1
	.word	239
	.byte	2,3,2,35,2,13
	.byte	'TRISTEN',0,1
	.word	239
	.byte	1,2,2,35,2,13
	.byte	'TRISTREQ',0,1
	.word	239
	.byte	1,1,2,35,2,13
	.byte	'PORSTDF',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'PWRWKEN',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'DCDCSYNC',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'BLNKFIL',0,1
	.word	239
	.byte	3,3,2,35,3,13
	.byte	'ESR0TRIST',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'reserved_30',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'LCK',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,2,151,7,3
	.word	14556
	.byte	12
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,2,154,7,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'CPUIDLSEL',0,1
	.word	239
	.byte	3,5,2,35,1,13
	.byte	'reserved_11',0,1
	.word	239
	.byte	1,4,2,35,1,13
	.byte	'IRADIS',0,1
	.word	239
	.byte	1,3,2,35,1,13
	.byte	'reserved_13',0,4
	.word	538
	.byte	11,8,2,35,0,13
	.byte	'CPUSEL',0,1
	.word	239
	.byte	3,5,2,35,3,13
	.byte	'STBYEVEN',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'STBYEV',0,1
	.word	239
	.byte	3,1,2,35,3,13
	.byte	'reserved_31',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,2,165,7,3
	.word	15104
	.byte	12
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,2,168,7,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	2,6,2,35,0,13
	.byte	'ESR1WKP',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'ESR1OVRUN',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'PINAWKP',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'PINAOVRUN',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'PINBWKP',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'PINBOVRUN',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'PWRWKP',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'PORSTDF',0,1
	.word	239
	.byte	1,6,2,35,1,13
	.byte	'HWCFGEVR',0,1
	.word	239
	.byte	3,3,2,35,1,13
	.byte	'STBYRAM',0,1
	.word	239
	.byte	2,1,2,35,1,13
	.byte	'TRIST',0,1
	.word	239
	.byte	1,0,2,35,1,13
	.byte	'reserved_16',0,1
	.word	239
	.byte	4,4,2,35,2,13
	.byte	'ESR1WKEN',0,1
	.word	239
	.byte	1,3,2,35,2,13
	.byte	'PINAWKEN',0,1
	.word	239
	.byte	1,2,2,35,2,13
	.byte	'PINBWKEN',0,1
	.word	239
	.byte	1,1,2,35,2,13
	.byte	'PWRWKEN',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'BLNKFIL',0,1
	.word	239
	.byte	3,5,2,35,3,13
	.byte	'ESR0TRIST',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'reserved_28',0,1
	.word	239
	.byte	4,0,2,35,3,0,17
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,2,190,7,3
	.word	15349
	.byte	12
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,2,193,7,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	2,6,2,35,0,13
	.byte	'ESR1WKPCLR',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'ESR1OVRUNCLR',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'PINAWKPCLR',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'PINAOVRUNCLR',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'PINBWKPCLR',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'PINBOVRUNCLR',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'PWRWKPCLR',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'reserved_9',0,4
	.word	538
	.byte	23,0,2,35,0,0,17
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,2,204,7,3
	.word	15810
	.byte	12
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,2,207,7,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'CLRC',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,2
	.word	716
	.byte	10,4,2,35,0,13
	.byte	'CSS0',0,1
	.word	239
	.byte	1,3,2,35,1,13
	.byte	'CSS1',0,1
	.word	239
	.byte	1,2,2,35,1,13
	.byte	'CSS2',0,1
	.word	239
	.byte	1,1,2,35,1,13
	.byte	'reserved_15',0,1
	.word	239
	.byte	1,0,2,35,1,13
	.byte	'USRINFO',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_RSTCON2_Bits',0,2,217,7,3
	.word	16080
	.byte	12
	.byte	'_Ifx_SCU_RSTCON_Bits',0,2,220,7,16,4,13
	.byte	'ESR0',0,1
	.word	239
	.byte	2,6,2,35,0,13
	.byte	'ESR1',0,1
	.word	239
	.byte	2,4,2,35,0,13
	.byte	'reserved_4',0,1
	.word	239
	.byte	2,2,2,35,0,13
	.byte	'SMU',0,1
	.word	239
	.byte	2,0,2,35,0,13
	.byte	'SW',0,1
	.word	239
	.byte	2,6,2,35,1,13
	.byte	'STM0',0,1
	.word	239
	.byte	2,4,2,35,1,13
	.byte	'STM1',0,1
	.word	239
	.byte	2,2,2,35,1,13
	.byte	'STM2',0,1
	.word	239
	.byte	2,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_RSTCON_Bits',0,2,231,7,3
	.word	16289
	.byte	12
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,2,234,7,16,4,13
	.byte	'ESR0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'ESR1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'SMU',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'SW',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'STM0',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'STM1',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'STM2',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'reserved_8',0,1
	.word	239
	.byte	8,0,2,35,1,13
	.byte	'PORST',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'reserved_17',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'CB0',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'CB1',0,1
	.word	239
	.byte	1,4,2,35,2,13
	.byte	'CB3',0,1
	.word	239
	.byte	1,3,2,35,2,13
	.byte	'reserved_21',0,1
	.word	239
	.byte	2,1,2,35,2,13
	.byte	'EVR13',0,1
	.word	239
	.byte	1,0,2,35,2,13
	.byte	'EVR33',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'SWD',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'reserved_26',0,1
	.word	239
	.byte	2,4,2,35,3,13
	.byte	'STBYR',0,1
	.word	239
	.byte	1,3,2,35,3,13
	.byte	'reserved_29',0,1
	.word	239
	.byte	3,0,2,35,3,0,17
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,2,129,8,3
	.word	16500
	.byte	12
	.byte	'_Ifx_SCU_SAFECON_Bits',0,2,132,8,16,4,13
	.byte	'HBT',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'reserved_1',0,4
	.word	538
	.byte	31,0,2,35,0,0,17
	.byte	'Ifx_SCU_SAFECON_Bits',0,2,136,8,3
	.word	16932
	.byte	12
	.byte	'_Ifx_SCU_STSTAT_Bits',0,2,139,8,16,4,13
	.byte	'HWCFG',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'FTM',0,1
	.word	239
	.byte	7,1,2,35,1,13
	.byte	'MODE',0,1
	.word	239
	.byte	1,0,2,35,1,13
	.byte	'reserved_16',0,1
	.word	239
	.byte	1,7,2,35,2,13
	.byte	'LUDIS',0,1
	.word	239
	.byte	1,6,2,35,2,13
	.byte	'reserved_18',0,1
	.word	239
	.byte	1,5,2,35,2,13
	.byte	'TRSTL',0,1
	.word	239
	.byte	1,4,2,35,2,13
	.byte	'SPDEN',0,1
	.word	239
	.byte	1,3,2,35,2,13
	.byte	'reserved_21',0,1
	.word	239
	.byte	3,0,2,35,2,13
	.byte	'RAMINT',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'reserved_25',0,1
	.word	239
	.byte	7,0,2,35,3,0,17
	.byte	'Ifx_SCU_STSTAT_Bits',0,2,152,8,3
	.word	17028
	.byte	12
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,2,155,8,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'SWRSTREQ',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,4
	.word	538
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,2,160,8,3
	.word	17294
	.byte	12
	.byte	'_Ifx_SCU_SYSCON_Bits',0,2,163,8,16,4,13
	.byte	'CCTRIG0',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'reserved_1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'RAMINTM',0,1
	.word	239
	.byte	2,4,2,35,0,13
	.byte	'SETLUDIS',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'reserved_5',0,1
	.word	239
	.byte	3,0,2,35,0,13
	.byte	'DATM',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'reserved_9',0,4
	.word	538
	.byte	23,0,2,35,0,0,17
	.byte	'Ifx_SCU_SYSCON_Bits',0,2,172,8,3
	.word	17419
	.byte	12
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,2,175,8,16,4,13
	.byte	'ESR0T',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'ESR1T',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'SMUT',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'reserved_4',0,4
	.word	538
	.byte	28,0,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,2,182,8,3
	.word	17616
	.byte	12
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,2,185,8,16,4,13
	.byte	'ESR0T',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'ESR1T',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'SMUT',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'reserved_4',0,4
	.word	538
	.byte	28,0,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,2,192,8,3
	.word	17769
	.byte	12
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,2,195,8,16,4,13
	.byte	'ESR0T',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'ESR1T',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'SMUT',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'reserved_4',0,4
	.word	538
	.byte	28,0,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPSET_Bits',0,2,202,8,3
	.word	17922
	.byte	12
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,2,205,8,16,4,13
	.byte	'ESR0T',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'ESR1T',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'reserved_2',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'SMUT',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'reserved_4',0,4
	.word	538
	.byte	28,0,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,2,212,8,3
	.word	18075
	.byte	17
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,2,221,8,3
	.word	570
	.byte	12
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,2,224,8,16,4,13
	.byte	'reserved_0',0,1
	.word	239
	.byte	2,6,2,35,0,13
	.byte	'IR0',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'DR',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'reserved_4',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'IR1',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'UR',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'PAR',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'TCR',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'TCTR',0,1
	.word	239
	.byte	7,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,2,236,8,3
	.word	18264
	.byte	17
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,2,252,8,3
	.word	738
	.byte	12
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,2,255,8,16,4,13
	.byte	'ENDINIT',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'LCK',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'PW',0,4
	.word	554
	.byte	14,16,2,35,0,13
	.byte	'REL',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,2,133,9,3
	.word	18534
	.byte	12
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,2,136,9,16,4,13
	.byte	'CLRIRF',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'reserved_1',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'IR0',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'DR',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'reserved_4',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'IR1',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'UR',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'PAR',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'TCR',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'TCTR',0,1
	.word	239
	.byte	7,0,2,35,1,13
	.byte	'reserved_16',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,2,149,9,3
	.word	18660
	.byte	12
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,2,152,9,16,4,13
	.byte	'AE',0,1
	.word	239
	.byte	1,7,2,35,0,13
	.byte	'OE',0,1
	.word	239
	.byte	1,6,2,35,0,13
	.byte	'IS0',0,1
	.word	239
	.byte	1,5,2,35,0,13
	.byte	'DS',0,1
	.word	239
	.byte	1,4,2,35,0,13
	.byte	'TO',0,1
	.word	239
	.byte	1,3,2,35,0,13
	.byte	'IS1',0,1
	.word	239
	.byte	1,2,2,35,0,13
	.byte	'US',0,1
	.word	239
	.byte	1,1,2,35,0,13
	.byte	'PAS',0,1
	.word	239
	.byte	1,0,2,35,0,13
	.byte	'TCS',0,1
	.word	239
	.byte	1,7,2,35,1,13
	.byte	'TCT',0,1
	.word	239
	.byte	7,0,2,35,1,13
	.byte	'TIM',0,2
	.word	716
	.byte	16,0,2,35,2,0,17
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,2,165,9,3
	.word	18912
	.byte	14,2,173,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	1199
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_ACCEN0',0,2,178,9,3
	.word	19131
	.byte	14,2,181,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	1756
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_ACCEN1',0,2,186,9,3
	.word	19195
	.byte	14,2,189,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	1833
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_ARSTDIS',0,2,194,9,3
	.word	19259
	.byte	14,2,197,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	1969
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON0',0,2,202,9,3
	.word	19324
	.byte	14,2,205,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	2249
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON1',0,2,210,9,3
	.word	19389
	.byte	14,2,213,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	2487
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON2',0,2,218,9,3
	.word	19454
	.byte	14,2,221,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	2615
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON3',0,2,226,9,3
	.word	19519
	.byte	14,2,229,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	2858
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON4',0,2,234,9,3
	.word	19584
	.byte	14,2,237,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	3093
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON5',0,2,242,9,3
	.word	19649
	.byte	14,2,245,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	3221
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON6',0,2,250,9,3
	.word	19714
	.byte	14,2,253,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	3321
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON7',0,2,130,10,3
	.word	19779
	.byte	14,2,133,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	3421
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CCUCON8',0,2,138,10,3
	.word	19844
	.byte	14,2,141,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	3521
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_CHIPID',0,2,146,10,3
	.word	19909
	.byte	14,2,149,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	3729
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_DTSCON',0,2,154,10,3
	.word	19973
	.byte	14,2,157,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	3894
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_DTSLIM',0,2,162,10,3
	.word	20037
	.byte	14,2,165,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	4077
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_DTSSTAT',0,2,170,10,3
	.word	20101
	.byte	14,2,173,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	4231
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EICR',0,2,178,10,3
	.word	20166
	.byte	14,2,181,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	4595
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EIFR',0,2,186,10,3
	.word	20228
	.byte	14,2,189,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	4806
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EMSR',0,2,194,10,3
	.word	20290
	.byte	14,2,197,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	5058
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_ESRCFG',0,2,202,10,3
	.word	20352
	.byte	14,2,205,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	5176
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_ESROCFG',0,2,210,10,3
	.word	20416
	.byte	14,2,213,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	5287
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVR13CON',0,2,218,10,3
	.word	20481
	.byte	14,2,221,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	5450
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVR33CON',0,2,226,10,3
	.word	20547
	.byte	14,2,229,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	5613
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRADCSTAT',0,2,234,10,3
	.word	20613
	.byte	14,2,237,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	5771
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRDVSTAT',0,2,242,10,3
	.word	20681
	.byte	14,2,245,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	5936
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRMONCTRL',0,2,250,10,3
	.word	20748
	.byte	14,2,253,10,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	6304
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVROVMON',0,2,130,11,3
	.word	20816
	.byte	14,2,133,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	6483
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRRSTCON',0,2,138,11,3
	.word	20882
	.byte	14,2,141,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	6748
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,2,146,11,3
	.word	20949
	.byte	14,2,149,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	6901
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,2,154,11,3
	.word	21018
	.byte	14,2,157,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	7057
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,2,162,11,3
	.word	21087
	.byte	14,2,165,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	7219
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,2,170,11,3
	.word	21156
	.byte	14,2,173,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	7362
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,2,178,11,3
	.word	21225
	.byte	14,2,181,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	7527
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,2,186,11,3
	.word	21294
	.byte	14,2,189,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	7672
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCTRL1',0,2,194,11,3
	.word	21363
	.byte	14,2,197,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	7853
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCTRL2',0,2,202,11,3
	.word	21431
	.byte	14,2,205,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	8027
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCTRL3',0,2,210,11,3
	.word	21499
	.byte	14,2,213,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	8187
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSDCTRL4',0,2,218,11,3
	.word	21567
	.byte	14,2,221,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	8331
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRSTAT',0,2,226,11,3
	.word	21635
	.byte	14,2,229,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	8605
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRTRIM',0,2,234,11,3
	.word	21700
	.byte	14,2,237,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	8760
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EVRUVMON',0,2,242,11,3
	.word	21765
	.byte	14,2,245,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	8939
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_EXTCON',0,2,250,11,3
	.word	21831
	.byte	14,2,253,11,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	9157
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_FDR',0,2,130,12,3
	.word	21895
	.byte	14,2,133,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	9320
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_FMR',0,2,138,12,3
	.word	21956
	.byte	14,2,141,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	9656
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_ID',0,2,146,12,3
	.word	22017
	.byte	14,2,149,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	9763
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_IGCR',0,2,154,12,3
	.word	22077
	.byte	14,2,157,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	10215
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_IN',0,2,162,12,3
	.word	22139
	.byte	14,2,165,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	10314
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_IOCR',0,2,170,12,3
	.word	22199
	.byte	14,2,173,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	10464
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_LBISTCTRL0',0,2,178,12,3
	.word	22261
	.byte	14,2,181,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	10613
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_LBISTCTRL1',0,2,186,12,3
	.word	22329
	.byte	14,2,189,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	10774
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_LBISTCTRL2',0,2,194,12,3
	.word	22397
	.byte	14,2,197,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	10904
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_LCLCON',0,2,202,12,3
	.word	22465
	.byte	14,2,205,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	11036
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_LCLTEST',0,2,210,12,3
	.word	22529
	.byte	14,2,213,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	11151
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_MANID',0,2,218,12,3
	.word	22594
	.byte	14,2,221,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	11262
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_OMR',0,2,226,12,3
	.word	22657
	.byte	14,2,229,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	11420
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_OSCCON',0,2,234,12,3
	.word	22718
	.byte	14,2,237,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	11832
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_OUT',0,2,242,12,3
	.word	22782
	.byte	14,2,245,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	11933
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_OVCCON',0,2,250,12,3
	.word	22843
	.byte	14,2,253,12,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	12200
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_OVCENABLE',0,2,130,13,3
	.word	22907
	.byte	14,2,133,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	12336
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PDISC',0,2,138,13,3
	.word	22974
	.byte	14,2,141,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	12447
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PDR',0,2,146,13,3
	.word	23037
	.byte	14,2,149,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	12580
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PDRR',0,2,154,13,3
	.word	23098
	.byte	14,2,157,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	12783
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PLLCON0',0,2,162,13,3
	.word	23160
	.byte	14,2,165,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	13139
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PLLCON1',0,2,170,13,3
	.word	23225
	.byte	14,2,173,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	13317
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PLLCON2',0,2,178,13,3
	.word	23290
	.byte	14,2,181,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	13417
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PLLERAYCON0',0,2,186,13,3
	.word	23355
	.byte	14,2,189,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	13787
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PLLERAYCON1',0,2,194,13,3
	.word	23424
	.byte	14,2,197,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	13973
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PLLERAYSTAT',0,2,202,13,3
	.word	23493
	.byte	14,2,205,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	14171
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PLLSTAT',0,2,210,13,3
	.word	23562
	.byte	14,2,213,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	14404
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PMCSR',0,2,218,13,3
	.word	23627
	.byte	14,2,221,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	14556
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PMSWCR0',0,2,226,13,3
	.word	23690
	.byte	14,2,229,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	15104
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PMSWCR1',0,2,234,13,3
	.word	23755
	.byte	14,2,237,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	15349
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PMSWSTAT',0,2,242,13,3
	.word	23820
	.byte	14,2,245,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	15810
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_PMSWSTATCLR',0,2,250,13,3
	.word	23886
	.byte	14,2,253,13,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	16289
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_RSTCON',0,2,130,14,3
	.word	23955
	.byte	14,2,133,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	16080
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_RSTCON2',0,2,138,14,3
	.word	24019
	.byte	14,2,141,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	16500
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_RSTSTAT',0,2,146,14,3
	.word	24084
	.byte	14,2,149,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	16932
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_SAFECON',0,2,154,14,3
	.word	24149
	.byte	14,2,157,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	17028
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_STSTAT',0,2,162,14,3
	.word	24214
	.byte	14,2,165,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	17294
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_SWRSTCON',0,2,170,14,3
	.word	24278
	.byte	14,2,173,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	17419
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_SYSCON',0,2,178,14,3
	.word	24344
	.byte	14,2,181,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	17616
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPCLR',0,2,186,14,3
	.word	24408
	.byte	14,2,189,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	17769
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPDIS',0,2,194,14,3
	.word	24473
	.byte	14,2,197,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	17922
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPSET',0,2,202,14,3
	.word	24538
	.byte	14,2,205,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	18075
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_TRAPSTAT',0,2,210,14,3
	.word	24603
	.byte	17
	.byte	'Ifx_SCU_WDTCPU_CON0',0,2,218,14,3
	.word	666
	.byte	14,2,221,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	18264
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_WDTCPU_CON1',0,2,226,14,3
	.word	24698
	.byte	17
	.byte	'Ifx_SCU_WDTCPU_SR',0,2,234,14,3
	.word	929
	.byte	14,2,237,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	18534
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_WDTS_CON0',0,2,242,14,3
	.word	24794
	.byte	14,2,245,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	18660
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_WDTS_CON1',0,2,250,14,3
	.word	24861
	.byte	14,2,253,14,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	18912
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SCU_WDTS_SR',0,2,130,15,3
	.word	24928
	.byte	12
	.byte	'_Ifx_SCU_WDTCPU',0,2,141,15,25,12,15
	.byte	'CON0',0
	.word	666
	.byte	4,2,35,0,15
	.byte	'CON1',0
	.word	24698
	.byte	4,2,35,4,15
	.byte	'SR',0
	.word	929
	.byte	4,2,35,8,0,3
	.word	24993
	.byte	17
	.byte	'Ifx_SCU_WDTCPU',0,2,146,15,3
	.word	25056
	.byte	12
	.byte	'_Ifx_SCU_WDTS',0,2,149,15,25,12,15
	.byte	'CON0',0
	.word	24794
	.byte	4,2,35,0,15
	.byte	'CON1',0
	.word	24861
	.byte	4,2,35,4,15
	.byte	'SR',0
	.word	24928
	.byte	4,2,35,8,0,3
	.word	25085
	.byte	17
	.byte	'Ifx_SCU_WDTS',0,2,154,15,3
	.word	25146
	.byte	12
	.byte	'_Ifx_CPU_A_Bits',0,7,45,16,4,13
	.byte	'ADDR',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_A_Bits',0,7,48,3
	.word	25173
	.byte	12
	.byte	'_Ifx_CPU_BIV_Bits',0,7,51,16,4,13
	.byte	'VSS',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'BIV',0,4
	.word	554
	.byte	31,0,2,35,0,0,17
	.byte	'Ifx_CPU_BIV_Bits',0,7,55,3
	.word	25234
	.byte	12
	.byte	'_Ifx_CPU_BTV_Bits',0,7,58,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'BTV',0,4
	.word	554
	.byte	31,0,2,35,0,0,17
	.byte	'Ifx_CPU_BTV_Bits',0,7,62,3
	.word	25313
	.byte	12
	.byte	'_Ifx_CPU_CCNT_Bits',0,7,65,16,4,13
	.byte	'CountValue',0,4
	.word	554
	.byte	31,1,2,35,0,13
	.byte	'SOvf',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_CCNT_Bits',0,7,69,3
	.word	25399
	.byte	12
	.byte	'_Ifx_CPU_CCTRL_Bits',0,7,72,16,4,13
	.byte	'CM',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'CE',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'M1',0,4
	.word	554
	.byte	3,27,2,35,0,13
	.byte	'M2',0,4
	.word	554
	.byte	3,24,2,35,0,13
	.byte	'M3',0,4
	.word	554
	.byte	3,21,2,35,0,13
	.byte	'reserved_11',0,4
	.word	554
	.byte	21,0,2,35,0,0,17
	.byte	'Ifx_CPU_CCTRL_Bits',0,7,80,3
	.word	25488
	.byte	12
	.byte	'_Ifx_CPU_COMPAT_Bits',0,7,83,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'RM',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'SP',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'reserved_5',0,4
	.word	554
	.byte	27,0,2,35,0,0,17
	.byte	'Ifx_CPU_COMPAT_Bits',0,7,89,3
	.word	25634
	.byte	12
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,7,92,16,4,13
	.byte	'CORE_ID',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'reserved_3',0,4
	.word	554
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_CPU_CORE_ID_Bits',0,7,96,3
	.word	25761
	.byte	12
	.byte	'_Ifx_CPU_CPR_L_Bits',0,7,99,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'LOWBND',0,4
	.word	554
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_CPU_CPR_L_Bits',0,7,103,3
	.word	25859
	.byte	12
	.byte	'_Ifx_CPU_CPR_U_Bits',0,7,106,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'UPPBND',0,4
	.word	554
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_CPU_CPR_U_Bits',0,7,110,3
	.word	25952
	.byte	12
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,7,113,16,4,13
	.byte	'MOD_REV',0,4
	.word	554
	.byte	8,24,2,35,0,13
	.byte	'MOD_32B',0,4
	.word	554
	.byte	8,16,2,35,0,13
	.byte	'MOD',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_CPU_ID_Bits',0,7,118,3
	.word	26045
	.byte	12
	.byte	'_Ifx_CPU_CPXE_Bits',0,7,121,16,4,13
	.byte	'XE',0,4
	.word	554
	.byte	8,24,2,35,0,13
	.byte	'reserved_8',0,4
	.word	554
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_CPU_CPXE_Bits',0,7,125,3
	.word	26153
	.byte	12
	.byte	'_Ifx_CPU_CREVT_Bits',0,7,128,1,16,4,13
	.byte	'EVTA',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'BBM',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'BOD',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'SUSP',0,4
	.word	554
	.byte	1,26,2,35,0,13
	.byte	'CNT',0,4
	.word	554
	.byte	2,24,2,35,0,13
	.byte	'reserved_8',0,4
	.word	554
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_CPU_CREVT_Bits',0,7,136,1,3
	.word	26240
	.byte	12
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,7,139,1,16,4,13
	.byte	'CID',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'reserved_3',0,4
	.word	554
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_CPU_CUS_ID_Bits',0,7,143,1,3
	.word	26394
	.byte	12
	.byte	'_Ifx_CPU_D_Bits',0,7,146,1,16,4,13
	.byte	'DATA',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_D_Bits',0,7,149,1,3
	.word	26488
	.byte	12
	.byte	'_Ifx_CPU_DATR_Bits',0,7,152,1,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'SBE',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'reserved_4',0,4
	.word	554
	.byte	5,23,2,35,0,13
	.byte	'CWE',0,4
	.word	554
	.byte	1,22,2,35,0,13
	.byte	'CFE',0,4
	.word	554
	.byte	1,21,2,35,0,13
	.byte	'reserved_11',0,4
	.word	554
	.byte	3,18,2,35,0,13
	.byte	'SOE',0,4
	.word	554
	.byte	1,17,2,35,0,13
	.byte	'SME',0,4
	.word	554
	.byte	1,16,2,35,0,13
	.byte	'reserved_16',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_DATR_Bits',0,7,163,1,3
	.word	26551
	.byte	12
	.byte	'_Ifx_CPU_DBGSR_Bits',0,7,166,1,16,4,13
	.byte	'DE',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'HALT',0,4
	.word	554
	.byte	2,29,2,35,0,13
	.byte	'SIH',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'SUSP',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'reserved_5',0,4
	.word	554
	.byte	1,26,2,35,0,13
	.byte	'PREVSUSP',0,4
	.word	554
	.byte	1,25,2,35,0,13
	.byte	'PEVT',0,4
	.word	554
	.byte	1,24,2,35,0,13
	.byte	'EVTSRC',0,4
	.word	554
	.byte	5,19,2,35,0,13
	.byte	'reserved_13',0,4
	.word	554
	.byte	19,0,2,35,0,0,17
	.byte	'Ifx_CPU_DBGSR_Bits',0,7,177,1,3
	.word	26769
	.byte	12
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,7,180,1,16,4,13
	.byte	'DTA',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'reserved_1',0,4
	.word	554
	.byte	31,0,2,35,0,0,17
	.byte	'Ifx_CPU_DBGTCR_Bits',0,7,184,1,3
	.word	26984
	.byte	12
	.byte	'_Ifx_CPU_DCON0_Bits',0,7,187,1,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'DCBYP',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'reserved_2',0,4
	.word	554
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_CPU_DCON0_Bits',0,7,192,1,3
	.word	27078
	.byte	12
	.byte	'_Ifx_CPU_DCON2_Bits',0,7,195,1,16,4,13
	.byte	'DCACHE_SZE',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'DSCRATCH_SZE',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_DCON2_Bits',0,7,199,1,3
	.word	27194
	.byte	12
	.byte	'_Ifx_CPU_DCX_Bits',0,7,202,1,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	6,26,2,35,0,13
	.byte	'DCXValue',0,4
	.word	554
	.byte	26,0,2,35,0,0,17
	.byte	'Ifx_CPU_DCX_Bits',0,7,206,1,3
	.word	27295
	.byte	12
	.byte	'_Ifx_CPU_DEADD_Bits',0,7,209,1,16,4,13
	.byte	'ERROR_ADDRESS',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_DEADD_Bits',0,7,212,1,3
	.word	27388
	.byte	12
	.byte	'_Ifx_CPU_DIEAR_Bits',0,7,215,1,16,4,13
	.byte	'TA',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_DIEAR_Bits',0,7,218,1,3
	.word	27468
	.byte	12
	.byte	'_Ifx_CPU_DIETR_Bits',0,7,221,1,16,4,13
	.byte	'IED',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'IE_T',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'IE_C',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'IE_S',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'IE_BI',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'E_INFO',0,4
	.word	554
	.byte	6,21,2,35,0,13
	.byte	'IE_DUAL',0,4
	.word	554
	.byte	1,20,2,35,0,13
	.byte	'IE_SP',0,4
	.word	554
	.byte	1,19,2,35,0,13
	.byte	'IE_BS',0,4
	.word	554
	.byte	1,18,2,35,0,13
	.byte	'reserved_14',0,4
	.word	554
	.byte	18,0,2,35,0,0,17
	.byte	'Ifx_CPU_DIETR_Bits',0,7,233,1,3
	.word	27537
	.byte	12
	.byte	'_Ifx_CPU_DMS_Bits',0,7,236,1,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'DMSValue',0,4
	.word	554
	.byte	31,0,2,35,0,0,17
	.byte	'Ifx_CPU_DMS_Bits',0,7,240,1,3
	.word	27766
	.byte	12
	.byte	'_Ifx_CPU_DPR_L_Bits',0,7,243,1,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'LOWBND',0,4
	.word	554
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_CPU_DPR_L_Bits',0,7,247,1,3
	.word	27859
	.byte	12
	.byte	'_Ifx_CPU_DPR_U_Bits',0,7,250,1,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'UPPBND',0,4
	.word	554
	.byte	29,0,2,35,0,0,17
	.byte	'Ifx_CPU_DPR_U_Bits',0,7,254,1,3
	.word	27954
	.byte	12
	.byte	'_Ifx_CPU_DPRE_Bits',0,7,129,2,16,4,13
	.byte	'RE',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'reserved_16',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_DPRE_Bits',0,7,133,2,3
	.word	28049
	.byte	12
	.byte	'_Ifx_CPU_DPWE_Bits',0,7,136,2,16,4,13
	.byte	'WE',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'reserved_16',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_DPWE_Bits',0,7,140,2,3
	.word	28139
	.byte	12
	.byte	'_Ifx_CPU_DSTR_Bits',0,7,143,2,16,4,13
	.byte	'SRE',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'GAE',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'LBE',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'reserved_3',0,4
	.word	554
	.byte	3,26,2,35,0,13
	.byte	'CRE',0,4
	.word	554
	.byte	1,25,2,35,0,13
	.byte	'reserved_7',0,4
	.word	554
	.byte	7,18,2,35,0,13
	.byte	'DTME',0,4
	.word	554
	.byte	1,17,2,35,0,13
	.byte	'LOE',0,4
	.word	554
	.byte	1,16,2,35,0,13
	.byte	'SDE',0,4
	.word	554
	.byte	1,15,2,35,0,13
	.byte	'SCE',0,4
	.word	554
	.byte	1,14,2,35,0,13
	.byte	'CAC',0,4
	.word	554
	.byte	1,13,2,35,0,13
	.byte	'MPE',0,4
	.word	554
	.byte	1,12,2,35,0,13
	.byte	'CLE',0,4
	.word	554
	.byte	1,11,2,35,0,13
	.byte	'reserved_21',0,4
	.word	554
	.byte	3,8,2,35,0,13
	.byte	'ALN',0,4
	.word	554
	.byte	1,7,2,35,0,13
	.byte	'reserved_25',0,4
	.word	554
	.byte	7,0,2,35,0,0,17
	.byte	'Ifx_CPU_DSTR_Bits',0,7,161,2,3
	.word	28229
	.byte	12
	.byte	'_Ifx_CPU_EXEVT_Bits',0,7,164,2,16,4,13
	.byte	'EVTA',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'BBM',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'BOD',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'SUSP',0,4
	.word	554
	.byte	1,26,2,35,0,13
	.byte	'CNT',0,4
	.word	554
	.byte	2,24,2,35,0,13
	.byte	'reserved_8',0,4
	.word	554
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_CPU_EXEVT_Bits',0,7,172,2,3
	.word	28553
	.byte	12
	.byte	'_Ifx_CPU_FCX_Bits',0,7,175,2,16,4,13
	.byte	'FCXO',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'FCXS',0,4
	.word	554
	.byte	4,12,2,35,0,13
	.byte	'reserved_20',0,4
	.word	554
	.byte	12,0,2,35,0,0,17
	.byte	'Ifx_CPU_FCX_Bits',0,7,180,2,3
	.word	28707
	.byte	12
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,7,183,2,16,4,13
	.byte	'TST',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'TCL',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'reserved_2',0,4
	.word	554
	.byte	6,24,2,35,0,13
	.byte	'RM',0,4
	.word	554
	.byte	2,22,2,35,0,13
	.byte	'reserved_10',0,4
	.word	554
	.byte	8,14,2,35,0,13
	.byte	'FXE',0,4
	.word	554
	.byte	1,13,2,35,0,13
	.byte	'FUE',0,4
	.word	554
	.byte	1,12,2,35,0,13
	.byte	'FZE',0,4
	.word	554
	.byte	1,11,2,35,0,13
	.byte	'FVE',0,4
	.word	554
	.byte	1,10,2,35,0,13
	.byte	'FIE',0,4
	.word	554
	.byte	1,9,2,35,0,13
	.byte	'reserved_23',0,4
	.word	554
	.byte	3,6,2,35,0,13
	.byte	'FX',0,4
	.word	554
	.byte	1,5,2,35,0,13
	.byte	'FU',0,4
	.word	554
	.byte	1,4,2,35,0,13
	.byte	'FZ',0,4
	.word	554
	.byte	1,3,2,35,0,13
	.byte	'FV',0,4
	.word	554
	.byte	1,2,2,35,0,13
	.byte	'FI',0,4
	.word	554
	.byte	1,1,2,35,0,13
	.byte	'reserved_31',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,7,202,2,3
	.word	28813
	.byte	12
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,7,205,2,16,4,13
	.byte	'OPC',0,4
	.word	554
	.byte	8,24,2,35,0,13
	.byte	'FMT',0,4
	.word	554
	.byte	1,23,2,35,0,13
	.byte	'reserved_9',0,4
	.word	554
	.byte	7,16,2,35,0,13
	.byte	'DREG',0,4
	.word	554
	.byte	4,12,2,35,0,13
	.byte	'reserved_20',0,4
	.word	554
	.byte	12,0,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,7,212,2,3
	.word	29162
	.byte	12
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,7,215,2,16,4,13
	.byte	'PC',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,7,218,2,3
	.word	29322
	.byte	12
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,7,221,2,16,4,13
	.byte	'SRC1',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,7,224,2,3
	.word	29403
	.byte	12
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,7,227,2,16,4,13
	.byte	'SRC2',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,7,230,2,3
	.word	29490
	.byte	12
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,7,233,2,16,4,13
	.byte	'SRC3',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,7,236,2,3
	.word	29577
	.byte	12
	.byte	'_Ifx_CPU_ICNT_Bits',0,7,239,2,16,4,13
	.byte	'CountValue',0,4
	.word	554
	.byte	31,1,2,35,0,13
	.byte	'SOvf',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_ICNT_Bits',0,7,243,2,3
	.word	29664
	.byte	12
	.byte	'_Ifx_CPU_ICR_Bits',0,7,246,2,16,4,13
	.byte	'CCPN',0,4
	.word	554
	.byte	10,22,2,35,0,13
	.byte	'reserved_10',0,4
	.word	554
	.byte	5,17,2,35,0,13
	.byte	'IE',0,4
	.word	554
	.byte	1,16,2,35,0,13
	.byte	'PIPN',0,4
	.word	554
	.byte	10,6,2,35,0,13
	.byte	'reserved_26',0,4
	.word	554
	.byte	6,0,2,35,0,0,17
	.byte	'Ifx_CPU_ICR_Bits',0,7,253,2,3
	.word	29755
	.byte	12
	.byte	'_Ifx_CPU_ISP_Bits',0,7,128,3,16,4,13
	.byte	'ISP',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_ISP_Bits',0,7,131,3,3
	.word	29898
	.byte	12
	.byte	'_Ifx_CPU_LCX_Bits',0,7,134,3,16,4,13
	.byte	'LCXO',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'LCXS',0,4
	.word	554
	.byte	4,12,2,35,0,13
	.byte	'reserved_20',0,4
	.word	554
	.byte	12,0,2,35,0,0,17
	.byte	'Ifx_CPU_LCX_Bits',0,7,139,3,3
	.word	29964
	.byte	12
	.byte	'_Ifx_CPU_M1CNT_Bits',0,7,142,3,16,4,13
	.byte	'CountValue',0,4
	.word	554
	.byte	31,1,2,35,0,13
	.byte	'SOvf',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_M1CNT_Bits',0,7,146,3,3
	.word	30070
	.byte	12
	.byte	'_Ifx_CPU_M2CNT_Bits',0,7,149,3,16,4,13
	.byte	'CountValue',0,4
	.word	554
	.byte	31,1,2,35,0,13
	.byte	'SOvf',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_M2CNT_Bits',0,7,153,3,3
	.word	30163
	.byte	12
	.byte	'_Ifx_CPU_M3CNT_Bits',0,7,156,3,16,4,13
	.byte	'CountValue',0,4
	.word	554
	.byte	31,1,2,35,0,13
	.byte	'SOvf',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_M3CNT_Bits',0,7,160,3,3
	.word	30256
	.byte	12
	.byte	'_Ifx_CPU_PC_Bits',0,7,163,3,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'PC',0,4
	.word	554
	.byte	31,0,2,35,0,0,17
	.byte	'Ifx_CPU_PC_Bits',0,7,167,3,3
	.word	30349
	.byte	12
	.byte	'_Ifx_CPU_PCON0_Bits',0,7,170,3,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'PCBYP',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'reserved_2',0,4
	.word	554
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_CPU_PCON0_Bits',0,7,175,3,3
	.word	30434
	.byte	12
	.byte	'_Ifx_CPU_PCON1_Bits',0,7,178,3,16,4,13
	.byte	'PCINV',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'PBINV',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'reserved_2',0,4
	.word	554
	.byte	30,0,2,35,0,0,17
	.byte	'Ifx_CPU_PCON1_Bits',0,7,183,3,3
	.word	30550
	.byte	12
	.byte	'_Ifx_CPU_PCON2_Bits',0,7,186,3,16,4,13
	.byte	'PCACHE_SZE',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'PSCRATCH_SZE',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_PCON2_Bits',0,7,190,3,3
	.word	30661
	.byte	12
	.byte	'_Ifx_CPU_PCXI_Bits',0,7,193,3,16,4,13
	.byte	'PCXO',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'PCXS',0,4
	.word	554
	.byte	4,12,2,35,0,13
	.byte	'UL',0,4
	.word	554
	.byte	1,11,2,35,0,13
	.byte	'PIE',0,4
	.word	554
	.byte	1,10,2,35,0,13
	.byte	'PCPN',0,4
	.word	554
	.byte	10,0,2,35,0,0,17
	.byte	'Ifx_CPU_PCXI_Bits',0,7,200,3,3
	.word	30762
	.byte	12
	.byte	'_Ifx_CPU_PIEAR_Bits',0,7,203,3,16,4,13
	.byte	'TA',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_PIEAR_Bits',0,7,206,3,3
	.word	30892
	.byte	12
	.byte	'_Ifx_CPU_PIETR_Bits',0,7,209,3,16,4,13
	.byte	'IED',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'IE_T',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'IE_C',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'IE_S',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'IE_BI',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'E_INFO',0,4
	.word	554
	.byte	6,21,2,35,0,13
	.byte	'IE_DUAL',0,4
	.word	554
	.byte	1,20,2,35,0,13
	.byte	'IE_SP',0,4
	.word	554
	.byte	1,19,2,35,0,13
	.byte	'IE_BS',0,4
	.word	554
	.byte	1,18,2,35,0,13
	.byte	'reserved_14',0,4
	.word	554
	.byte	18,0,2,35,0,0,17
	.byte	'Ifx_CPU_PIETR_Bits',0,7,221,3,3
	.word	30961
	.byte	12
	.byte	'_Ifx_CPU_PMA0_Bits',0,7,224,3,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	13,19,2,35,0,13
	.byte	'DAC',0,4
	.word	554
	.byte	3,16,2,35,0,13
	.byte	'reserved_16',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_PMA0_Bits',0,7,229,3,3
	.word	31190
	.byte	12
	.byte	'_Ifx_CPU_PMA1_Bits',0,7,232,3,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	14,18,2,35,0,13
	.byte	'CAC',0,4
	.word	554
	.byte	2,16,2,35,0,13
	.byte	'reserved_16',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_PMA1_Bits',0,7,237,3,3
	.word	31303
	.byte	12
	.byte	'_Ifx_CPU_PMA2_Bits',0,7,240,3,16,4,13
	.byte	'PSI',0,4
	.word	554
	.byte	16,16,2,35,0,13
	.byte	'reserved_16',0,4
	.word	554
	.byte	16,0,2,35,0,0,17
	.byte	'Ifx_CPU_PMA2_Bits',0,7,244,3,3
	.word	31416
	.byte	12
	.byte	'_Ifx_CPU_PSTR_Bits',0,7,247,3,16,4,13
	.byte	'FRE',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'reserved_1',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'FBE',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'reserved_3',0,4
	.word	554
	.byte	9,20,2,35,0,13
	.byte	'FPE',0,4
	.word	554
	.byte	1,19,2,35,0,13
	.byte	'reserved_13',0,4
	.word	554
	.byte	1,18,2,35,0,13
	.byte	'FME',0,4
	.word	554
	.byte	1,17,2,35,0,13
	.byte	'reserved_15',0,4
	.word	554
	.byte	17,0,2,35,0,0,17
	.byte	'Ifx_CPU_PSTR_Bits',0,7,129,4,3
	.word	31507
	.byte	12
	.byte	'_Ifx_CPU_PSW_Bits',0,7,132,4,16,4,13
	.byte	'CDC',0,4
	.word	554
	.byte	7,25,2,35,0,13
	.byte	'CDE',0,4
	.word	554
	.byte	1,24,2,35,0,13
	.byte	'GW',0,4
	.word	554
	.byte	1,23,2,35,0,13
	.byte	'IS',0,4
	.word	554
	.byte	1,22,2,35,0,13
	.byte	'IO',0,4
	.word	554
	.byte	2,20,2,35,0,13
	.byte	'PRS',0,4
	.word	554
	.byte	2,18,2,35,0,13
	.byte	'S',0,4
	.word	554
	.byte	1,17,2,35,0,13
	.byte	'reserved_15',0,4
	.word	554
	.byte	12,5,2,35,0,13
	.byte	'SAV',0,4
	.word	554
	.byte	1,4,2,35,0,13
	.byte	'AV',0,4
	.word	554
	.byte	1,3,2,35,0,13
	.byte	'SV',0,4
	.word	554
	.byte	1,2,2,35,0,13
	.byte	'V',0,4
	.word	554
	.byte	1,1,2,35,0,13
	.byte	'C',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_PSW_Bits',0,7,147,4,3
	.word	31710
	.byte	12
	.byte	'_Ifx_CPU_SEGEN_Bits',0,7,150,4,16,4,13
	.byte	'ADFLIP',0,4
	.word	554
	.byte	8,24,2,35,0,13
	.byte	'ADTYPE',0,4
	.word	554
	.byte	2,22,2,35,0,13
	.byte	'reserved_10',0,4
	.word	554
	.byte	21,1,2,35,0,13
	.byte	'AE',0,4
	.word	554
	.byte	1,0,2,35,0,0,17
	.byte	'Ifx_CPU_SEGEN_Bits',0,7,156,4,3
	.word	31953
	.byte	12
	.byte	'_Ifx_CPU_SMACON_Bits',0,7,159,4,16,4,13
	.byte	'PC',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'reserved_1',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'PT',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'reserved_3',0,4
	.word	554
	.byte	5,24,2,35,0,13
	.byte	'DC',0,4
	.word	554
	.byte	1,23,2,35,0,13
	.byte	'reserved_9',0,4
	.word	554
	.byte	1,22,2,35,0,13
	.byte	'DT',0,4
	.word	554
	.byte	1,21,2,35,0,13
	.byte	'reserved_11',0,4
	.word	554
	.byte	13,8,2,35,0,13
	.byte	'IODT',0,4
	.word	554
	.byte	1,7,2,35,0,13
	.byte	'reserved_25',0,4
	.word	554
	.byte	7,0,2,35,0,0,17
	.byte	'Ifx_CPU_SMACON_Bits',0,7,171,4,3
	.word	32081
	.byte	12
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,7,174,4,16,4,13
	.byte	'EN',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,7,177,4,3
	.word	32322
	.byte	12
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,7,180,4,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,7,183,4,3
	.word	32405
	.byte	12
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,7,186,4,16,4,13
	.byte	'EN',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,7,189,4,3
	.word	32496
	.byte	12
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,7,192,4,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,7,195,4,3
	.word	32587
	.byte	12
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,7,198,4,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	5,27,2,35,0,13
	.byte	'ADDR',0,4
	.word	554
	.byte	27,0,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,7,202,4,3
	.word	32686
	.byte	12
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,7,205,4,16,4,13
	.byte	'reserved_0',0,4
	.word	554
	.byte	5,27,2,35,0,13
	.byte	'ADDR',0,4
	.word	554
	.byte	27,0,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,7,209,4,3
	.word	32793
	.byte	12
	.byte	'_Ifx_CPU_SWEVT_Bits',0,7,212,4,16,4,13
	.byte	'EVTA',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'BBM',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'BOD',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'SUSP',0,4
	.word	554
	.byte	1,26,2,35,0,13
	.byte	'CNT',0,4
	.word	554
	.byte	2,24,2,35,0,13
	.byte	'reserved_8',0,4
	.word	554
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_CPU_SWEVT_Bits',0,7,220,4,3
	.word	32900
	.byte	12
	.byte	'_Ifx_CPU_SYSCON_Bits',0,7,223,4,16,4,13
	.byte	'FCDSF',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'PROTEN',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'TPROTEN',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'IS',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'IT',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'RES',0,4
	.word	554
	.byte	11,16,2,35,0,13
	.byte	'U1_IED',0,4
	.word	554
	.byte	1,15,2,35,0,13
	.byte	'U1_IOS',0,4
	.word	554
	.byte	1,14,2,35,0,13
	.byte	'reserved_18',0,4
	.word	554
	.byte	14,0,2,35,0,0,17
	.byte	'Ifx_CPU_SYSCON_Bits',0,7,234,4,3
	.word	33054
	.byte	12
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,7,237,4,16,4,13
	.byte	'ASI',0,4
	.word	554
	.byte	5,27,2,35,0,13
	.byte	'reserved_5',0,4
	.word	554
	.byte	27,0,2,35,0,0,17
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,7,241,4,3
	.word	33267
	.byte	12
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,7,244,4,16,4,13
	.byte	'TEXP0',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'TEXP1',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'TEXP2',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'reserved_3',0,4
	.word	554
	.byte	13,16,2,35,0,13
	.byte	'TTRAP',0,4
	.word	554
	.byte	1,15,2,35,0,13
	.byte	'reserved_17',0,4
	.word	554
	.byte	15,0,2,35,0,0,17
	.byte	'Ifx_CPU_TPS_CON_Bits',0,7,252,4,3
	.word	33365
	.byte	12
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,7,255,4,16,4,13
	.byte	'Timer',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,7,130,5,3
	.word	33537
	.byte	12
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,7,133,5,16,4,13
	.byte	'ADDR',0,4
	.word	554
	.byte	32,0,2,35,0,0,17
	.byte	'Ifx_CPU_TR_ADR_Bits',0,7,136,5,3
	.word	33617
	.byte	12
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,7,139,5,16,4,13
	.byte	'EVTA',0,4
	.word	554
	.byte	3,29,2,35,0,13
	.byte	'BBM',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'BOD',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'SUSP',0,4
	.word	554
	.byte	1,26,2,35,0,13
	.byte	'CNT',0,4
	.word	554
	.byte	2,24,2,35,0,13
	.byte	'reserved_8',0,4
	.word	554
	.byte	4,20,2,35,0,13
	.byte	'TYP',0,4
	.word	554
	.byte	1,19,2,35,0,13
	.byte	'RNG',0,4
	.word	554
	.byte	1,18,2,35,0,13
	.byte	'reserved_14',0,4
	.word	554
	.byte	1,17,2,35,0,13
	.byte	'ASI_EN',0,4
	.word	554
	.byte	1,16,2,35,0,13
	.byte	'ASI',0,4
	.word	554
	.byte	5,11,2,35,0,13
	.byte	'reserved_21',0,4
	.word	554
	.byte	6,5,2,35,0,13
	.byte	'AST',0,4
	.word	554
	.byte	1,4,2,35,0,13
	.byte	'ALD',0,4
	.word	554
	.byte	1,3,2,35,0,13
	.byte	'reserved_29',0,4
	.word	554
	.byte	3,0,2,35,0,0,17
	.byte	'Ifx_CPU_TR_EVT_Bits',0,7,156,5,3
	.word	33690
	.byte	12
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,7,159,5,16,4,13
	.byte	'T0',0,4
	.word	554
	.byte	1,31,2,35,0,13
	.byte	'T1',0,4
	.word	554
	.byte	1,30,2,35,0,13
	.byte	'T2',0,4
	.word	554
	.byte	1,29,2,35,0,13
	.byte	'T3',0,4
	.word	554
	.byte	1,28,2,35,0,13
	.byte	'T4',0,4
	.word	554
	.byte	1,27,2,35,0,13
	.byte	'T5',0,4
	.word	554
	.byte	1,26,2,35,0,13
	.byte	'T6',0,4
	.word	554
	.byte	1,25,2,35,0,13
	.byte	'T7',0,4
	.word	554
	.byte	1,24,2,35,0,13
	.byte	'reserved_8',0,4
	.word	554
	.byte	24,0,2,35,0,0,17
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,7,170,5,3
	.word	34008
	.byte	14,7,178,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25173
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_A',0,7,183,5,3
	.word	34203
	.byte	14,7,186,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25234
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_BIV',0,7,191,5,3
	.word	34262
	.byte	14,7,194,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25313
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_BTV',0,7,199,5,3
	.word	34323
	.byte	14,7,202,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25399
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CCNT',0,7,207,5,3
	.word	34384
	.byte	14,7,210,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25488
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CCTRL',0,7,215,5,3
	.word	34446
	.byte	14,7,218,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25634
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_COMPAT',0,7,223,5,3
	.word	34509
	.byte	14,7,226,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25761
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CORE_ID',0,7,231,5,3
	.word	34573
	.byte	14,7,234,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25859
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CPR_L',0,7,239,5,3
	.word	34638
	.byte	14,7,242,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	25952
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CPR_U',0,7,247,5,3
	.word	34701
	.byte	14,7,250,5,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26045
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CPU_ID',0,7,255,5,3
	.word	34764
	.byte	14,7,130,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26153
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CPXE',0,7,135,6,3
	.word	34828
	.byte	14,7,138,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26240
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CREVT',0,7,143,6,3
	.word	34890
	.byte	14,7,146,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26394
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_CUS_ID',0,7,151,6,3
	.word	34953
	.byte	14,7,154,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26488
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_D',0,7,159,6,3
	.word	35017
	.byte	14,7,162,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26551
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DATR',0,7,167,6,3
	.word	35076
	.byte	14,7,170,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26769
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DBGSR',0,7,175,6,3
	.word	35138
	.byte	14,7,178,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	26984
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DBGTCR',0,7,183,6,3
	.word	35201
	.byte	14,7,186,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27078
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DCON0',0,7,191,6,3
	.word	35265
	.byte	14,7,194,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27194
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DCON2',0,7,199,6,3
	.word	35328
	.byte	14,7,202,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27295
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DCX',0,7,207,6,3
	.word	35391
	.byte	14,7,210,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27388
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DEADD',0,7,215,6,3
	.word	35452
	.byte	14,7,218,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27468
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DIEAR',0,7,223,6,3
	.word	35515
	.byte	14,7,226,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27537
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DIETR',0,7,231,6,3
	.word	35578
	.byte	14,7,234,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27766
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DMS',0,7,239,6,3
	.word	35641
	.byte	14,7,242,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27859
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DPR_L',0,7,247,6,3
	.word	35702
	.byte	14,7,250,6,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	27954
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DPR_U',0,7,255,6,3
	.word	35765
	.byte	14,7,130,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	28049
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DPRE',0,7,135,7,3
	.word	35828
	.byte	14,7,138,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	28139
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DPWE',0,7,143,7,3
	.word	35890
	.byte	14,7,146,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	28229
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_DSTR',0,7,151,7,3
	.word	35952
	.byte	14,7,154,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	28553
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_EXEVT',0,7,159,7,3
	.word	36014
	.byte	14,7,162,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	28707
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_FCX',0,7,167,7,3
	.word	36077
	.byte	14,7,170,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	28813
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,7,175,7,3
	.word	36138
	.byte	14,7,178,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29162
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,7,183,7,3
	.word	36208
	.byte	14,7,186,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29322
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,7,191,7,3
	.word	36278
	.byte	14,7,194,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29403
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,7,199,7,3
	.word	36347
	.byte	14,7,202,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29490
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,7,207,7,3
	.word	36418
	.byte	14,7,210,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29577
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,7,215,7,3
	.word	36489
	.byte	14,7,218,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29664
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_ICNT',0,7,223,7,3
	.word	36560
	.byte	14,7,226,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29755
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_ICR',0,7,231,7,3
	.word	36622
	.byte	14,7,234,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29898
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_ISP',0,7,239,7,3
	.word	36683
	.byte	14,7,242,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	29964
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_LCX',0,7,247,7,3
	.word	36744
	.byte	14,7,250,7,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30070
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_M1CNT',0,7,255,7,3
	.word	36805
	.byte	14,7,130,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30163
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_M2CNT',0,7,135,8,3
	.word	36868
	.byte	14,7,138,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30256
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_M3CNT',0,7,143,8,3
	.word	36931
	.byte	14,7,146,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30349
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PC',0,7,151,8,3
	.word	36994
	.byte	14,7,154,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30434
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PCON0',0,7,159,8,3
	.word	37054
	.byte	14,7,162,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30550
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PCON1',0,7,167,8,3
	.word	37117
	.byte	14,7,170,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30661
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PCON2',0,7,175,8,3
	.word	37180
	.byte	14,7,178,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30762
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PCXI',0,7,183,8,3
	.word	37243
	.byte	14,7,186,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30892
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PIEAR',0,7,191,8,3
	.word	37305
	.byte	14,7,194,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	30961
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PIETR',0,7,199,8,3
	.word	37368
	.byte	14,7,202,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	31190
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PMA0',0,7,207,8,3
	.word	37431
	.byte	14,7,210,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	31303
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PMA1',0,7,215,8,3
	.word	37493
	.byte	14,7,218,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	31416
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PMA2',0,7,223,8,3
	.word	37555
	.byte	14,7,226,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	31507
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PSTR',0,7,231,8,3
	.word	37617
	.byte	14,7,234,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	31710
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_PSW',0,7,239,8,3
	.word	37679
	.byte	14,7,242,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	31953
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SEGEN',0,7,247,8,3
	.word	37740
	.byte	14,7,250,8,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32081
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SMACON',0,7,255,8,3
	.word	37803
	.byte	14,7,130,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32322
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_ACCENA',0,7,135,9,3
	.word	37867
	.byte	14,7,138,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32405
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_ACCENB',0,7,143,9,3
	.word	37937
	.byte	14,7,146,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32496
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,7,151,9,3
	.word	38007
	.byte	14,7,154,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32587
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,7,159,9,3
	.word	38081
	.byte	14,7,162,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32686
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,7,167,9,3
	.word	38155
	.byte	14,7,170,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32793
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,7,175,9,3
	.word	38225
	.byte	14,7,178,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	32900
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SWEVT',0,7,183,9,3
	.word	38295
	.byte	14,7,186,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	33054
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_SYSCON',0,7,191,9,3
	.word	38358
	.byte	14,7,194,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	33267
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_TASK_ASI',0,7,199,9,3
	.word	38422
	.byte	14,7,202,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	33365
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_TPS_CON',0,7,207,9,3
	.word	38488
	.byte	14,7,210,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	33537
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_TPS_TIMER',0,7,215,9,3
	.word	38553
	.byte	14,7,218,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	33617
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_TR_ADR',0,7,223,9,3
	.word	38620
	.byte	14,7,226,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	33690
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_TR_EVT',0,7,231,9,3
	.word	38684
	.byte	14,7,234,9,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	34008
	.byte	4,2,35,0,0,17
	.byte	'Ifx_CPU_TRIG_ACC',0,7,239,9,3
	.word	38748
	.byte	12
	.byte	'_Ifx_CPU_CPR',0,7,250,9,25,8,15
	.byte	'L',0
	.word	34638
	.byte	4,2,35,0,15
	.byte	'U',0
	.word	34701
	.byte	4,2,35,4,0,3
	.word	38814
	.byte	17
	.byte	'Ifx_CPU_CPR',0,7,254,9,3
	.word	38856
	.byte	12
	.byte	'_Ifx_CPU_DPR',0,7,129,10,25,8,15
	.byte	'L',0
	.word	35702
	.byte	4,2,35,0,15
	.byte	'U',0
	.word	35765
	.byte	4,2,35,4,0,3
	.word	38882
	.byte	17
	.byte	'Ifx_CPU_DPR',0,7,133,10,3
	.word	38924
	.byte	12
	.byte	'_Ifx_CPU_SPROT_RGN',0,7,136,10,25,16,15
	.byte	'LA',0
	.word	38155
	.byte	4,2,35,0,15
	.byte	'UA',0
	.word	38225
	.byte	4,2,35,4,15
	.byte	'ACCENA',0
	.word	38007
	.byte	4,2,35,8,15
	.byte	'ACCENB',0
	.word	38081
	.byte	4,2,35,12,0,3
	.word	38950
	.byte	17
	.byte	'Ifx_CPU_SPROT_RGN',0,7,142,10,3
	.word	39032
	.byte	18,12
	.word	38553
	.byte	19,2,0,12
	.byte	'_Ifx_CPU_TPS',0,7,145,10,25,16,15
	.byte	'CON',0
	.word	38488
	.byte	4,2,35,0,15
	.byte	'TIMER',0
	.word	39064
	.byte	12,2,35,4,0,3
	.word	39073
	.byte	17
	.byte	'Ifx_CPU_TPS',0,7,149,10,3
	.word	39121
	.byte	12
	.byte	'_Ifx_CPU_TR',0,7,152,10,25,8,15
	.byte	'EVT',0
	.word	38684
	.byte	4,2,35,0,15
	.byte	'ADR',0
	.word	38620
	.byte	4,2,35,4,0,3
	.word	39147
	.byte	17
	.byte	'Ifx_CPU_TR',0,7,156,10,3
	.word	39192
	.byte	12
	.byte	'_Ifx_SRC_SRCR_Bits',0,8,45,16,4,13
	.byte	'SRPN',0,1
	.word	239
	.byte	8,0,2,35,0,13
	.byte	'reserved_8',0,1
	.word	239
	.byte	2,6,2,35,1,13
	.byte	'SRE',0,1
	.word	239
	.byte	1,5,2,35,1,13
	.byte	'TOS',0,1
	.word	239
	.byte	2,3,2,35,1,13
	.byte	'reserved_13',0,1
	.word	239
	.byte	3,0,2,35,1,13
	.byte	'ECC',0,1
	.word	239
	.byte	6,2,2,35,2,13
	.byte	'reserved_22',0,1
	.word	239
	.byte	2,0,2,35,2,13
	.byte	'SRR',0,1
	.word	239
	.byte	1,7,2,35,3,13
	.byte	'CLRR',0,1
	.word	239
	.byte	1,6,2,35,3,13
	.byte	'SETR',0,1
	.word	239
	.byte	1,5,2,35,3,13
	.byte	'IOV',0,1
	.word	239
	.byte	1,4,2,35,3,13
	.byte	'IOVCLR',0,1
	.word	239
	.byte	1,3,2,35,3,13
	.byte	'SWS',0,1
	.word	239
	.byte	1,2,2,35,3,13
	.byte	'SWSCLR',0,1
	.word	239
	.byte	1,1,2,35,3,13
	.byte	'reserved_31',0,1
	.word	239
	.byte	1,0,2,35,3,0,17
	.byte	'Ifx_SRC_SRCR_Bits',0,8,62,3
	.word	39217
	.byte	14,8,70,9,4,15
	.byte	'U',0
	.word	538
	.byte	4,2,35,0,15
	.byte	'I',0
	.word	205
	.byte	4,2,35,0,15
	.byte	'B',0
	.word	39217
	.byte	4,2,35,0,0,17
	.byte	'Ifx_SRC_SRCR',0,8,75,3
	.word	39533
	.byte	12
	.byte	'_Ifx_SRC_AGBT',0,8,86,25,4,15
	.byte	'SR',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	39593
	.byte	17
	.byte	'Ifx_SRC_AGBT',0,8,89,3
	.word	39625
	.byte	12
	.byte	'_Ifx_SRC_ASCLIN',0,8,92,25,12,15
	.byte	'TX',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'RX',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'ERR',0
	.word	39533
	.byte	4,2,35,8,0,3
	.word	39651
	.byte	17
	.byte	'Ifx_SRC_ASCLIN',0,8,97,3
	.word	39710
	.byte	12
	.byte	'_Ifx_SRC_BCUSPB',0,8,100,25,4,15
	.byte	'SBSRC',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	39738
	.byte	17
	.byte	'Ifx_SRC_BCUSPB',0,8,103,3
	.word	39775
	.byte	18,64
	.word	39533
	.byte	19,15,0,12
	.byte	'_Ifx_SRC_CAN',0,8,106,25,64,15
	.byte	'INT',0
	.word	39803
	.byte	64,2,35,0,0,3
	.word	39812
	.byte	17
	.byte	'Ifx_SRC_CAN',0,8,109,3
	.word	39844
	.byte	12
	.byte	'_Ifx_SRC_CCU6',0,8,112,25,16,15
	.byte	'SR0',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'SR1',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'SR2',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'SR3',0
	.word	39533
	.byte	4,2,35,12,0,3
	.word	39869
	.byte	17
	.byte	'Ifx_SRC_CCU6',0,8,118,3
	.word	39941
	.byte	18,8
	.word	39533
	.byte	19,1,0,12
	.byte	'_Ifx_SRC_CERBERUS',0,8,121,25,8,15
	.byte	'SR',0
	.word	39967
	.byte	8,2,35,0,0,3
	.word	39976
	.byte	17
	.byte	'Ifx_SRC_CERBERUS',0,8,124,3
	.word	40012
	.byte	12
	.byte	'_Ifx_SRC_CIF',0,8,127,25,16,15
	.byte	'MI',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'MIEP',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'ISP',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'MJPEG',0
	.word	39533
	.byte	4,2,35,12,0,3
	.word	40042
	.byte	17
	.byte	'Ifx_SRC_CIF',0,8,133,1,3
	.word	40115
	.byte	12
	.byte	'_Ifx_SRC_CPU',0,8,136,1,25,4,15
	.byte	'SBSRC',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	40141
	.byte	17
	.byte	'Ifx_SRC_CPU',0,8,139,1,3
	.word	40176
	.byte	18,24
	.word	39533
	.byte	19,5,0,12
	.byte	'_Ifx_SRC_DAM',0,8,142,1,25,24,15
	.byte	'SR',0
	.word	40202
	.byte	24,2,35,0,0,3
	.word	40211
	.byte	17
	.byte	'Ifx_SRC_DAM',0,8,145,1,3
	.word	40243
	.byte	18,12
	.word	239
	.byte	19,11,0,18,128,2
	.word	39533
	.byte	19,63,0,12
	.byte	'_Ifx_SRC_DMA',0,8,148,1,25,144,2,15
	.byte	'ERR',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'reserved_4',0
	.word	40269
	.byte	12,2,35,4,15
	.byte	'CH',0
	.word	40278
	.byte	128,2,2,35,16,0,3
	.word	40288
	.byte	17
	.byte	'Ifx_SRC_DMA',0,8,153,1,3
	.word	40355
	.byte	12
	.byte	'_Ifx_SRC_DSADC',0,8,156,1,25,8,15
	.byte	'SRM',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'SRA',0
	.word	39533
	.byte	4,2,35,4,0,3
	.word	40381
	.byte	17
	.byte	'Ifx_SRC_DSADC',0,8,160,1,3
	.word	40429
	.byte	12
	.byte	'_Ifx_SRC_EMEM',0,8,163,1,25,4,15
	.byte	'SR',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	40457
	.byte	17
	.byte	'Ifx_SRC_EMEM',0,8,166,1,3
	.word	40490
	.byte	18,40
	.word	239
	.byte	19,39,0,12
	.byte	'_Ifx_SRC_ERAY',0,8,169,1,25,80,15
	.byte	'INT',0
	.word	39967
	.byte	8,2,35,0,15
	.byte	'TINT',0
	.word	39967
	.byte	8,2,35,8,15
	.byte	'NDAT',0
	.word	39967
	.byte	8,2,35,16,15
	.byte	'MBSC',0
	.word	39967
	.byte	8,2,35,24,15
	.byte	'OBUSY',0
	.word	39533
	.byte	4,2,35,32,15
	.byte	'IBUSY',0
	.word	39533
	.byte	4,2,35,36,15
	.byte	'reserved_28',0
	.word	40517
	.byte	40,2,35,40,0,3
	.word	40526
	.byte	17
	.byte	'Ifx_SRC_ERAY',0,8,178,1,3
	.word	40653
	.byte	12
	.byte	'_Ifx_SRC_ETH',0,8,181,1,25,4,15
	.byte	'SR',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	40680
	.byte	17
	.byte	'Ifx_SRC_ETH',0,8,184,1,3
	.word	40712
	.byte	12
	.byte	'_Ifx_SRC_FCE',0,8,187,1,25,4,15
	.byte	'SR',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	40738
	.byte	17
	.byte	'Ifx_SRC_FCE',0,8,190,1,3
	.word	40770
	.byte	18,16
	.word	239
	.byte	19,15,0,12
	.byte	'_Ifx_SRC_GPSR',0,8,193,1,25,32,15
	.byte	'SR0',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'SR1',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'SR2',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'SR3',0
	.word	39533
	.byte	4,2,35,12,15
	.byte	'reserved_10',0
	.word	40796
	.byte	16,2,35,16,0,3
	.word	40805
	.byte	17
	.byte	'Ifx_SRC_GPSR',0,8,200,1,3
	.word	40899
	.byte	18,24
	.word	239
	.byte	19,23,0,12
	.byte	'_Ifx_SRC_GPT12',0,8,203,1,25,48,15
	.byte	'CIRQ',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'T2',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'T3',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'T4',0
	.word	39533
	.byte	4,2,35,12,15
	.byte	'T5',0
	.word	39533
	.byte	4,2,35,16,15
	.byte	'T6',0
	.word	39533
	.byte	4,2,35,20,15
	.byte	'reserved_18',0
	.word	40926
	.byte	24,2,35,24,0,3
	.word	40935
	.byte	17
	.byte	'Ifx_SRC_GPT12',0,8,212,1,3
	.word	41052
	.byte	18,12
	.word	39533
	.byte	19,2,0,18,4
	.word	239
	.byte	19,3,0,18,8
	.word	239
	.byte	19,7,0,18,32
	.word	39533
	.byte	19,7,0,18,32
	.word	41107
	.byte	19,0,0,18,88
	.word	239
	.byte	19,87,0,18,108
	.word	39533
	.byte	19,26,0,18,96
	.word	239
	.byte	19,95,0,18,128,1
	.word	41107
	.byte	19,3,0,18,128,3
	.word	239
	.byte	19,255,2,0,18,96
	.word	41107
	.byte	19,2,0,18,160,3
	.word	239
	.byte	19,159,3,0,18,16
	.word	39533
	.byte	19,3,0,18,80
	.word	41193
	.byte	19,4,0,18,176,2
	.word	239
	.byte	19,175,2,0,18,48
	.word	239
	.byte	19,47,0,12
	.byte	'_Ifx_SRC_GTM',0,8,215,1,25,208,18,15
	.byte	'AEIIRQ',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'ARUIRQ',0
	.word	41080
	.byte	12,2,35,4,15
	.byte	'reserved_10',0
	.word	41089
	.byte	4,2,35,16,15
	.byte	'BRCIRQ',0
	.word	39533
	.byte	4,2,35,20,15
	.byte	'CMPIRQ',0
	.word	39533
	.byte	4,2,35,24,15
	.byte	'SPEIRQ',0
	.word	39967
	.byte	8,2,35,28,15
	.byte	'reserved_24',0
	.word	41098
	.byte	8,2,35,36,15
	.byte	'PSM',0
	.word	41116
	.byte	32,2,35,44,15
	.byte	'reserved_4C',0
	.word	41125
	.byte	88,2,35,76,15
	.byte	'DPLL',0
	.word	41134
	.byte	108,3,35,164,1,15
	.byte	'reserved_110',0
	.word	41143
	.byte	96,3,35,144,2,15
	.byte	'ERR',0
	.word	39533
	.byte	4,3,35,240,2,15
	.byte	'reserved_174',0
	.word	40269
	.byte	12,3,35,244,2,15
	.byte	'TIM',0
	.word	41152
	.byte	128,1,3,35,128,3,15
	.byte	'reserved_200',0
	.word	41162
	.byte	128,3,3,35,128,4,15
	.byte	'MCS',0
	.word	41152
	.byte	128,1,3,35,128,7,15
	.byte	'reserved_400',0
	.word	41162
	.byte	128,3,3,35,128,8,15
	.byte	'TOM',0
	.word	41173
	.byte	96,3,35,128,11,15
	.byte	'reserved_5E0',0
	.word	41182
	.byte	160,3,3,35,224,11,15
	.byte	'ATOM',0
	.word	41202
	.byte	80,3,35,128,15,15
	.byte	'reserved_7D0',0
	.word	41211
	.byte	176,2,3,35,208,15,15
	.byte	'MCSW0',0
	.word	41193
	.byte	16,3,35,128,18,15
	.byte	'reserved_910',0
	.word	41222
	.byte	48,3,35,144,18,15
	.byte	'MCSW1',0
	.word	41193
	.byte	16,3,35,192,18,0,3
	.word	41231
	.byte	17
	.byte	'Ifx_SRC_GTM',0,8,241,1,3
	.word	41693
	.byte	12
	.byte	'_Ifx_SRC_HSCT',0,8,244,1,25,4,15
	.byte	'SR',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	41719
	.byte	17
	.byte	'Ifx_SRC_HSCT',0,8,247,1,3
	.word	41752
	.byte	12
	.byte	'_Ifx_SRC_HSM',0,8,250,1,25,8,15
	.byte	'HSM',0
	.word	39967
	.byte	8,2,35,0,0,3
	.word	41779
	.byte	17
	.byte	'Ifx_SRC_HSM',0,8,253,1,3
	.word	41812
	.byte	12
	.byte	'_Ifx_SRC_HSSL',0,8,128,2,25,16,15
	.byte	'COK',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'RDI',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'ERR',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'TRG',0
	.word	39533
	.byte	4,2,35,12,0,3
	.word	41838
	.byte	17
	.byte	'Ifx_SRC_HSSL',0,8,134,2,3
	.word	41911
	.byte	18,56
	.word	239
	.byte	19,55,0,12
	.byte	'_Ifx_SRC_I2C',0,8,137,2,25,80,15
	.byte	'BREQ',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'LBREQ',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'SREQ',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'LSREQ',0
	.word	39533
	.byte	4,2,35,12,15
	.byte	'ERR',0
	.word	39533
	.byte	4,2,35,16,15
	.byte	'P',0
	.word	39533
	.byte	4,2,35,20,15
	.byte	'reserved_18',0
	.word	41938
	.byte	56,2,35,24,0,3
	.word	41947
	.byte	17
	.byte	'Ifx_SRC_I2C',0,8,146,2,3
	.word	42070
	.byte	12
	.byte	'_Ifx_SRC_LMU',0,8,149,2,25,4,15
	.byte	'SR',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	42096
	.byte	17
	.byte	'Ifx_SRC_LMU',0,8,152,2,3
	.word	42128
	.byte	12
	.byte	'_Ifx_SRC_MSC',0,8,155,2,25,20,15
	.byte	'SR0',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'SR1',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'SR2',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'SR3',0
	.word	39533
	.byte	4,2,35,12,15
	.byte	'SR4',0
	.word	39533
	.byte	4,2,35,16,0,3
	.word	42154
	.byte	17
	.byte	'Ifx_SRC_MSC',0,8,162,2,3
	.word	42239
	.byte	12
	.byte	'_Ifx_SRC_PMU',0,8,165,2,25,4,15
	.byte	'SR',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	42265
	.byte	17
	.byte	'Ifx_SRC_PMU',0,8,168,2,3
	.word	42297
	.byte	12
	.byte	'_Ifx_SRC_PSI5',0,8,171,2,25,32,15
	.byte	'SR',0
	.word	41107
	.byte	32,2,35,0,0,3
	.word	42323
	.byte	17
	.byte	'Ifx_SRC_PSI5',0,8,174,2,3
	.word	42356
	.byte	12
	.byte	'_Ifx_SRC_PSI5S',0,8,177,2,25,32,15
	.byte	'SR',0
	.word	41107
	.byte	32,2,35,0,0,3
	.word	42383
	.byte	17
	.byte	'Ifx_SRC_PSI5S',0,8,180,2,3
	.word	42417
	.byte	12
	.byte	'_Ifx_SRC_QSPI',0,8,183,2,25,24,15
	.byte	'TX',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'RX',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'ERR',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'PT',0
	.word	39533
	.byte	4,2,35,12,15
	.byte	'reserved_10',0
	.word	41089
	.byte	4,2,35,16,15
	.byte	'U',0
	.word	39533
	.byte	4,2,35,20,0,3
	.word	42445
	.byte	17
	.byte	'Ifx_SRC_QSPI',0,8,191,2,3
	.word	42547
	.byte	12
	.byte	'_Ifx_SRC_SCU',0,8,194,2,25,20,15
	.byte	'DTS',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'ERU',0
	.word	41193
	.byte	16,2,35,4,0,3
	.word	42574
	.byte	17
	.byte	'Ifx_SRC_SCU',0,8,198,2,3
	.word	42620
	.byte	18,40
	.word	39533
	.byte	19,9,0,12
	.byte	'_Ifx_SRC_SENT',0,8,201,2,25,40,15
	.byte	'SR',0
	.word	42646
	.byte	40,2,35,0,0,3
	.word	42655
	.byte	17
	.byte	'Ifx_SRC_SENT',0,8,204,2,3
	.word	42688
	.byte	12
	.byte	'_Ifx_SRC_SMU',0,8,207,2,25,12,15
	.byte	'SR',0
	.word	41080
	.byte	12,2,35,0,0,3
	.word	42715
	.byte	17
	.byte	'Ifx_SRC_SMU',0,8,210,2,3
	.word	42747
	.byte	12
	.byte	'_Ifx_SRC_STM',0,8,213,2,25,8,15
	.byte	'SR0',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'SR1',0
	.word	39533
	.byte	4,2,35,4,0,3
	.word	42773
	.byte	17
	.byte	'Ifx_SRC_STM',0,8,217,2,3
	.word	42819
	.byte	12
	.byte	'_Ifx_SRC_VADCCG',0,8,220,2,25,16,15
	.byte	'SR0',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'SR1',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'SR2',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'SR3',0
	.word	39533
	.byte	4,2,35,12,0,3
	.word	42845
	.byte	17
	.byte	'Ifx_SRC_VADCCG',0,8,226,2,3
	.word	42920
	.byte	12
	.byte	'_Ifx_SRC_VADCG',0,8,229,2,25,16,15
	.byte	'SR0',0
	.word	39533
	.byte	4,2,35,0,15
	.byte	'SR1',0
	.word	39533
	.byte	4,2,35,4,15
	.byte	'SR2',0
	.word	39533
	.byte	4,2,35,8,15
	.byte	'SR3',0
	.word	39533
	.byte	4,2,35,12,0,3
	.word	42949
	.byte	17
	.byte	'Ifx_SRC_VADCG',0,8,235,2,3
	.word	43023
	.byte	12
	.byte	'_Ifx_SRC_XBAR',0,8,238,2,25,4,15
	.byte	'SRC',0
	.word	39533
	.byte	4,2,35,0,0,3
	.word	43051
	.byte	17
	.byte	'Ifx_SRC_XBAR',0,8,241,2,3
	.word	43085
	.byte	18,4
	.word	39593
	.byte	19,0,0,3
	.word	43112
	.byte	12
	.byte	'_Ifx_SRC_GAGBT',0,8,254,2,25,4,15
	.byte	'AGBT',0
	.word	43121
	.byte	4,2,35,0,0,3
	.word	43126
	.byte	17
	.byte	'Ifx_SRC_GAGBT',0,8,129,3,3
	.word	43162
	.byte	18,48
	.word	39651
	.byte	19,3,0,3
	.word	43190
	.byte	12
	.byte	'_Ifx_SRC_GASCLIN',0,8,132,3,25,48,15
	.byte	'ASCLIN',0
	.word	43199
	.byte	48,2,35,0,0,3
	.word	43204
	.byte	17
	.byte	'Ifx_SRC_GASCLIN',0,8,135,3,3
	.word	43244
	.byte	3
	.word	39738
	.byte	12
	.byte	'_Ifx_SRC_GBCU',0,8,138,3,25,4,15
	.byte	'SPB',0
	.word	43274
	.byte	4,2,35,0,0,3
	.word	43279
	.byte	17
	.byte	'Ifx_SRC_GBCU',0,8,141,3,3
	.word	43313
	.byte	18,64
	.word	39812
	.byte	19,0,0,3
	.word	43340
	.byte	12
	.byte	'_Ifx_SRC_GCAN',0,8,144,3,25,64,15
	.byte	'CAN',0
	.word	43349
	.byte	64,2,35,0,0,3
	.word	43354
	.byte	17
	.byte	'Ifx_SRC_GCAN',0,8,147,3,3
	.word	43388
	.byte	18,32
	.word	39869
	.byte	19,1,0,3
	.word	43415
	.byte	12
	.byte	'_Ifx_SRC_GCCU6',0,8,150,3,25,32,15
	.byte	'CCU6',0
	.word	43424
	.byte	32,2,35,0,0,3
	.word	43429
	.byte	17
	.byte	'Ifx_SRC_GCCU6',0,8,153,3,3
	.word	43465
	.byte	3
	.word	39976
	.byte	12
	.byte	'_Ifx_SRC_GCERBERUS',0,8,156,3,25,8,15
	.byte	'CERBERUS',0
	.word	43493
	.byte	8,2,35,0,0,3
	.word	43498
	.byte	17
	.byte	'Ifx_SRC_GCERBERUS',0,8,159,3,3
	.word	43542
	.byte	18,16
	.word	40042
	.byte	19,0,0,3
	.word	43574
	.byte	12
	.byte	'_Ifx_SRC_GCIF',0,8,162,3,25,16,15
	.byte	'CIF',0
	.word	43583
	.byte	16,2,35,0,0,3
	.word	43588
	.byte	17
	.byte	'Ifx_SRC_GCIF',0,8,165,3,3
	.word	43622
	.byte	18,12
	.word	40141
	.byte	19,2,0,3
	.word	43649
	.byte	12
	.byte	'_Ifx_SRC_GCPU',0,8,168,3,25,12,15
	.byte	'CPU',0
	.word	43658
	.byte	12,2,35,0,0,3
	.word	43663
	.byte	17
	.byte	'Ifx_SRC_GCPU',0,8,171,3,3
	.word	43697
	.byte	18,24
	.word	40211
	.byte	19,0,0,3
	.word	43724
	.byte	12
	.byte	'_Ifx_SRC_GDAM',0,8,174,3,25,24,15
	.byte	'DAM',0
	.word	43733
	.byte	24,2,35,0,0,3
	.word	43738
	.byte	17
	.byte	'Ifx_SRC_GDAM',0,8,177,3,3
	.word	43772
	.byte	18,144,2
	.word	40288
	.byte	19,0,0,3
	.word	43799
	.byte	12
	.byte	'_Ifx_SRC_GDMA',0,8,180,3,25,144,2,15
	.byte	'DMA',0
	.word	43809
	.byte	144,2,2,35,0,0,3
	.word	43814
	.byte	17
	.byte	'Ifx_SRC_GDMA',0,8,183,3,3
	.word	43850
	.byte	18,48
	.word	40381
	.byte	19,5,0,3
	.word	43877
	.byte	12
	.byte	'_Ifx_SRC_GDSADC',0,8,186,3,25,48,15
	.byte	'DSADC',0
	.word	43886
	.byte	48,2,35,0,0,3
	.word	43891
	.byte	17
	.byte	'Ifx_SRC_GDSADC',0,8,189,3,3
	.word	43929
	.byte	18,4
	.word	40457
	.byte	19,0,0,3
	.word	43958
	.byte	12
	.byte	'_Ifx_SRC_GEMEM',0,8,192,3,25,4,15
	.byte	'EMEM',0
	.word	43967
	.byte	4,2,35,0,0,3
	.word	43972
	.byte	17
	.byte	'Ifx_SRC_GEMEM',0,8,195,3,3
	.word	44008
	.byte	18,80
	.word	40526
	.byte	19,0,0,3
	.word	44036
	.byte	12
	.byte	'_Ifx_SRC_GERAY',0,8,198,3,25,80,15
	.byte	'ERAY',0
	.word	44045
	.byte	80,2,35,0,0,3
	.word	44050
	.byte	17
	.byte	'Ifx_SRC_GERAY',0,8,201,3,3
	.word	44086
	.byte	18,4
	.word	40680
	.byte	19,0,0,3
	.word	44114
	.byte	12
	.byte	'_Ifx_SRC_GETH',0,8,204,3,25,4,15
	.byte	'ETH',0
	.word	44123
	.byte	4,2,35,0,0,3
	.word	44128
	.byte	17
	.byte	'Ifx_SRC_GETH',0,8,207,3,3
	.word	44162
	.byte	18,4
	.word	40738
	.byte	19,0,0,3
	.word	44189
	.byte	12
	.byte	'_Ifx_SRC_GFCE',0,8,210,3,25,4,15
	.byte	'FCE',0
	.word	44198
	.byte	4,2,35,0,0,3
	.word	44203
	.byte	17
	.byte	'Ifx_SRC_GFCE',0,8,213,3,3
	.word	44237
	.byte	18,96
	.word	40805
	.byte	19,2,0,3
	.word	44264
	.byte	12
	.byte	'_Ifx_SRC_GGPSR',0,8,216,3,25,96,15
	.byte	'GPSR',0
	.word	44273
	.byte	96,2,35,0,0,3
	.word	44278
	.byte	17
	.byte	'Ifx_SRC_GGPSR',0,8,219,3,3
	.word	44314
	.byte	18,48
	.word	40935
	.byte	19,0,0,3
	.word	44342
	.byte	12
	.byte	'_Ifx_SRC_GGPT12',0,8,222,3,25,48,15
	.byte	'GPT12',0
	.word	44351
	.byte	48,2,35,0,0,3
	.word	44356
	.byte	17
	.byte	'Ifx_SRC_GGPT12',0,8,225,3,3
	.word	44394
	.byte	18,208,18
	.word	41231
	.byte	19,0,0,3
	.word	44423
	.byte	12
	.byte	'_Ifx_SRC_GGTM',0,8,228,3,25,208,18,15
	.byte	'GTM',0
	.word	44433
	.byte	208,18,2,35,0,0,3
	.word	44438
	.byte	17
	.byte	'Ifx_SRC_GGTM',0,8,231,3,3
	.word	44474
	.byte	18,4
	.word	41719
	.byte	19,0,0,3
	.word	44501
	.byte	12
	.byte	'_Ifx_SRC_GHSCT',0,8,234,3,25,4,15
	.byte	'HSCT',0
	.word	44510
	.byte	4,2,35,0,0,3
	.word	44515
	.byte	17
	.byte	'Ifx_SRC_GHSCT',0,8,237,3,3
	.word	44551
	.byte	18,8
	.word	41779
	.byte	19,0,0,3
	.word	44579
	.byte	12
	.byte	'_Ifx_SRC_GHSM',0,8,240,3,25,8,15
	.byte	'HSM',0
	.word	44588
	.byte	8,2,35,0,0,3
	.word	44593
	.byte	17
	.byte	'Ifx_SRC_GHSM',0,8,243,3,3
	.word	44627
	.byte	18,64
	.word	41838
	.byte	19,3,0,3
	.word	44654
	.byte	12
	.byte	'_Ifx_SRC_GHSSL',0,8,246,3,25,68,15
	.byte	'HSSL',0
	.word	44663
	.byte	64,2,35,0,15
	.byte	'EXI',0
	.word	39533
	.byte	4,2,35,64,0,3
	.word	44668
	.byte	17
	.byte	'Ifx_SRC_GHSSL',0,8,250,3,3
	.word	44717
	.byte	18,80
	.word	41947
	.byte	19,0,0,3
	.word	44745
	.byte	12
	.byte	'_Ifx_SRC_GI2C',0,8,253,3,25,80,15
	.byte	'I2C',0
	.word	44754
	.byte	80,2,35,0,0,3
	.word	44759
	.byte	17
	.byte	'Ifx_SRC_GI2C',0,8,128,4,3
	.word	44793
	.byte	18,4
	.word	42096
	.byte	19,0,0,3
	.word	44820
	.byte	12
	.byte	'_Ifx_SRC_GLMU',0,8,131,4,25,4,15
	.byte	'LMU',0
	.word	44829
	.byte	4,2,35,0,0,3
	.word	44834
	.byte	17
	.byte	'Ifx_SRC_GLMU',0,8,134,4,3
	.word	44868
	.byte	18,40
	.word	42154
	.byte	19,1,0,3
	.word	44895
	.byte	12
	.byte	'_Ifx_SRC_GMSC',0,8,137,4,25,40,15
	.byte	'MSC',0
	.word	44904
	.byte	40,2,35,0,0,3
	.word	44909
	.byte	17
	.byte	'Ifx_SRC_GMSC',0,8,140,4,3
	.word	44943
	.byte	18,8
	.word	42265
	.byte	19,1,0,3
	.word	44970
	.byte	12
	.byte	'_Ifx_SRC_GPMU',0,8,143,4,25,8,15
	.byte	'PMU',0
	.word	44979
	.byte	8,2,35,0,0,3
	.word	44984
	.byte	17
	.byte	'Ifx_SRC_GPMU',0,8,146,4,3
	.word	45018
	.byte	18,32
	.word	42323
	.byte	19,0,0,3
	.word	45045
	.byte	12
	.byte	'_Ifx_SRC_GPSI5',0,8,149,4,25,32,15
	.byte	'PSI5',0
	.word	45054
	.byte	32,2,35,0,0,3
	.word	45059
	.byte	17
	.byte	'Ifx_SRC_GPSI5',0,8,152,4,3
	.word	45095
	.byte	18,32
	.word	42383
	.byte	19,0,0,3
	.word	45123
	.byte	12
	.byte	'_Ifx_SRC_GPSI5S',0,8,155,4,25,32,15
	.byte	'PSI5S',0
	.word	45132
	.byte	32,2,35,0,0,3
	.word	45137
	.byte	17
	.byte	'Ifx_SRC_GPSI5S',0,8,158,4,3
	.word	45175
	.byte	18,96
	.word	42445
	.byte	19,3,0,3
	.word	45204
	.byte	12
	.byte	'_Ifx_SRC_GQSPI',0,8,161,4,25,96,15
	.byte	'QSPI',0
	.word	45213
	.byte	96,2,35,0,0,3
	.word	45218
	.byte	17
	.byte	'Ifx_SRC_GQSPI',0,8,164,4,3
	.word	45254
	.byte	3
	.word	42574
	.byte	12
	.byte	'_Ifx_SRC_GSCU',0,8,167,4,25,20,15
	.byte	'SCU',0
	.word	45282
	.byte	20,2,35,0,0,3
	.word	45287
	.byte	17
	.byte	'Ifx_SRC_GSCU',0,8,170,4,3
	.word	45321
	.byte	18,40
	.word	42655
	.byte	19,0,0,3
	.word	45348
	.byte	12
	.byte	'_Ifx_SRC_GSENT',0,8,173,4,25,40,15
	.byte	'SENT',0
	.word	45357
	.byte	40,2,35,0,0,3
	.word	45362
	.byte	17
	.byte	'Ifx_SRC_GSENT',0,8,176,4,3
	.word	45398
	.byte	18,12
	.word	42715
	.byte	19,0,0,3
	.word	45426
	.byte	12
	.byte	'_Ifx_SRC_GSMU',0,8,179,4,25,12,15
	.byte	'SMU',0
	.word	45435
	.byte	12,2,35,0,0,3
	.word	45440
	.byte	17
	.byte	'Ifx_SRC_GSMU',0,8,182,4,3
	.word	45474
	.byte	18,24
	.word	42773
	.byte	19,2,0,3
	.word	45501
	.byte	12
	.byte	'_Ifx_SRC_GSTM',0,8,185,4,25,24,15
	.byte	'STM',0
	.word	45510
	.byte	24,2,35,0,0,3
	.word	45515
	.byte	17
	.byte	'Ifx_SRC_GSTM',0,8,188,4,3
	.word	45549
	.byte	18,128,1
	.word	42949
	.byte	19,7,0,3
	.word	45576
	.byte	18,160,1
	.word	239
	.byte	19,159,1,0,18,32
	.word	42845
	.byte	19,1,0,3
	.word	45602
	.byte	12
	.byte	'_Ifx_SRC_GVADC',0,8,191,4,25,192,2,15
	.byte	'G',0
	.word	45586
	.byte	128,1,2,35,0,15
	.byte	'reserved_80',0
	.word	45591
	.byte	160,1,3,35,128,1,15
	.byte	'CG',0
	.word	45611
	.byte	32,3,35,160,2,0,3
	.word	45616
	.byte	17
	.byte	'Ifx_SRC_GVADC',0,8,196,4,3
	.word	45687
	.byte	3
	.word	43051
	.byte	12
	.byte	'_Ifx_SRC_GXBAR',0,8,199,4,25,4,15
	.byte	'XBAR',0
	.word	45715
	.byte	4,2,35,0,0,3
	.word	45720
	.byte	17
	.byte	'Ifx_SRC_GXBAR',0,8,202,4,3
	.word	45756
	.byte	12
	.byte	'ScuWdtPtrType',0,4,119,16,12,15
	.byte	'Wdtcon0Ptr',0
	.word	711
	.byte	4,2,35,0,15
	.byte	'WdtssrPtr',0
	.word	974
	.byte	4,2,35,4,15
	.byte	'WdtSaveValuePtr',0
	.word	277
	.byte	4,2,35,8,0,17
	.byte	'ScuWdtPtrType',0,4,127,3
	.word	45784
	.byte	18,12
	.word	256
	.byte	19,2,0
.L339:
	.byte	3
	.word	45890
.L340:
	.byte	3
	.word	45890
	.byte	18,48
	.word	45784
	.byte	19,3,0
.L341:
	.byte	11
	.word	45909
.L342:
	.byte	11
	.word	45909
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L74:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,53,0,73,19,0,0,4,46,1,3,8,73
	.byte	19,54,15,39,12,63,12,60,12,0,0,5,5,0,73,19,0,0,6,15,0,73,19,0,0,7,46,1,3,8,58,15,59,15,57,15,73,19,54
	.byte	15,39,12,63,12,60,12,0,0,8,5,0,3,8,58,15,59,15,57,15,73,19,0,0,9,46,1,3,8,58,15,59,15,57,15,54,15,39,12
	.byte	63,12,60,12,0,0,10,46,0,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,11,38,0,73,19,0,0,12,19,1,3
	.byte	8,58,15,59,15,57,15,11,15,0,0,13,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,14,23,1,58,15,59,15,57,15,11
	.byte	15,0,0,15,13,0,3,8,73,19,11,15,56,9,0,0,16,21,0,54,15,0,0,17,22,0,3,8,58,15,59,15,57,15,73,19,0,0,18,1
	.byte	1,11,15,73,19,0,0,19,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L75:
	.word	.L430-.L429
.L429:
	.half	3
	.word	.L432-.L431
.L431:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\inc',0
	.byte	0
	.byte	'Mcal_TcLib.h',0,1,0,0
	.byte	'IfxScu_regdef.h',0,2,0,0
	.byte	'Mcal.h',0,1,0,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0
	.byte	'Platform_Types.h',0,3,0,0
	.byte	'Std_Types.h',0,4,0,0
	.byte	'IfxCpu_regdef.h',0,2,0,0
	.byte	'IfxSrc_regdef.h',0,2,0,0,0
.L432:
.L430:
	.sdecl	'.debug_info',debug,cluster('Mcal_ResetENDINIT')
	.sect	'.debug_info'
.L76:
	.word	318
	.half	3
	.word	.L77
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L79,.L78
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_ResetENDINIT',0,1,187,6,6,1,1,1
	.word	.L47,.L223,.L46
	.byte	4
	.word	.L47,.L223
	.byte	5
	.byte	'CoreID',0,1,189,6,10
	.word	.L224,.L225
	.byte	5
	.byte	'Ctr',0,1,190,6,10
	.word	.L224,.L226
	.byte	5
	.byte	'CtrRedn',0,1,191,6,10
	.word	.L224,.L227
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ResetENDINIT')
	.sect	'.debug_abbrev'
.L77:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_ResetENDINIT')
	.sect	'.debug_line'
.L78:
	.word	.L434-.L433
.L433:
	.half	3
	.word	.L436-.L435
.L435:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L436:
	.byte	5,21,7,0,5,2
	.word	.L47
	.byte	3,192,6,1,5,39,9
	.half	.L400-.L47
	.byte	1,5,28,3,8,1,5,9,9
	.half	.L437-.L400
	.byte	3,2,1,5,33,9
	.half	.L438-.L437
	.byte	1,5,23,9
	.half	.L439-.L438
	.byte	3,1,1,5,51,9
	.half	.L440-.L439
	.byte	1,5,33,9
	.half	.L441-.L440
	.byte	3,127,1,5,22,9
	.half	.L402-.L441
	.byte	3,1,1,5,51,9
	.half	.L442-.L402
	.byte	1,5,22,9
	.half	.L403-.L442
	.byte	1,5,3,9
	.half	.L443-.L403
	.byte	3,4,1,5,27,7,9
	.half	.L444-.L443
	.byte	3,2,1,5,3,9
	.half	.L10-.L444
	.byte	3,3,1,5,26,7,9
	.half	.L445-.L10
	.byte	3,2,1,5,27,9
	.half	.L11-.L445
	.byte	3,3,1,5,35,9
	.half	.L401-.L11
	.byte	1,5,31,9
	.half	.L446-.L401
	.byte	3,1,1,5,39,9
	.half	.L447-.L446
	.byte	1,5,1,9
	.half	.L448-.L447
	.byte	3,3,1,7,9
	.half	.L80-.L448
	.byte	0,1,1
.L434:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_ResetENDINIT')
	.sect	'.debug_ranges'
.L79:
	.word	-1,.L47,0,.L80-.L47,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SetENDINIT')
	.sect	'.debug_info'
.L81:
	.word	316
	.half	3
	.word	.L82
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L84,.L83
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_SetENDINIT',0,1,174,7,6,1,1,1
	.word	.L53,.L228,.L52
	.byte	4
	.word	.L53,.L228
	.byte	5
	.byte	'CoreID',0,1,176,7,10
	.word	.L224,.L229
	.byte	5
	.byte	'Ctr',0,1,177,7,10
	.word	.L224,.L230
	.byte	5
	.byte	'CtrRedn',0,1,178,7,10
	.word	.L224,.L231
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SetENDINIT')
	.sect	'.debug_abbrev'
.L82:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SetENDINIT')
	.sect	'.debug_line'
.L83:
	.word	.L450-.L449
.L449:
	.half	3
	.word	.L452-.L451
.L451:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L452:
	.byte	5,21,7,0,5,2
	.word	.L53
	.byte	3,179,7,1,5,9,9
	.half	.L453-.L53
	.byte	3,1,1,5,39,9
	.half	.L454-.L453
	.byte	3,127,1,5,9,3,1,1,5,33,9
	.half	.L404-.L454
	.byte	1,5,23,9
	.half	.L455-.L404
	.byte	3,1,1,5,51,9
	.half	.L456-.L455
	.byte	1,5,33,9
	.half	.L457-.L456
	.byte	3,127,1,5,22,9
	.half	.L405-.L457
	.byte	3,1,1,5,51,9
	.half	.L458-.L405
	.byte	1,5,22,9
	.half	.L407-.L458
	.byte	1,5,3,9
	.half	.L459-.L407
	.byte	3,3,1,5,27,7,9
	.half	.L460-.L459
	.byte	3,2,1,5,31,9
	.half	.L14-.L460
	.byte	3,5,1,5,3,9
	.half	.L406-.L14
	.byte	1,5,29,7,9
	.half	.L461-.L406
	.byte	3,2,1,5,37,9
	.half	.L462-.L461
	.byte	1,5,33,9
	.half	.L463-.L462
	.byte	3,1,1,5,41,9
	.half	.L464-.L463
	.byte	1,5,31,9
	.half	.L15-.L464
	.byte	3,3,1,5,3,9
	.half	.L465-.L15
	.byte	1,5,25,7,9
	.half	.L466-.L465
	.byte	3,2,1,5,27,9
	.half	.L16-.L466
	.byte	3,4,1,5,1,7,9
	.half	.L85-.L16
	.byte	3,1,0,1,1
.L450:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SetENDINIT')
	.sect	'.debug_ranges'
.L84:
	.word	-1,.L53,0,.L85-.L53,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SafetyModifyAccess')
	.sect	'.debug_info'
.L86:
	.word	313
	.half	3
	.word	.L87
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L89,.L88
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_SafetyModifyAccess',0,1,128,9,6,1,1,1
	.word	.L61,.L232,.L60
	.byte	4
	.byte	'NewPassword',0,1,128,9,43
	.word	.L233,.L234
	.byte	4
	.byte	'NewReload',0,1,128,9,68
	.word	.L235,.L236
	.byte	5
	.word	.L61,.L232
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SafetyModifyAccess')
	.sect	'.debug_abbrev'
.L87:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SafetyModifyAccess')
	.sect	'.debug_line'
.L88:
	.word	.L468-.L467
.L467:
	.half	3
	.word	.L470-.L469
.L469:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L470:
	.byte	5,6,7,0,5,2
	.word	.L61
	.byte	3,255,8,1,5,26,9
	.half	.L412-.L61
	.byte	3,2,1,5,43,9
	.half	.L409-.L412
	.byte	1,5,1,9
	.half	.L90-.L409
	.byte	3,1,0,1,1
.L468:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SafetyModifyAccess')
	.sect	'.debug_ranges'
.L89:
	.word	-1,.L61,0,.L90-.L61,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CpuWdtModifyAccess')
	.sect	'.debug_info'
.L91:
	.word	334
	.half	3
	.word	.L92
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L94,.L93
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_CpuWdtModifyAccess',0,1,167,9,6,1,1,1
	.word	.L63,.L237,.L62
	.byte	4
	.byte	'NewPassword',0,1,167,9,43
	.word	.L238,.L239
	.byte	4
	.byte	'NewReload',0,1,167,9,68
	.word	.L240,.L241
	.byte	5
	.word	.L63,.L237
	.byte	6
	.byte	'CoreId',0,1,169,9,9
	.word	.L242,.L243
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CpuWdtModifyAccess')
	.sect	'.debug_abbrev'
.L92:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_CpuWdtModifyAccess')
	.sect	'.debug_line'
.L93:
	.word	.L472-.L471
.L471:
	.half	3
	.word	.L474-.L473
.L473:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L474:
	.byte	5,6,7,0,5,2
	.word	.L63
	.byte	3,166,9,1,5,26,9
	.half	.L416-.L63
	.byte	3,2,1,5,45,9
	.half	.L475-.L416
	.byte	1,5,56,9
	.half	.L413-.L475
	.byte	3,1,1,5,1,9
	.half	.L95-.L413
	.byte	3,1,0,1,1
.L472:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_CpuWdtModifyAccess')
	.sect	'.debug_ranges'
.L94:
	.word	-1,.L63,0,.L95-.L63,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SafetyCheckAccess')
	.sect	'.debug_info'
.L96:
	.word	315
	.half	3
	.word	.L97
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L99,.L98
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_SafetyCheckAccess',0,1,206,9,6,1,1,1
	.word	.L65,.L244,.L64
	.byte	4
	.byte	'CheckPassword',0,1,206,9,42
	.word	.L245,.L246
	.byte	4
	.byte	'CheckTimer',0,1,206,9,69
	.word	.L247,.L248
	.byte	5
	.word	.L65,.L244
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SafetyCheckAccess')
	.sect	'.debug_abbrev'
.L97:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SafetyCheckAccess')
	.sect	'.debug_line'
.L98:
	.word	.L477-.L476
.L476:
	.half	3
	.word	.L479-.L478
.L478:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L479:
	.byte	5,6,7,0,5,2
	.word	.L65
	.byte	3,205,9,1,5,27,9
	.half	.L420-.L65
	.byte	3,2,1,5,46,9
	.half	.L417-.L420
	.byte	1,5,1,9
	.half	.L100-.L417
	.byte	3,1,0,1,1
.L477:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SafetyCheckAccess')
	.sect	'.debug_ranges'
.L99:
	.word	-1,.L65,0,.L100-.L65,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CpuWdtCheckAccess')
	.sect	'.debug_info'
.L101:
	.word	336
	.half	3
	.word	.L102
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L104,.L103
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_CpuWdtCheckAccess',0,1,244,9,6,1,1,1
	.word	.L67,.L249,.L66
	.byte	4
	.byte	'CheckPassword',0,1,244,9,42
	.word	.L250,.L251
	.byte	4
	.byte	'CheckTimer',0,1,244,9,69
	.word	.L252,.L253
	.byte	5
	.word	.L67,.L249
	.byte	6
	.byte	'CoreId',0,1,246,9,9
	.word	.L242,.L254
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CpuWdtCheckAccess')
	.sect	'.debug_abbrev'
.L102:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_CpuWdtCheckAccess')
	.sect	'.debug_line'
.L103:
	.word	.L481-.L480
.L480:
	.half	3
	.word	.L483-.L482
.L482:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L483:
	.byte	5,6,7,0,5,2
	.word	.L67
	.byte	3,243,9,1,5,26,9
	.half	.L424-.L67
	.byte	3,2,1,5,45,9
	.half	.L484-.L424
	.byte	1,5,55,9
	.half	.L421-.L484
	.byte	3,1,1,5,1,9
	.half	.L105-.L421
	.byte	3,1,0,1,1
.L481:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_CpuWdtCheckAccess')
	.sect	'.debug_ranges'
.L104:
	.word	-1,.L67,0,.L105-.L67,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SafetyPwSequence')
	.sect	'.debug_info'
.L106:
	.word	289
	.half	3
	.word	.L107
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L109,.L108
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_SafetyPwSequence',0,1,144,10,8
	.word	.L224
	.byte	1,1,1
	.word	.L69,.L255,.L68
	.byte	4
	.byte	'Password',0,1,144,10,44
	.word	.L256,.L257
	.byte	5
	.word	.L69,.L255
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SafetyPwSequence')
	.sect	'.debug_abbrev'
.L107:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SafetyPwSequence')
	.sect	'.debug_line'
.L108:
	.word	.L486-.L485
.L485:
	.half	3
	.word	.L488-.L487
.L487:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L488:
	.byte	5,8,7,0,5,2
	.word	.L69
	.byte	3,143,10,1,5,34,9
	.half	.L426-.L69
	.byte	3,2,1,5,38,9
	.half	.L425-.L426
	.byte	1,5,1,7,9
	.half	.L110-.L425
	.byte	3,1,0,1,1
.L486:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SafetyPwSequence')
	.sect	'.debug_ranges'
.L109:
	.word	-1,.L69,0,.L110-.L69,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CpuWdtPwSequence')
	.sect	'.debug_info'
.L111:
	.word	310
	.half	3
	.word	.L112
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L114,.L113
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_CpuWdtPwSequence',0,1,172,10,8
	.word	.L224
	.byte	1,1,1
	.word	.L71,.L258,.L70
	.byte	4
	.byte	'Password',0,1,172,10,44
	.word	.L259,.L260
	.byte	5
	.word	.L71,.L258
	.byte	6
	.byte	'CoreId',0,1,174,10,9
	.word	.L242,.L261
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CpuWdtPwSequence')
	.sect	'.debug_abbrev'
.L112:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_CpuWdtPwSequence')
	.sect	'.debug_line'
.L113:
	.word	.L490-.L489
.L489:
	.half	3
	.word	.L492-.L491
.L491:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L492:
	.byte	5,8,7,0,5,2
	.word	.L71
	.byte	3,171,10,1,5,26,9
	.half	.L428-.L71
	.byte	3,2,1,5,45,9
	.half	.L493-.L428
	.byte	1,5,46,9
	.half	.L427-.L493
	.byte	3,1,1,5,1,7,9
	.half	.L115-.L427
	.byte	3,1,0,1,1
.L490:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_CpuWdtPwSequence')
	.sect	'.debug_ranges'
.L114:
	.word	-1,.L71,0,.L115-.L71,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ResetCpuENDINIT')
	.sect	'.debug_info'
.L116:
	.word	488
	.half	3
	.word	.L117
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L119,.L118
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_ResetCpuENDINIT',0,1,242,3,6,1,1,1
	.word	.L35,.L262,.L34
	.byte	4
	.byte	'wdt',0,1,242,3,39
	.word	.L263,.L264
	.byte	5
	.word	.L265
	.byte	6
	.byte	'NewValCon0',0,1,244,3,10
	.word	.L224,.L266
	.byte	6
	.byte	'NewPw',0,1,245,3,10
	.word	.L224,.L267
	.byte	6
	.byte	'NewRel',0,1,246,3,10
	.word	.L224,.L268
	.byte	6
	.byte	'Temp',0,1,247,3,10
	.word	.L224,.L269
	.byte	6
	.byte	'dummy',0,1,248,3,19
	.word	.L270,.L271
	.byte	6
	.byte	'ScuWdtcon0Ptr',0,1,250,3,33
	.word	.L272,.L273
	.byte	6
	.byte	'ScuSsrPtr',0,1,252,3,33
	.word	.L274,.L275
	.byte	6
	.byte	'WdtTimPwSavePtr',0,1,254,3,11
	.word	.L276,.L277
	.byte	6
	.byte	'WdtTimPwSavePtrRedn',0,1,255,3,11
	.word	.L276,.L278
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ResetCpuENDINIT')
	.sect	'.debug_abbrev'
.L117:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_ResetCpuENDINIT')
	.sect	'.debug_line'
.L118:
	.word	.L495-.L494
.L494:
	.half	3
	.word	.L497-.L496
.L496:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L497:
	.byte	5,6,7,0,5,2
	.word	.L35
	.byte	3,241,3,1,5,37,9
	.half	.L352-.L35
	.byte	3,19,1,5,10,9
	.half	.L359-.L352
	.byte	1,5,35,9
	.half	.L362-.L359
	.byte	3,3,1,5,37,9
	.half	.L360-.L362
	.byte	3,8,1,5,31,1,5,28,9
	.half	.L498-.L360
	.byte	3,123,1,5,35,9
	.half	.L363-.L498
	.byte	3,5,1,5,28,3,1,1,9
	.half	.L499-.L363
	.byte	3,123,1,5,32,9
	.half	.L361-.L499
	.byte	3,5,1,5,8,9
	.half	.L500-.L361
	.byte	1,5,20,3,1,1,5,26,9
	.half	.L501-.L500
	.byte	3,2,1,5,24,9
	.half	.L502-.L501
	.byte	1,5,21,9
	.half	.L364-.L502
	.byte	3,2,1,5,14,9
	.half	.L503-.L364
	.byte	3,3,1,5,21,9
	.half	.L504-.L503
	.byte	3,3,1,5,24,9
	.half	.L505-.L504
	.byte	3,3,1,5,9,9
	.half	.L365-.L505
	.byte	1,5,3,9
	.half	.L506-.L365
	.byte	3,1,1,5,1,9
	.half	.L507-.L506
	.byte	3,1,1,7,9
	.half	.L120-.L507
	.byte	0,1,1
.L495:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_ResetCpuENDINIT')
	.sect	'.debug_ranges'
.L119:
	.word	-1,.L35,0,.L120-.L35,0,0
.L265:
	.word	-1,.L35,0,.L262-.L35,-1,.L37,0,.L170-.L37,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SetCpuENDINIT')
	.sect	'.debug_info'
.L121:
	.word	472
	.half	3
	.word	.L122
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L124,.L123
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_SetCpuENDINIT',0,1,186,4,6,1,1,1
	.word	.L39,.L279,.L38
	.byte	4
	.byte	'wdt',0,1,186,4,37
	.word	.L280,.L281
	.byte	5
	.word	.L39,.L279
	.byte	6
	.byte	'NewValCon0',0,1,188,4,10
	.word	.L224,.L282
	.byte	6
	.byte	'NewPw',0,1,189,4,10
	.word	.L224,.L283
	.byte	6
	.byte	'NewRel',0,1,190,4,10
	.word	.L224,.L284
	.byte	6
	.byte	'dummy',0,1,191,4,19
	.word	.L285,.L286
	.byte	6
	.byte	'ScuWdtcon0Ptr',0,1,193,4,33
	.word	.L272,.L287
	.byte	6
	.byte	'ScuSsrPtr',0,1,195,4,33
	.word	.L274,.L288
	.byte	6
	.byte	'WdtTimPwSavePtr',0,1,197,4,11
	.word	.L276,.L289
	.byte	6
	.byte	'WdtTimPwSavePtrRedn',0,1,198,4,11
	.word	.L276,.L290
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SetCpuENDINIT')
	.sect	'.debug_abbrev'
.L122:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SetCpuENDINIT')
	.sect	'.debug_line'
.L123:
	.word	.L509-.L508
.L508:
	.half	3
	.word	.L511-.L510
.L510:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L511:
	.byte	5,6,7,0,5,2
	.word	.L39
	.byte	3,185,4,1,5,37,9
	.half	.L367-.L39
	.byte	3,18,1,5,10,9
	.half	.L368-.L367
	.byte	1,5,35,9
	.half	.L372-.L368
	.byte	3,3,1,5,29,9
	.half	.L371-.L372
	.byte	3,3,1,9
	.half	.L373-.L371
	.byte	3,1,1,5,21,3,3,1,5,14,9
	.half	.L369-.L373
	.byte	3,3,1,5,28,9
	.half	.L370-.L369
	.byte	3,2,1,5,26,9
	.half	.L512-.L370
	.byte	1,5,6,1,5,26,9
	.half	.L513-.L512
	.byte	1,5,3,9
	.half	.L514-.L513
	.byte	1,5,27,7,9
	.half	.L515-.L514
	.byte	3,2,1,5,38,9
	.half	.L6-.L515
	.byte	3,5,1,5,21,9
	.half	.L516-.L6
	.byte	3,1,1,5,23,3,6,1,5,42,9
	.half	.L517-.L516
	.byte	3,121,1,5,21,9
	.half	.L518-.L517
	.byte	3,7,1,5,66,9
	.half	.L519-.L518
	.byte	3,121,1,5,36,9
	.half	.L520-.L519
	.byte	3,127,1,5,37,9
	.half	.L521-.L520
	.byte	3,7,1,5,35,9
	.half	.L522-.L521
	.byte	1,5,40,9
	.half	.L523-.L522
	.byte	3,1,1,5,14,9
	.half	.L524-.L523
	.byte	3,120,1,9
	.half	.L374-.L524
	.byte	3,6,1,5,21,9
	.half	.L525-.L374
	.byte	3,2,1,5,20,9
	.half	.L526-.L525
	.byte	3,1,1,5,67,9
	.half	.L527-.L526
	.byte	3,126,1,5,14,9
	.half	.L528-.L527
	.byte	1,9
	.half	.L529-.L528
	.byte	3,5,1,5,21,3,3,1,5,24,9
	.half	.L375-.L529
	.byte	3,3,1,5,9,9
	.half	.L376-.L375
	.byte	1,5,3,9
	.half	.L530-.L376
	.byte	3,1,1,5,1,9
	.half	.L531-.L530
	.byte	3,1,1,7,9
	.half	.L125-.L531
	.byte	0,1,1
.L509:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SetCpuENDINIT')
	.sect	'.debug_ranges'
.L124:
	.word	-1,.L39,0,.L125-.L39,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ResetSafetyENDINIT_Timed')
	.sect	'.debug_info'
.L126:
	.word	313
	.half	3
	.word	.L127
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L129,.L128
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_ResetSafetyENDINIT_Timed',0,1,150,8,6,1,1,1
	.word	.L57,.L291,.L56
	.byte	4
	.byte	'TimeOut',0,1,150,8,43
	.word	.L224,.L292
	.byte	5
	.word	.L57,.L291
	.byte	6
	.byte	'RetVal',0,1,152,8,18
	.word	.L242,.L293
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ResetSafetyENDINIT_Timed')
	.sect	'.debug_abbrev'
.L127:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_ResetSafetyENDINIT_Timed')
	.sect	'.debug_line'
.L128:
	.word	.L533-.L532
.L532:
	.half	3
	.word	.L535-.L534
.L534:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L535:
	.byte	5,30,7,0,5,2
	.word	.L57
	.byte	3,153,8,1,5,56,9
	.half	.L536-.L57
	.byte	1,5,3,9
	.half	.L408-.L536
	.byte	3,2,1,5,5,7,9
	.half	.L537-.L408
	.byte	3,7,1,5,37,9
	.half	.L538-.L537
	.byte	3,2,1,5,9,1,5,33,9
	.half	.L539-.L538
	.byte	3,126,1,5,37,9
	.half	.L540-.L539
	.byte	3,2,1,5,5,9
	.half	.L541-.L540
	.byte	1,5,29,7,9
	.half	.L542-.L541
	.byte	3,2,1,9
	.half	.L21-.L542
	.byte	3,4,1,5,27,7,9
	.half	.L20-.L21
	.byte	3,4,1,5,1,9
	.half	.L130-.L20
	.byte	3,3,0,1,1
.L533:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_ResetSafetyENDINIT_Timed')
	.sect	'.debug_ranges'
.L129:
	.word	-1,.L57,0,.L130-.L57,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SetSafetyENDINIT_Timed')
	.sect	'.debug_info'
.L131:
	.word	269
	.half	3
	.word	.L132
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L134,.L133
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_SetSafetyENDINIT_Timed',0,1,202,8,6,1,1,1
	.word	.L59,.L294,.L58
	.byte	4
	.word	.L59,.L294
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SetSafetyENDINIT_Timed')
	.sect	'.debug_abbrev'
.L132:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SetSafetyENDINIT_Timed')
	.sect	'.debug_line'
.L133:
	.word	.L544-.L543
.L543:
	.half	3
	.word	.L546-.L545
.L545:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L546:
	.byte	5,35,7,0,5,2
	.word	.L59
	.byte	3,208,8,1,5,36,1,5,7,9
	.half	.L547-.L59
	.byte	1,5,35,9
	.half	.L548-.L547
	.byte	1,5,3,9
	.half	.L549-.L548
	.byte	1,5,28,7,9
	.half	.L550-.L549
	.byte	3,2,1,5,25,9
	.half	.L23-.L550
	.byte	3,3,1,5,3,9
	.half	.L551-.L23
	.byte	3,4,1,5,25,9
	.half	.L552-.L551
	.byte	3,1,1,5,31,9
	.half	.L553-.L552
	.byte	3,127,1,5,25,9
	.half	.L554-.L553
	.byte	3,1,1,5,1,7,9
	.half	.L135-.L554
	.byte	3,2,0,1,1
.L544:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SetSafetyENDINIT_Timed')
	.sect	'.debug_ranges'
.L134:
	.word	-1,.L59,0,.L135-.L59,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lCpuPwSequence')
	.sect	'.debug_info'
.L136:
	.word	329
	.half	3
	.word	.L137
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L139,.L138
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_lCpuPwSequence',0,1,152,3,16
	.word	.L224
	.byte	1,1
	.word	.L27,.L295,.L26
	.byte	4
	.byte	'wdt',0,1,152,3,49
	.word	.L296,.L297
	.byte	4
	.byte	'Password',0,1,152,3,67
	.word	.L298,.L299
	.byte	5
	.word	.L300
	.byte	6
	.byte	'Result',0,1,154,3,10
	.word	.L224,.L301
	.byte	7
	.word	.L302,.L2
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lCpuPwSequence')
	.sect	'.debug_abbrev'
.L137:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lCpuPwSequence')
	.sect	'.debug_line'
.L138:
	.word	.L556-.L555
.L555:
	.half	3
	.word	.L558-.L557
.L557:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L558:
	.byte	5,30,7,0,5,2
	.word	.L27
	.byte	3,153,3,1,5,28,9
	.half	.L344-.L27
	.byte	1,5,23,9
	.half	.L343-.L344
	.byte	3,6,1,5,21,9
	.half	.L559-.L343
	.byte	1,5,25,9
	.half	.L560-.L559
	.byte	3,1,1,5,16,9
	.half	.L561-.L560
	.byte	1,5,14,9
	.half	.L562-.L561
	.byte	3,1,1,5,53,9
	.half	.L347-.L562
	.byte	3,126,1,5,56,3,124,1,5,3,9
	.half	.L345-.L347
	.byte	3,9,1,5,27,7,9
	.half	.L302-.L345
	.byte	3,10,1,5,26,9
	.half	.L563-.L302
	.byte	3,126,1,5,38,9
	.half	.L564-.L563
	.byte	1,5,31,9
	.half	.L565-.L564
	.byte	1,5,51,9
	.half	.L566-.L565
	.byte	1,5,44,9
	.half	.L567-.L566
	.byte	1,5,64,9
	.half	.L568-.L567
	.byte	1,5,57,9
	.half	.L348-.L568
	.byte	1,5,21,9
	.half	.L569-.L348
	.byte	3,1,1,5,33,9
	.half	.L570-.L569
	.byte	3,1,1,5,41,9
	.half	.L571-.L570
	.byte	1,5,3,9
	.half	.L2-.L571
	.byte	3,2,1,5,1,3,1,1,7,9
	.half	.L140-.L2
	.byte	0,1,1
.L556:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lCpuPwSequence')
	.sect	'.debug_ranges'
.L139:
	.word	-1,.L27,0,.L140-.L27,0,0
.L300:
	.word	-1,.L27,0,.L295-.L27,-1,.L29,0,.L175-.L29,-1,.L31,0,.L190-.L31,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lCpuRelValue')
	.sect	'.debug_info'
.L141:
	.word	346
	.half	3
	.word	.L142
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L144,.L143
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_lCpuRelValue',0,1,202,3,15
	.word	.L224
	.byte	1,1
	.word	.L33,.L303,.L32
	.byte	4
	.byte	'wdt',0,1,202,3,45
	.word	.L304,.L305
	.byte	4
	.byte	'TimReload',0,1,202,3,63
	.word	.L306,.L307
	.byte	5
	.word	.L33,.L303
	.byte	6
	.byte	'Result',0,1,204,3,10
	.word	.L224,.L308
	.byte	6
	.byte	'ScuSsrPtr',0,1,206,3,31
	.word	.L274,.L309
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lCpuRelValue')
	.sect	'.debug_abbrev'
.L142:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lCpuRelValue')
	.sect	'.debug_line'
.L143:
	.word	.L573-.L572
.L572:
	.half	3
	.word	.L575-.L574
.L574:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L575:
	.byte	5,29,7,0,5,2
	.word	.L33
	.byte	3,203,3,1,5,56,3,2,1,5,1,9
	.half	.L350-.L33
	.byte	3,3,1,5,42,7,9
	.half	.L576-.L350
	.byte	3,5,1,5,24,9
	.half	.L577-.L576
	.byte	1,5,47,9
	.half	.L578-.L577
	.byte	1,5,1,9
	.half	.L4-.L578
	.byte	3,4,1,7,9
	.half	.L145-.L4
	.byte	0,1,1
.L573:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lCpuRelValue')
	.sect	'.debug_ranges'
.L144:
	.word	-1,.L33,0,.L145-.L33,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lCpuModifyAccess')
	.sect	'.debug_info'
.L146:
	.word	498
	.half	3
	.word	.L147
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L149,.L148
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_lCpuModifyAccess',0,1,143,5,13,1,1
	.word	.L41,.L310,.L40
	.byte	4
	.byte	'wdt',0,1,145,5,13
	.word	.L311,.L312
	.byte	4
	.byte	'NewPassword',0,1,146,5,14
	.word	.L313,.L314
	.byte	4
	.byte	'NewReload',0,1,147,5,14
	.word	.L315,.L316
	.byte	5
	.word	.L317
	.byte	6
	.byte	'NewValCon0',0,1,150,5,10
	.word	.L224,.L318
	.byte	6
	.byte	'NewPw',0,1,151,5,10
	.word	.L224,.L319
	.byte	6
	.byte	'NewRel',0,1,152,5,10
	.word	.L224,.L320
	.byte	6
	.byte	'NewTimer',0,1,153,5,10
	.word	.L224,.L321
	.byte	6
	.byte	'NewPwd',0,1,154,5,10
	.word	.L224,.L322
	.byte	6
	.byte	'CurrState',0,1,155,5,10
	.word	.L224,.L323
	.byte	6
	.byte	'dummy',0,1,156,5,19
	.word	.L324,.L325
	.byte	6
	.byte	'ScuWdtcon0Ptr',0,1,158,5,33
	.word	.L272,.L326
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lCpuModifyAccess')
	.sect	'.debug_abbrev'
.L147:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58,15,59
	.byte	15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lCpuModifyAccess')
	.sect	'.debug_line'
.L148:
	.word	.L580-.L579
.L579:
	.half	3
	.word	.L582-.L581
.L581:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L582:
	.byte	5,13,7,0,5,2
	.word	.L41
	.byte	3,142,5,1,5,52,9
	.half	.L377-.L41
	.byte	3,16,1,5,13,9
	.half	.L583-.L377
	.byte	3,112,1,5,39,9
	.half	.L381-.L583
	.byte	3,16,1,5,28,9
	.half	.L383-.L381
	.byte	3,4,1,5,29,9
	.half	.L380-.L383
	.byte	3,5,1,3,125,1,5,27,9
	.half	.L384-.L380
	.byte	3,3,1,9
	.half	.L584-.L384
	.byte	3,126,1,9
	.half	.L386-.L584
	.byte	3,1,1,5,37,9
	.half	.L388-.L386
	.byte	3,4,1,5,10,9
	.half	.L390-.L388
	.byte	1,5,35,9
	.half	.L392-.L390
	.byte	3,3,1,5,28,9
	.half	.L391-.L392
	.byte	3,3,1,9
	.half	.L393-.L391
	.byte	3,1,1,5,21,3,3,1,5,20,9
	.half	.L385-.L393
	.byte	3,3,1,5,3,9
	.half	.L585-.L385
	.byte	1,5,28,7,9
	.half	.L586-.L585
	.byte	3,2,1,5,3,9
	.half	.L7-.L586
	.byte	3,4,1,5,14,9
	.half	.L587-.L7
	.byte	3,2,1,9
	.half	.L588-.L587
	.byte	3,4,1,5,19,9
	.half	.L589-.L588
	.byte	3,8,1,5,27,9
	.half	.L590-.L589
	.byte	3,127,1,5,14,9
	.half	.L591-.L590
	.byte	3,122,1,5,28,9
	.half	.L389-.L591
	.byte	3,7,1,5,14,9
	.half	.L592-.L389
	.byte	3,125,1,5,19,9
	.half	.L394-.L592
	.byte	3,3,1,5,25,9
	.half	.L593-.L394
	.byte	3,127,1,5,17,9
	.half	.L594-.L593
	.byte	3,2,1,5,57,9
	.half	.L595-.L594
	.byte	3,126,1,5,14,9
	.half	.L596-.L595
	.byte	1,9
	.half	.L597-.L596
	.byte	3,5,1,9
	.half	.L395-.L597
	.byte	3,1,1,5,21,3,3,1,5,24,9
	.half	.L387-.L395
	.byte	3,3,1,5,9,9
	.half	.L598-.L387
	.byte	1,5,3,9
	.half	.L599-.L598
	.byte	3,1,1,5,27,9
	.half	.L600-.L599
	.byte	3,3,1,5,1,7,9
	.half	.L150-.L600
	.byte	3,1,0,1,1
.L580:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lCpuModifyAccess')
	.sect	'.debug_ranges'
.L149:
	.word	-1,.L41,0,.L150-.L41,0,0
.L317:
	.word	-1,.L41,0,.L310-.L41,-1,.L43,0,.L180-.L43,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lCpuCheckAccess')
	.sect	'.debug_info'
.L151:
	.word	381
	.half	3
	.word	.L152
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L154,.L153
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_lCpuCheckAccess',0,1,245,5,13,1,1
	.word	.L45,.L327,.L44
	.byte	4
	.byte	'wdt',0,1,247,5,14
	.word	.L328,.L329
	.byte	4
	.byte	'CheckPassword',0,1,248,5,15
	.word	.L330,.L331
	.byte	4
	.byte	'CheckTimer',0,1,249,5,15
	.word	.L332,.L333
	.byte	5
	.word	.L45,.L327
	.byte	6
	.byte	'NewValCon0',0,1,252,5,11
	.word	.L224,.L334
	.byte	6
	.byte	'ScuWdtcon0Ptr',0,1,254,5,33
	.word	.L272,.L335
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lCpuCheckAccess')
	.sect	'.debug_abbrev'
.L152:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lCpuCheckAccess')
	.sect	'.debug_line'
.L153:
	.word	.L602-.L601
.L601:
	.half	3
	.word	.L604-.L603
.L603:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L604:
	.byte	5,42,7,0,5,2
	.word	.L45
	.byte	3,254,5,1,5,29,9
	.half	.L605-.L45
	.byte	1,5,39,9
	.half	.L396-.L605
	.byte	3,3,1,5,21,9
	.half	.L606-.L396
	.byte	3,9,1,5,39,9
	.half	.L607-.L606
	.byte	3,119,1,5,14,9
	.half	.L397-.L607
	.byte	3,6,1,5,3,9
	.half	.L608-.L397
	.byte	3,3,1,5,16,7,9
	.half	.L609-.L608
	.byte	3,2,1,5,30,9
	.half	.L398-.L609
	.byte	3,1,1,5,16,9
	.half	.L399-.L398
	.byte	1,5,14,9
	.half	.L9-.L399
	.byte	3,3,1,5,21,3,3,1,5,1,9
	.half	.L610-.L9
	.byte	3,2,1,7,9
	.half	.L155-.L610
	.byte	0,1,1
.L602:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lCpuCheckAccess')
	.sect	'.debug_ranges'
.L154:
	.word	-1,.L45,0,.L155-.L45,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lSetSafetyENDINIT')
	.sect	'.debug_info'
.L156:
	.word	263
	.half	3
	.word	.L157
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L159,.L158
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_lSetSafetyENDINIT',0,1,231,7,13,1,1
	.word	.L55,.L336,.L54
	.byte	4
	.word	.L55,.L336
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lSetSafetyENDINIT')
	.sect	'.debug_abbrev'
.L157:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lSetSafetyENDINIT')
	.sect	'.debug_line'
.L158:
	.word	.L612-.L611
.L611:
	.half	3
	.word	.L614-.L613
.L613:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L614:
	.byte	5,7,7,0,5,2
	.word	.L55
	.byte	3,233,7,1,5,3,9
	.half	.L615-.L55
	.byte	1,5,27,7,9
	.half	.L616-.L615
	.byte	3,2,1,5,7,9
	.half	.L17-.L616
	.byte	3,4,1,5,3,9
	.half	.L617-.L17
	.byte	1,5,35,7,9
	.half	.L618-.L617
	.byte	3,2,1,5,5,9
	.half	.L619-.L618
	.byte	3,1,1,5,39,9
	.half	.L620-.L619
	.byte	1,5,7,9
	.half	.L18-.L620
	.byte	3,3,1,5,3,9
	.half	.L621-.L18
	.byte	1,5,25,7,9
	.half	.L622-.L621
	.byte	3,2,1,5,27,9
	.half	.L19-.L622
	.byte	3,4,1,5,1,7,9
	.half	.L160-.L19
	.byte	3,1,0,1,1
.L612:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lSetSafetyENDINIT')
	.sect	'.debug_ranges'
.L159:
	.word	-1,.L55,0,.L160-.L55,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_lResetSafetyENDINIT')
	.sect	'.debug_info'
.L161:
	.word	261
	.half	3
	.word	.L162
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L164,.L163
	.byte	2
	.word	.L72
	.byte	3
	.byte	'Mcal_lResetSafetyENDINIT',0,1,248,6,13,1,1
	.word	.L49,.L337,.L48
	.byte	4
	.word	.L338
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_lResetSafetyENDINIT')
	.sect	'.debug_abbrev'
.L162:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_lResetSafetyENDINIT')
	.sect	'.debug_line'
.L163:
	.word	.L624-.L623
.L623:
	.half	3
	.word	.L626-.L625
.L625:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L626:
	.byte	5,28,7,0,5,2
	.word	.L49
	.byte	3,255,6,1,5,7,9
	.half	.L627-.L49
	.byte	3,4,1,5,3,9
	.half	.L628-.L627
	.byte	1,5,27,7,9
	.half	.L629-.L628
	.byte	3,2,1,5,7,9
	.half	.L12-.L629
	.byte	3,3,1,5,3,9
	.half	.L630-.L12
	.byte	1,5,27,7,9
	.half	.L631-.L630
	.byte	3,2,1,5,3,9
	.half	.L13-.L631
	.byte	3,3,1,5,33,9
	.half	.L632-.L13
	.byte	1,5,3,9
	.half	.L633-.L632
	.byte	3,1,1,5,37,9
	.half	.L634-.L633
	.byte	1,5,1,9
	.half	.L635-.L634
	.byte	3,2,1,7,9
	.half	.L165-.L635
	.byte	0,1,1
.L624:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_lResetSafetyENDINIT')
	.sect	'.debug_ranges'
.L164:
	.word	-1,.L49,0,.L165-.L49,0,0
.L338:
	.word	-1,.L49,0,.L337-.L49,-1,.L51,0,.L185-.L51,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_1')
	.sect	'.debug_info'
.L166:
	.word	240
	.half	3
	.word	.L167
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L169,.L168
	.byte	2
	.word	.L72
	.byte	3
	.byte	'.cocofun_1',0,1,242,3,6,1
	.word	.L37,.L170,.L36
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_1')
	.sect	'.debug_abbrev'
.L167:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_1')
	.sect	'.debug_line'
.L168:
	.word	.L637-.L636
.L636:
	.half	3
	.word	.L639-.L638
.L638:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L639:
	.byte	5,6,7,0,5,2
	.word	.L37
	.byte	3,241,3,1,5,46,9
	.half	.L353-.L37
	.byte	3,9,1,5,50,9
	.half	.L640-.L353
	.byte	1,5,33,9
	.half	.L641-.L640
	.byte	1,5,53,9
	.half	.L642-.L641
	.byte	1,9
	.half	.L354-.L642
	.byte	3,2,1,9
	.half	.L355-.L354
	.byte	3,1,1,5,33,9
	.half	.L356-.L355
	.byte	3,1,1,5,50,9
	.half	.L643-.L356
	.byte	1,5,30,9
	.half	.L644-.L643
	.byte	3,3,1,5,57,9
	.half	.L357-.L644
	.byte	3,125,1,5,37,9
	.half	.L358-.L357
	.byte	3,6,1,9
	.half	.L170-.L358
	.byte	0,1,1,5,6,0,5,2
	.word	.L37
	.byte	3,185,4,1,5,50,9
	.half	.L353-.L37
	.byte	3,8,1,5,54,9
	.half	.L640-.L353
	.byte	1,5,33,9
	.half	.L641-.L640
	.byte	3,185,127,1,5,57,9
	.half	.L642-.L641
	.byte	3,199,0,1,9
	.half	.L354-.L642
	.byte	3,2,1,9
	.half	.L355-.L354
	.byte	3,1,1,5,37,9
	.half	.L356-.L355
	.byte	3,1,1,5,54,9
	.half	.L643-.L356
	.byte	1,5,30,9
	.half	.L644-.L643
	.byte	3,3,1,5,61,9
	.half	.L357-.L644
	.byte	3,125,1,5,37,9
	.half	.L358-.L357
	.byte	3,6,1,3,185,127,1,7,9
	.half	.L170-.L358
	.byte	0,1,1
.L637:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_1')
	.sect	'.debug_ranges'
.L169:
	.word	-1,.L37,0,.L170-.L37,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_2')
	.sect	'.debug_info'
.L171:
	.word	240
	.half	3
	.word	.L172
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L174,.L173
	.byte	2
	.word	.L72
	.byte	3
	.byte	'.cocofun_2',0,1,152,3,16,1
	.word	.L29,.L175,.L28
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_2')
	.sect	'.debug_abbrev'
.L172:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_2')
	.sect	'.debug_line'
.L173:
	.word	.L646-.L645
.L645:
	.half	3
	.word	.L648-.L647
.L647:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L648:
	.byte	5,56,7,0,5,2
	.word	.L29
	.byte	3,155,3,1,5,43,9
	.half	.L649-.L29
	.byte	1,5,63,9
	.half	.L346-.L649
	.byte	1,5,18,9
	.half	.L349-.L346
	.byte	3,9,1,9
	.half	.L175-.L349
	.byte	0,1,1,5,56,0,5,2
	.word	.L29
	.byte	3,205,3,1,5,43,9
	.half	.L649-.L29
	.byte	3,78,1,5,63,9
	.half	.L346-.L649
	.byte	3,50,1,5,16,9
	.half	.L349-.L346
	.byte	3,3,1,5,18,9
	.half	.L650-.L349
	.byte	3,84,1,7,9
	.half	.L175-.L650
	.byte	0,1,1
.L646:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_2')
	.sect	'.debug_ranges'
.L174:
	.word	-1,.L29,0,.L175-.L29,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_3')
	.sect	'.debug_info'
.L176:
	.word	240
	.half	3
	.word	.L177
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L179,.L178
	.byte	2
	.word	.L72
	.byte	3
	.byte	'.cocofun_3',0,1,143,5,13,1
	.word	.L43,.L180,.L42
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_3')
	.sect	'.debug_abbrev'
.L177:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_3')
	.sect	'.debug_line'
.L178:
	.word	.L652-.L651
.L651:
	.half	3
	.word	.L654-.L653
.L653:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L654:
	.byte	5,39,7,0,5,2
	.word	.L43
	.byte	3,158,5,1,5,59,9
	.half	.L379-.L43
	.byte	1,9
	.half	.L180-.L379
	.byte	0,1,1,5,39,0,5,2
	.word	.L43
	.byte	3,158,5,1,5,49,9
	.half	.L379-.L43
	.byte	3,224,0,1,5,59,9
	.half	.L382-.L379
	.byte	3,160,127,1,7,9
	.half	.L180-.L382
	.byte	0,1,1
.L652:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_3')
	.sect	'.debug_ranges'
.L179:
	.word	-1,.L43,0,.L180-.L43,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_4')
	.sect	'.debug_info'
.L181:
	.word	240
	.half	3
	.word	.L182
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L184,.L183
	.byte	2
	.word	.L72
	.byte	3
	.byte	'.cocofun_4',0,1,248,6,13,1
	.word	.L51,.L185,.L50
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_4')
	.sect	'.debug_abbrev'
.L182:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_4')
	.sect	'.debug_line'
.L183:
	.word	.L656-.L655
.L655:
	.half	3
	.word	.L658-.L657
.L657:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L658:
	.byte	5,42,7,0,5,2
	.word	.L51
	.byte	3,131,7,1,5,43,1,5,7,9
	.half	.L659-.L51
	.byte	1,5,42,9
	.half	.L660-.L659
	.byte	1,9
	.half	.L185-.L660
	.byte	0,1,1,5,42,0,5,2
	.word	.L51
	.byte	3,233,7,1,5,43,1,5,7,9
	.half	.L659-.L51
	.byte	1,5,42,9
	.half	.L660-.L659
	.byte	1,3,154,127,1,7,9
	.half	.L185-.L660
	.byte	0,1,1
.L656:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_4')
	.sect	'.debug_ranges'
.L184:
	.word	-1,.L51,0,.L185-.L51,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_5')
	.sect	'.debug_info'
.L186:
	.word	240
	.half	3
	.word	.L187
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L189,.L188
	.byte	2
	.word	.L72
	.byte	3
	.byte	'.cocofun_5',0,1,152,3,16,1
	.word	.L31,.L190,.L30
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_5')
	.sect	'.debug_abbrev'
.L187:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_5')
	.sect	'.debug_line'
.L188:
	.word	.L662-.L661
.L661:
	.half	3
	.word	.L664-.L663
.L663:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0,0,0,0,0
.L664:
	.byte	5,43,7,0,5,2
	.word	.L31
	.byte	3,155,3,1,5,56,9
	.half	.L665-.L31
	.byte	1,9
	.half	.L190-.L665
	.byte	0,1,1,5,43,0,5,2
	.word	.L31
	.byte	3,205,3,1,5,56,9
	.half	.L665-.L31
	.byte	1,9
	.half	.L666-.L665
	.byte	3,78,1,7,9
	.half	.L190-.L666
	.byte	0,1,1,5,33,0,5,2
	.word	.L31
	.byte	3,250,3,1,5,46,9
	.half	.L665-.L31
	.byte	1,5,56,9
	.half	.L666-.L665
	.byte	3,161,127,1,7,9
	.half	.L190-.L666
	.byte	0,1,1,5,37,0,5,2
	.word	.L31
	.byte	3,193,4,1,5,50,9
	.half	.L665-.L31
	.byte	1,5,56,9
	.half	.L666-.L665
	.byte	3,218,126,1,7,9
	.half	.L190-.L666
	.byte	0,1,1,5,39,0,5,2
	.word	.L31
	.byte	3,158,5,1,5,52,9
	.half	.L665-.L31
	.byte	1,5,56,9
	.half	.L666-.L665
	.byte	3,253,125,1,7,9
	.half	.L190-.L666
	.byte	0,1,1,5,29,0,5,2
	.word	.L31
	.byte	3,254,5,1,5,42,9
	.half	.L665-.L31
	.byte	1,5,56,9
	.half	.L666-.L665
	.byte	3,157,125,1,7,9
	.half	.L190-.L666
	.byte	0,1,1
.L662:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_5')
	.sect	'.debug_ranges'
.L189:
	.word	-1,.L31,0,.L190-.L31,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ResetEndInitCounter')
	.sect	'.debug_info'
.L191:
	.word	243
	.half	3
	.word	.L192
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Mcal_ResetEndInitCounter',0,4,150,1,24
	.word	.L339
	.byte	5,3
	.word	Mcal_ResetEndInitCounter
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ResetEndInitCounter')
	.sect	'.debug_abbrev'
.L192:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ResetEndInitCounterRedn')
	.sect	'.debug_info'
.L193:
	.word	247
	.half	3
	.word	.L194
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Mcal_ResetEndInitCounterRedn',0,4,151,1,24
	.word	.L340
	.byte	5,3
	.word	Mcal_ResetEndInitCounterRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ResetEndInitCounterRedn')
	.sect	'.debug_abbrev'
.L194:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SafetyResetEndInitCounter')
	.sect	'.debug_info'
.L195:
	.word	249
	.half	3
	.word	.L196
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Mcal_SafetyResetEndInitCounter',0,4,169,1,15
	.word	.L224
	.byte	5,3
	.word	Mcal_SafetyResetEndInitCounter
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SafetyResetEndInitCounter')
	.sect	'.debug_abbrev'
.L196:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SafetyResetEndInitCounterRedn')
	.sect	'.debug_info'
.L197:
	.word	253
	.half	3
	.word	.L198
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Mcal_SafetyResetEndInitCounterRedn',0,4,170,1,15
	.word	.L224
	.byte	5,3
	.word	Mcal_SafetyResetEndInitCounterRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SafetyResetEndInitCounterRedn')
	.sect	'.debug_abbrev'
.L198:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_WdgSafetyEndInitSem')
	.sect	'.debug_info'
.L199:
	.word	243
	.half	3
	.word	.L200
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Mcal_WdgSafetyEndInitSem',0,4,173,1,15
	.word	.L224
	.byte	5,3
	.word	Mcal_WdgSafetyEndInitSem
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_WdgSafetyEndInitSem')
	.sect	'.debug_abbrev'
.L200:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_WdgSafetyEndInitSemRedn')
	.sect	'.debug_info'
.L201:
	.word	247
	.half	3
	.word	.L202
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Mcal_WdgSafetyEndInitSemRedn',0,4,174,1,15
	.word	.L224
	.byte	5,3
	.word	Mcal_WdgSafetyEndInitSemRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_WdgSafetyEndInitSemRedn')
	.sect	'.debug_abbrev'
.L202:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Swdt_TimValue')
	.sect	'.debug_info'
.L203:
	.word	232
	.half	3
	.word	.L204
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Swdt_TimValue',0,4,207,1,15
	.word	.L224
	.byte	5,3
	.word	Swdt_TimValue
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Swdt_TimValue')
	.sect	'.debug_abbrev'
.L204:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Swdt_TimValueRedn')
	.sect	'.debug_info'
.L205:
	.word	236
	.half	3
	.word	.L206
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Swdt_TimValueRedn',0,4,208,1,15
	.word	.L224
	.byte	5,3
	.word	Swdt_TimValueRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Swdt_TimValueRedn')
	.sect	'.debug_abbrev'
.L206:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Wdt0_TimValue')
	.sect	'.debug_info'
.L207:
	.word	232
	.half	3
	.word	.L208
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Wdt0_TimValue',0,4,209,1,15
	.word	.L224
	.byte	5,3
	.word	Wdt0_TimValue
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Wdt0_TimValue')
	.sect	'.debug_abbrev'
.L208:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Wdt0_TimValueRedn')
	.sect	'.debug_info'
.L209:
	.word	236
	.half	3
	.word	.L210
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Wdt0_TimValueRedn',0,4,210,1,15
	.word	.L224
	.byte	5,3
	.word	Wdt0_TimValueRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Wdt0_TimValueRedn')
	.sect	'.debug_abbrev'
.L210:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Wdt1_TimValue')
	.sect	'.debug_info'
.L211:
	.word	232
	.half	3
	.word	.L212
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Wdt1_TimValue',0,4,212,1,15
	.word	.L224
	.byte	5,3
	.word	Wdt1_TimValue
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Wdt1_TimValue')
	.sect	'.debug_abbrev'
.L212:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Wdt1_TimValueRedn')
	.sect	'.debug_info'
.L213:
	.word	236
	.half	3
	.word	.L214
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Wdt1_TimValueRedn',0,4,213,1,15
	.word	.L224
	.byte	5,3
	.word	Wdt1_TimValueRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Wdt1_TimValueRedn')
	.sect	'.debug_abbrev'
.L214:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Wdt2_TimValue')
	.sect	'.debug_info'
.L215:
	.word	232
	.half	3
	.word	.L216
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Wdt2_TimValue',0,4,215,1,15
	.word	.L224
	.byte	5,3
	.word	Wdt2_TimValue
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Wdt2_TimValue')
	.sect	'.debug_abbrev'
.L216:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Wdt2_TimValueRedn')
	.sect	'.debug_info'
.L217:
	.word	236
	.half	3
	.word	.L218
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'Wdt2_TimValueRedn',0,4,216,1,15
	.word	.L224
	.byte	5,3
	.word	Wdt2_TimValueRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Wdt2_TimValueRedn')
	.sect	'.debug_abbrev'
.L218:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('ScuWdtPtrList')
	.sect	'.debug_info'
.L219:
	.word	232
	.half	3
	.word	.L220
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'ScuWdtPtrList',0,4,254,1,28
	.word	.L341
	.byte	5,3
	.word	ScuWdtPtrList
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('ScuWdtPtrList')
	.sect	'.debug_abbrev'
.L220:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('ScuWdtPtrListRedn')
	.sect	'.debug_info'
.L221:
	.word	236
	.half	3
	.word	.L222
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_WdgLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L72
	.byte	3
	.byte	'ScuWdtPtrListRedn',0,4,163,2,28
	.word	.L342
	.byte	5,3
	.word	ScuWdtPtrListRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('ScuWdtPtrListRedn')
	.sect	'.debug_abbrev'
.L222:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_1')
	.sect	'.debug_loc'
.L36:
	.word	-1,.L37,0,.L170-.L37
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_2')
	.sect	'.debug_loc'
.L28:
	.word	-1,.L29,0,.L175-.L29
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_3')
	.sect	'.debug_loc'
.L42:
	.word	-1,.L43,0,.L180-.L43
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_4')
	.sect	'.debug_loc'
.L50:
	.word	-1,.L51,0,.L185-.L51
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_5')
	.sect	'.debug_loc'
.L30:
	.word	-1,.L31,0,.L190-.L31
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_CpuWdtCheckAccess')
	.sect	'.debug_loc'
.L251:
	.word	-1,.L67,0,.L421-.L67
	.half	1
	.byte	84
	.word	.L423-.L67,.L249-.L67
	.half	5
	.byte	144,32,157,32,0
	.word	.L422-.L67,.L249-.L67
	.half	1
	.byte	85
	.word	0,0
.L253:
	.word	-1,.L67,0,.L422-.L67
	.half	1
	.byte	85
	.word	.L424-.L67,.L249-.L67
	.half	1
	.byte	86
	.word	0,0
.L254:
	.word	-1,.L67,.L421-.L67,.L249-.L67
	.half	1
	.byte	84
	.word	0,0
.L66:
	.word	-1,.L67,0,.L249-.L67
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_CpuWdtModifyAccess')
	.sect	'.debug_loc'
.L243:
	.word	-1,.L63,.L413-.L63,.L237-.L63
	.half	1
	.byte	84
	.word	0,0
.L62:
	.word	-1,.L63,0,.L237-.L63
	.half	2
	.byte	138,0
	.word	0,0
.L239:
	.word	-1,.L63,0,.L413-.L63
	.half	1
	.byte	84
	.word	.L415-.L63,.L237-.L63
	.half	5
	.byte	144,32,157,32,0
	.word	.L414-.L63,.L237-.L63
	.half	1
	.byte	85
	.word	0,0
.L241:
	.word	-1,.L63,0,.L414-.L63
	.half	1
	.byte	85
	.word	.L416-.L63,.L237-.L63
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_CpuWdtPwSequence')
	.sect	'.debug_loc'
.L261:
	.word	-1,.L71,.L427-.L71,.L258-.L71
	.half	1
	.byte	84
	.word	0,0
.L70:
	.word	-1,.L71,0,.L258-.L71
	.half	2
	.byte	138,0
	.word	0,0
.L260:
	.word	-1,.L71,0,.L427-.L71
	.half	1
	.byte	84
	.word	.L428-.L71,.L258-.L71
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_ResetCpuENDINIT')
	.sect	'.debug_loc'
.L34:
	.word	-1,.L35,0,.L351-.L35
	.half	2
	.byte	138,0
	.word	.L351-.L35,.L262-.L35
	.half	2
	.byte	138,8
	.word	.L262-.L35,.L262-.L35
	.half	2
	.byte	138,0
	.word	0,0
.L267:
	.word	-1,.L35,.L358-.L35,.L170-.L35
	.half	1
	.byte	82
	.word	.L359-.L35,.L360-.L35
	.half	1
	.byte	82
	.word	.L362-.L35,.L361-.L35
	.half	1
	.byte	95
	.word	0,0
.L268:
	.word	-1,.L35,.L360-.L35,.L363-.L35
	.half	1
	.byte	82
	.word	0,0
.L266:
	.word	-1,.L35,.L357-.L35,.L170-.L35
	.half	1
	.byte	89
	.word	.L359-.L35,.L361-.L35
	.half	1
	.byte	89
	.word	.L361-.L35,.L365-.L35
	.half	1
	.byte	95
	.word	0,0
.L275:
	.word	-1,.L35,.L355-.L35,.L170-.L35
	.half	1
	.byte	109
	.word	.L359-.L35,.L262-.L35
	.half	1
	.byte	109
	.word	0,0
.L273:
	.word	-1,.L35,.L354-.L35,.L170-.L35
	.half	1
	.byte	108
	.word	.L359-.L35,.L262-.L35
	.half	1
	.byte	108
	.word	0,0
.L269:
	.word	-1,.L35,.L363-.L35,.L364-.L35
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L277:
	.word	-1,.L35,.L356-.L35,.L170-.L35
	.half	1
	.byte	110
	.word	.L359-.L35,.L262-.L35
	.half	1
	.byte	110
	.word	0,0
.L278:
	.word	-1,.L35,.L358-.L35,.L170-.L35
	.half	1
	.byte	111
	.word	.L359-.L35,.L262-.L35
	.half	1
	.byte	111
	.word	0,0
.L271:
	.word	-1,.L35,0,.L352-.L35
	.half	2
	.byte	145,120
	.word	.L31-.L35,.L190-.L35
	.half	2
	.byte	145,120
	.word	.L37-.L35,.L170-.L35
	.half	2
	.byte	145,120
	.word	.L359-.L35,.L262-.L35
	.half	2
	.byte	145,120
	.word	0,0
.L264:
	.word	-1,.L35,0,.L352-.L35
	.half	1
	.byte	84
	.word	.L31-.L35,.L190-.L35
	.half	1
	.byte	84
	.word	.L31-.L35,.L190-.L35
	.half	1
	.byte	88
	.word	.L37-.L35,.L170-.L35
	.half	1
	.byte	84
	.word	.L353-.L35,.L170-.L35
	.half	1
	.byte	88
	.word	.L359-.L35,.L262-.L35
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_ResetENDINIT')
	.sect	'.debug_loc'
.L225:
	.word	-1,.L47,.L400-.L47,.L401-.L47
	.half	1
	.byte	95
	.word	0,0
.L226:
	.word	-1,.L47,.L402-.L47,.L223-.L47
	.half	1
	.byte	88
	.word	0,0
.L227:
	.word	-1,.L47,.L403-.L47,.L10-.L47
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L46:
	.word	-1,.L47,0,.L223-.L47
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_ResetSafetyENDINIT_Timed')
	.sect	'.debug_loc'
.L56:
	.word	-1,.L57,0,.L291-.L57
	.half	2
	.byte	138,0
	.word	0,0
.L293:
	.word	-1,.L57,.L408-.L57,.L21-.L57
	.half	1
	.byte	82
	.word	.L20-.L57,.L291-.L57
	.half	1
	.byte	82
	.word	0,0
.L292:
	.word	-1,.L57,0,.L408-.L57
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SafetyCheckAccess')
	.sect	'.debug_loc'
.L246:
	.word	-1,.L65,0,.L417-.L65
	.half	1
	.byte	84
	.word	.L419-.L65,.L244-.L65
	.half	1
	.byte	95
	.word	.L418-.L65,.L244-.L65
	.half	1
	.byte	85
	.word	0,0
.L248:
	.word	-1,.L65,0,.L418-.L65
	.half	1
	.byte	85
	.word	.L420-.L65,.L244-.L65
	.half	1
	.byte	86
	.word	0,0
.L64:
	.word	-1,.L65,0,.L244-.L65
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SafetyModifyAccess')
	.sect	'.debug_loc'
.L60:
	.word	-1,.L61,0,.L232-.L61
	.half	2
	.byte	138,0
	.word	0,0
.L234:
	.word	-1,.L61,0,.L409-.L61
	.half	1
	.byte	84
	.word	.L411-.L61,.L232-.L61
	.half	1
	.byte	95
	.word	.L410-.L61,.L232-.L61
	.half	1
	.byte	85
	.word	0,0
.L236:
	.word	-1,.L61,0,.L410-.L61
	.half	1
	.byte	85
	.word	.L412-.L61,.L232-.L61
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SafetyPwSequence')
	.sect	'.debug_loc'
.L68:
	.word	-1,.L69,0,.L255-.L69
	.half	2
	.byte	138,0
	.word	0,0
.L257:
	.word	-1,.L69,0,.L425-.L69
	.half	1
	.byte	84
	.word	.L426-.L69,.L255-.L69
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SetCpuENDINIT')
	.sect	'.debug_loc'
.L38:
	.word	-1,.L39,0,.L366-.L39
	.half	2
	.byte	138,0
	.word	.L366-.L39,.L279-.L39
	.half	2
	.byte	138,8
	.word	.L279-.L39,.L279-.L39
	.half	2
	.byte	138,0
	.word	0,0
.L283:
	.word	-1,.L39,.L368-.L39,.L371-.L39
	.half	1
	.byte	82
	.word	.L372-.L39,.L369-.L39
	.half	1
	.byte	95
	.word	0,0
.L284:
	.word	-1,.L39,.L371-.L39,.L373-.L39
	.half	1
	.byte	82
	.word	0,0
.L282:
	.word	-1,.L39,.L357-.L39,.L170-.L39
	.half	1
	.byte	89
	.word	.L358-.L39,.L170-.L39
	.half	1
	.byte	85
	.word	.L367-.L39,.L368-.L39
	.half	1
	.byte	85
	.word	.L367-.L39,.L369-.L39
	.half	1
	.byte	89
	.word	.L369-.L39,.L370-.L39
	.half	1
	.byte	95
	.word	.L370-.L39,.L374-.L39
	.half	1
	.byte	88
	.word	.L375-.L39,.L376-.L39
	.half	1
	.byte	95
	.word	0,0
.L288:
	.word	-1,.L39,.L355-.L39,.L170-.L39
	.half	1
	.byte	109
	.word	.L367-.L39,.L279-.L39
	.half	1
	.byte	109
	.word	0,0
.L287:
	.word	-1,.L39,.L354-.L39,.L170-.L39
	.half	1
	.byte	108
	.word	.L367-.L39,.L279-.L39
	.half	1
	.byte	108
	.word	0,0
.L289:
	.word	-1,.L39,.L356-.L39,.L170-.L39
	.half	1
	.byte	110
	.word	.L367-.L39,.L279-.L39
	.half	1
	.byte	110
	.word	0,0
.L290:
	.word	-1,.L39,.L358-.L39,.L170-.L39
	.half	1
	.byte	111
	.word	.L367-.L39,.L279-.L39
	.half	1
	.byte	111
	.word	0,0
.L286:
	.word	-1,.L39,.L31-.L39,.L190-.L39
	.half	2
	.byte	145,120
	.word	.L37-.L39,.L170-.L39
	.half	2
	.byte	145,120
	.word	0,.L279-.L39
	.half	2
	.byte	145,120
	.word	0,0
.L281:
	.word	-1,.L39,.L31-.L39,.L190-.L39
	.half	1
	.byte	84
	.word	.L31-.L39,.L190-.L39
	.half	1
	.byte	88
	.word	.L37-.L39,.L170-.L39
	.half	1
	.byte	84
	.word	.L353-.L39,.L170-.L39
	.half	1
	.byte	88
	.word	0,.L368-.L39
	.half	1
	.byte	84
	.word	.L367-.L39,.L370-.L39
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SetENDINIT')
	.sect	'.debug_loc'
.L229:
	.word	-1,.L53,.L404-.L53,.L228-.L53
	.half	1
	.byte	88
	.word	0,0
.L230:
	.word	-1,.L53,.L405-.L53,.L406-.L53
	.half	1
	.byte	95
	.word	0,0
.L231:
	.word	-1,.L53,.L407-.L53,.L14-.L53
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L52:
	.word	-1,.L53,0,.L228-.L53
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SetSafetyENDINIT_Timed')
	.sect	'.debug_loc'
.L58:
	.word	-1,.L59,0,.L294-.L59
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lCpuCheckAccess')
	.sect	'.debug_loc'
.L331:
	.word	-1,.L45,.L31-.L45,.L190-.L45
	.half	1
	.byte	85
	.word	.L379-.L45,.L180-.L45
	.half	1
	.byte	85
	.word	0,.L327-.L45
	.half	1
	.byte	85
	.word	0,0
.L333:
	.word	-1,.L45,.L31-.L45,.L190-.L45
	.half	1
	.byte	86
	.word	.L379-.L45,.L180-.L45
	.half	1
	.byte	86
	.word	0,.L327-.L45
	.half	1
	.byte	86
	.word	0,0
.L44:
	.word	-1,.L45,0,.L327-.L45
	.half	2
	.byte	138,0
	.word	0,0
.L334:
	.word	-1,.L45,.L397-.L45,.L398-.L45
	.half	1
	.byte	95
	.word	.L399-.L45,.L327-.L45
	.half	1
	.byte	95
	.word	0,0
.L335:
	.word	-1,.L45,.L382-.L45,.L180-.L45
	.half	1
	.byte	111
	.word	.L396-.L45,.L327-.L45
	.half	1
	.byte	111
	.word	0,0
.L329:
	.word	-1,.L45,.L31-.L45,.L190-.L45
	.half	1
	.byte	84
	.word	.L379-.L45,.L180-.L45
	.half	1
	.byte	84
	.word	0,.L327-.L45
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lCpuModifyAccess')
	.sect	'.debug_loc'
.L323:
	.word	-1,.L41,.L386-.L41,.L387-.L41
	.half	1
	.byte	90
	.word	0,0
.L40:
	.word	-1,.L41,0,.L377-.L41
	.half	2
	.byte	138,0
	.word	.L377-.L41,.L310-.L41
	.half	2
	.byte	138,8
	.word	.L310-.L41,.L310-.L41
	.half	2
	.byte	138,0
	.word	0,0
.L314:
	.word	-1,.L41,.L378-.L41,.L190-.L41
	.half	1
	.byte	85
	.word	.L378-.L41,.L190-.L41
	.half	1
	.byte	92
	.word	.L379-.L41,.L180-.L41
	.half	1
	.byte	85
	.word	.L379-.L41,.L180-.L41
	.half	1
	.byte	92
	.word	0,.L380-.L41
	.half	1
	.byte	85
	.word	.L381-.L41,.L310-.L41
	.half	1
	.byte	92
	.word	0,0
.L319:
	.word	-1,.L41,.L390-.L41,.L391-.L41
	.half	1
	.byte	82
	.word	.L392-.L41,.L310-.L41
	.half	1
	.byte	89
	.word	0,0
.L322:
	.word	-1,.L41,.L384-.L41,.L310-.L41
	.half	1
	.byte	88
	.word	0,0
.L320:
	.word	-1,.L41,.L391-.L41,.L393-.L41
	.half	1
	.byte	82
	.word	0,0
.L316:
	.word	-1,.L41,.L378-.L41,.L190-.L41
	.half	1
	.byte	86
	.word	.L378-.L41,.L190-.L41
	.half	1
	.byte	94
	.word	.L379-.L41,.L180-.L41
	.half	1
	.byte	86
	.word	.L379-.L41,.L180-.L41
	.half	1
	.byte	94
	.word	0,.L380-.L41
	.half	1
	.byte	86
	.word	.L381-.L41,.L310-.L41
	.half	1
	.byte	94
	.word	0,0
.L321:
	.word	-1,.L41,.L388-.L41,.L389-.L41
	.half	1
	.byte	93
	.word	0,0
.L318:
	.word	-1,.L41,.L384-.L41,.L385-.L41
	.half	1
	.byte	95
	.word	.L385-.L41,.L394-.L41
	.half	5
	.byte	144,32,157,32,0
	.word	.L395-.L41,.L310-.L41
	.half	1
	.byte	90
	.word	0,0
.L326:
	.word	-1,.L41,.L382-.L41,.L180-.L41
	.half	1
	.byte	111
	.word	.L383-.L41,.L310-.L41
	.half	1
	.byte	111
	.word	0,0
.L325:
	.word	-1,.L41,.L378-.L41,.L190-.L41
	.half	2
	.byte	145,120
	.word	.L379-.L41,.L180-.L41
	.half	2
	.byte	145,120
	.word	0,.L310-.L41
	.half	2
	.byte	145,120
	.word	0,0
.L312:
	.word	-1,.L41,.L378-.L41,.L190-.L41
	.half	1
	.byte	84
	.word	.L378-.L41,.L190-.L41
	.half	1
	.byte	91
	.word	.L379-.L41,.L180-.L41
	.half	1
	.byte	84
	.word	.L379-.L41,.L180-.L41
	.half	1
	.byte	91
	.word	0,.L380-.L41
	.half	1
	.byte	84
	.word	.L377-.L41,.L310-.L41
	.half	1
	.byte	91
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lCpuPwSequence')
	.sect	'.debug_loc'
.L26:
	.word	-1,.L27,0,.L295-.L27
	.half	2
	.byte	138,0
	.word	0,0
.L299:
	.word	-1,.L27,0,.L343-.L27
	.half	1
	.byte	85
	.word	0,0
.L301:
	.word	-1,.L27,.L344-.L27,.L345-.L27
	.half	1
	.byte	85
	.word	.L31-.L27,.L190-.L27
	.half	5
	.byte	144,32,157,32,0
	.word	.L346-.L27,.L175-.L27
	.half	5
	.byte	144,32,157,32,0
	.word	.L347-.L27,.L348-.L27
	.half	5
	.byte	144,32,157,32,0
	.word	.L2-.L27,.L295-.L27
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L297:
	.word	-1,.L27,.L31-.L27,.L190-.L27
	.half	1
	.byte	84
	.word	.L346-.L27,.L175-.L27
	.half	1
	.byte	84
	.word	0,.L295-.L27
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lCpuRelValue')
	.sect	'.debug_loc'
.L32:
	.word	-1,.L33,0,.L303-.L33
	.half	2
	.byte	138,0
	.word	0,0
.L308:
	.word	-1,.L33,.L31-.L33,.L190-.L33
	.half	1
	.byte	82
	.word	.L346-.L33,.L175-.L33
	.half	1
	.byte	82
	.word	0,.L303-.L33
	.half	1
	.byte	82
	.word	0,0
.L309:
	.word	-1,.L33,.L349-.L33,.L175-.L33
	.half	1
	.byte	111
	.word	.L350-.L33,.L303-.L33
	.half	1
	.byte	111
	.word	0,0
.L307:
	.word	-1,.L33,.L31-.L33,.L190-.L33
	.half	1
	.byte	85
	.word	.L346-.L33,.L175-.L33
	.half	1
	.byte	85
	.word	0,.L303-.L33
	.half	1
	.byte	85
	.word	0,0
.L305:
	.word	-1,.L33,.L31-.L33,.L190-.L33
	.half	1
	.byte	84
	.word	.L346-.L33,.L175-.L33
	.half	1
	.byte	84
	.word	0,.L303-.L33
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lResetSafetyENDINIT')
	.sect	'.debug_loc'
.L48:
	.word	-1,.L49,0,.L337-.L49
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_lSetSafetyENDINIT')
	.sect	'.debug_loc'
.L54:
	.word	-1,.L55,0,.L336-.L55
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L667:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Mcal_lCpuPwSequence')
	.sect	'.debug_frame'
	.word	24
	.word	.L667,.L27,.L295-.L27
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_lCpuRelValue')
	.sect	'.debug_frame'
	.word	24
	.word	.L667,.L33,.L303-.L33
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_ResetCpuENDINIT')
	.sect	'.debug_frame'
	.word	36
	.word	.L667,.L35,.L262-.L35
	.byte	4
	.word	(.L351-.L35)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L262-.L351)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_SetCpuENDINIT')
	.sect	'.debug_frame'
	.word	36
	.word	.L667,.L39,.L279-.L39
	.byte	4
	.word	(.L366-.L39)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L279-.L366)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_lCpuModifyAccess')
	.sect	'.debug_frame'
	.word	36
	.word	.L667,.L41,.L310-.L41
	.byte	4
	.word	(.L377-.L41)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L310-.L377)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_lCpuCheckAccess')
	.sect	'.debug_frame'
	.word	24
	.word	.L667,.L45,.L327-.L45
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_ResetENDINIT')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L47,.L223-.L47
	.sdecl	'.debug_frame',debug,cluster('Mcal_lResetSafetyENDINIT')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L49,.L337-.L49
	.sdecl	'.debug_frame',debug,cluster('Mcal_SetENDINIT')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L53,.L228-.L53
	.sdecl	'.debug_frame',debug,cluster('Mcal_lSetSafetyENDINIT')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L55,.L336-.L55
	.sdecl	'.debug_frame',debug,cluster('Mcal_ResetSafetyENDINIT_Timed')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L57,.L291-.L57
	.sdecl	'.debug_frame',debug,cluster('Mcal_SetSafetyENDINIT_Timed')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L59,.L294-.L59
	.sdecl	'.debug_frame',debug,cluster('Mcal_SafetyModifyAccess')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L61,.L232-.L61
	.sdecl	'.debug_frame',debug,cluster('Mcal_CpuWdtModifyAccess')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L63,.L237-.L63
	.sdecl	'.debug_frame',debug,cluster('Mcal_SafetyCheckAccess')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L65,.L244-.L65
	.sdecl	'.debug_frame',debug,cluster('Mcal_CpuWdtCheckAccess')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L67,.L249-.L67
	.sdecl	'.debug_frame',debug,cluster('Mcal_SafetyPwSequence')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L69,.L255-.L69
	.sdecl	'.debug_frame',debug,cluster('Mcal_CpuWdtPwSequence')
	.sect	'.debug_frame'
	.word	12
	.word	.L667,.L71,.L258-.L71
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L668:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_2')
	.sect	'.debug_frame'
	.word	24
	.word	.L668,.L29,.L175-.L29
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_5')
	.sect	'.debug_frame'
	.word	24
	.word	.L668,.L31,.L190-.L31
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_1')
	.sect	'.debug_frame'
	.word	24
	.word	.L668,.L37,.L170-.L37
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_3')
	.sect	'.debug_frame'
	.word	24
	.word	.L668,.L43,.L180-.L43
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_4')
	.sect	'.debug_frame'
	.word	24
	.word	.L668,.L51,.L185-.L51
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1328  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1329  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1330  /*Memory Map of the Code*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1331  #define MCAL_WDGLIB_STOP_SEC_CODE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1332  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1333    Allows to map variables, constants and code of modules to individual
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1334    memory sections.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1335  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1336  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1337   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1338  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1339  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1340  #define IFX_MCAL_WDGLIB_STOP_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1341  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1342   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1343  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_WdgLib.c	  1344  #endif

	; Module end
