Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      230 LCs used as LUT4 only
Info:      114 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       87 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 201)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 201)
Info: promoting busy_SB_LUT4_I0_O [cen] (fanout 32)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [cen] (fanout 21)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I3_1_O [cen] (fanout 21)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 21)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x1499a7c3

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc2b08e2e

Info: Device utilisation:
Info: 	         ICESTORM_LC:   441/ 7680     5%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 363 cells, random placement wirelen = 13837.
Info:     at initial placer iter 0, wirelen = 2008
Info:     at initial placer iter 1, wirelen = 1851
Info:     at initial placer iter 2, wirelen = 1774
Info:     at initial placer iter 3, wirelen = 1780
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1775, spread = 3302, legal = 3565; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 1820, spread = 3282, legal = 3523; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1888, spread = 3103, legal = 3256; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 1981, spread = 2982, legal = 3202; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 2058, spread = 2886, legal = 3091; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 2095, spread = 2916, legal = 3129; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 2126, spread = 2978, legal = 3204; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 2159, spread = 2911, legal = 3146; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 2202, spread = 2925, legal = 3148; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 2212, spread = 2862, legal = 3159; time = 0.02s
Info: HeAP Placer Time: 0.23s
Info:   of which solving equations: 0.14s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 17, wirelen = 3091
Info:   at iteration #5: temp = 0.000000, timing cost = 12, wirelen = 2209
Info:   at iteration #10: temp = 0.000000, timing cost = 12, wirelen = 2011
Info:   at iteration #15: temp = 0.000000, timing cost = 13, wirelen = 1965
Info:   at iteration #16: temp = 0.000000, timing cost = 11, wirelen = 1976 
Info: SA placement time 0.26s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 92.99 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.26 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.65 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 72579,  73067) |*********+
Info: [ 73067,  73555) |+
Info: [ 73555,  74043) |*********+
Info: [ 74043,  74531) |+
Info: [ 74531,  75019) |*+
Info: [ 75019,  75507) |***********+
Info: [ 75507,  75995) |+
Info: [ 75995,  76483) |**+
Info: [ 76483,  76971) |************+
Info: [ 76971,  77459) |***************************************************+
Info: [ 77459,  77947) |************************************************************ 
Info: [ 77947,  78435) |********************+
Info: [ 78435,  78923) |**************+
Info: [ 78923,  79411) |********+
Info: [ 79411,  79899) |*********************************+
Info: [ 79899,  80387) |**********************************+
Info: [ 80387,  80875) |**************************************+
Info: [ 80875,  81363) |************************************************+
Info: [ 81363,  81851) |********************************************* 
Info: [ 81851,  82339) |*********+
Info: Checksum: 0x7b4458a0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1551 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       83        862 |   83   862 |       663|       0.19       0.19|
Info:       1801 |      199       1533 |  116   671 |         0|       0.27       0.46|
Info: Routing complete.
Info: Router1 time 0.46s
Info: Checksum: 0x85fa4ae6

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source start_SB_LUT4_I1_LC.O
Info:  0.6  1.1    Net busy_SB_LUT4_I0_I2_SB_LUT4_O_I1[0] budget 20.330000 ns (1,7) -> (1,8)
Info:                Sink busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  1.5  Source busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  0.6  2.1    Net busy_SB_LUT4_I0_I2_SB_LUT4_O_I2[0] budget 20.330000 ns (1,8) -> (1,8)
Info:                Sink busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:166.17-170.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:97.5-121.8
Info:                  /usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116
Info:                  /usr/local/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9
Info:  0.4  2.5  Source busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  3.5  5.9    Net busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O budget 20.330000 ns (1,8) -> (33,16)
Info:                Sink $gbuf_busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:166.17-170.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:97.5-121.8
Info:                  /usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116
Info:                  /usr/local/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9
Info:  0.6  6.5  Source $gbuf_busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  7.1    Net busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce budget 20.330000 ns (33,16) -> (1,10)
Info:                Sink busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_DFFER_E_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.2  Setup busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_DFFER_E_D_SB_LUT4_O_LC.CEN
Info: 2.0 ns logic, 5.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source multiplicand[0]$sb_io.D_IN_0
Info:  2.8  2.8    Net a_low[0] budget 0.000000 ns (33,7) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:134.41-134.53
Info:  0.2  3.0  Source mult0.calc_3x_SB_LUT4_O_1_LC.COUT
Info:  0.0  3.0    Net mult0.calc_3x_SB_LUT4_O_2_I3 budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.2  Source mult0.calc_3x_SB_LUT4_O_2_LC.COUT
Info:  0.0  3.2    Net mult0.calc_3x_SB_LUT4_O_3_I3 budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.3  Source mult0.calc_3x_SB_LUT4_O_3_LC.COUT
Info:  0.0  3.3    Net mult0.calc_3x_SB_LUT4_O_4_I3 budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.4  Source mult0.calc_3x_SB_LUT4_O_4_LC.COUT
Info:  0.0  3.4    Net mult0.calc_3x_SB_LUT4_O_5_I3 budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.5  Source mult0.calc_3x_SB_LUT4_O_5_LC.COUT
Info:  0.0  3.5    Net mult0.calc_3x_SB_LUT4_O_6_I3 budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.7  Source mult0.calc_3x_SB_LUT4_O_6_LC.COUT
Info:  0.0  3.7    Net mult0.calc_3x_SB_LUT4_O_7_I3 budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.8  Source mult0.calc_3x_SB_LUT4_O_7_LC.COUT
Info:  0.0  3.8    Net mult0.calc_3x_SB_LUT4_O_I3 budget 0.000000 ns (7,9) -> (7,9)
Info:                Sink mult0.calc_3x_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  3.9  Source mult0.calc_3x_SB_LUT4_O_LC.COUT
Info:  0.5  4.4    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.560000 ns (7,9) -> (7,10)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.3  4.7  Source $nextpnr_ICESTORM_LC_4.O
Info:  1.3  6.0    Net mult0.calc_3x[9] budget 81.408997 ns (7,10) -> (9,9)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:172.17-176.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.33-38.40
Info:  0.5  6.4  Setup res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_DFFLC.I0
Info: 1.9 ns logic, 4.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source res_upper_SB_LUT4_O_6_LC.O
Info:  3.1  3.7    Net product[22]$SB_IO_OUT budget 82.792999 ns (6,4) -> (7,33)
Info:                Sink product[22]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:137.41-137.48
Info: 0.5 ns logic, 3.1 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 138.01 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.43 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.65 ns

Info: Slack histogram:
Info:  legend: * represents 4 endpoint(s)
Info:          + represents [1,4) endpoint(s)
Info: [ 76087,  76399) |*****+
Info: [ 76399,  76711) |*+
Info: [ 76711,  77023) |**********+
Info: [ 77023,  77335) |*******+
Info: [ 77335,  77647) |**+
Info: [ 77647,  77959) |****+
Info: [ 77959,  78271) |*********+
Info: [ 78271,  78583) |******+
Info: [ 78583,  78895) |*******+
Info: [ 78895,  79207) |********+
Info: [ 79207,  79519) |******+
Info: [ 79519,  79831) |********+
Info: [ 79831,  80143) |***********+
Info: [ 80143,  80455) |*******+
Info: [ 80455,  80767) |***************+
Info: [ 80767,  81079) |************************************************************ 
Info: [ 81079,  81391) |************+
Info: [ 81391,  81703) |**********+
Info: [ 81703,  82015) |*****************+
Info: [ 82015,  82327) |+
1 warning, 0 errors

Info: Program finished normally.
