# FIFO-Verification-using-SystemVerilog
Verification of Synchronous_FIFO using system verilog
## Architecture
![FIFO_ Architecture](https://github.com/OmniaMohamed12/FIFO-Verification-using-SystemVerilog/assets/110364388/47ba44c1-886c-44ec-b82b-bc1f64163d77)
## Coverage
![photo_5868733941815558342_y](https://github.com/OmniaMohamed12/FIFO-Verification-using-SystemVerilog/assets/110364388/709c74ff-1dbc-4c11-b1d1-f5bc57d402ac)

## Code Coverage
![photo_5868733941815558343_y](https://github.com/OmniaMohamed12/FIFO-Verification-using-SystemVerilog/assets/110364388/d5d001d6-e263-45b1-be4a-6b6676b71747)
