	component niosii_USB is
		port (
			altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_cmd   : inout std_logic                     := 'X';             -- b_SD_cmd
			altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_dat   : inout std_logic                     := 'X';             -- b_SD_dat
			altera_up_sd_card_avalon_interface_0_conduit_end_b_SD_dat3  : inout std_logic                     := 'X';             -- b_SD_dat3
			altera_up_sd_card_avalon_interface_0_conduit_end_o_SD_clock : out   std_logic;                                        -- o_SD_clock
			clk_50_2_in_clk                                             : in    std_logic                     := 'X';             -- clk
			clk_50_3_in_clk                                             : in    std_logic                     := 'X';             -- clk
			clk_50_in_clk                                               : in    std_logic                     := 'X';             -- clk
			cy7c67200_if_0_conduit_end_DATA                             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DATA
			cy7c67200_if_0_conduit_end_ADDR                             : out   std_logic_vector(1 downto 0);                     -- ADDR
			cy7c67200_if_0_conduit_end_RD_N                             : out   std_logic;                                        -- RD_N
			cy7c67200_if_0_conduit_end_WR_N                             : out   std_logic;                                        -- WR_N
			cy7c67200_if_0_conduit_end_CS_N                             : out   std_logic;                                        -- CS_N
			cy7c67200_if_0_conduit_end_RST_N                            : out   std_logic;                                        -- RST_N
			cy7c67200_if_0_conduit_end_INT                              : in    std_logic                     := 'X';             -- INT
			reset_bridge_in_reset_reset_n                               : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_out_clk                                           : out   std_logic;                                        -- clk
			sdram_wire_addr                                             : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                                               : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                                            : out   std_logic;                                        -- cas_n
			sdram_wire_cke                                              : out   std_logic;                                        -- cke
			sdram_wire_cs_n                                             : out   std_logic;                                        -- cs_n
			sdram_wire_dq                                               : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                                              : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                                            : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                                             : out   std_logic;                                        -- we_n
			sys_clk_out_clk                                             : out   std_logic                                         -- clk
		);
	end component niosii_USB;

