
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Apr 18 15:06:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/dev/fpga/MultiCycleRISCV/riscv/riscv.srcs/utils_1/imports/synth_1/top_testbench.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/dev/fpga/MultiCycleRISCV/riscv/riscv.srcs/utils_1/imports/synth_1/top_testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.395 ; gain = 466.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'resetn' is used before its declaration [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/top.v:39]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_multi' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/riscv_multi.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/controller.v:5]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/aludec.v:2]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/aludec.v:2]
INFO: [Synth 8-6157] synthesizing module 'immsrcdec' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/immsrcdec.v:9]
INFO: [Synth 8-6155] done synthesizing module 'immsrcdec' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/immsrcdec.v:9]
WARNING: [Synth 8-567] referenced signal 'op' should be on the sensitivity list [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/controller.v:259]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/controller.v:5]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/datapath.v:1]
WARNING: [Synth 8-567] referenced signal 'adr' should be on the sensitivity list [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/datapath.v:54]
WARNING: [Synth 8-567] referenced signal 'WriteData' should be on the sensitivity list [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/datapath.v:54]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/dev/fpga/MultiCycleRISCV/riscv/riscv.runs/synth_1/.Xil/Vivado-7092-DESKTOP-91CSLS9/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/riscv.runs/synth_1/.Xil/Vivado-7092-DESKTOP-91CSLS9/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'blk_mem_gen_0' is unconnected for instance 'ram' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/datapath.v:63]
WARNING: [Synth 8-7023] instance 'ram' of module 'blk_mem_gen_0' has 8 connections declared, but only 7 given [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/datapath.v:63]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/flopenr.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/flopenr.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/flopr.v:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/flopr.v:4]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/extend.v:1]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/extend.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/mux4.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/mux3.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/alu.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_multi' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/riscv_multi.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/top.v:1]
WARNING: [Synth 8-6014] Unused sequential element uart_tx_counter_reg was removed.  [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/top.v:118]
WARNING: [Synth 8-7129] Port instr[6] in module extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[5] in module extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[4] in module extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[3] in module extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[2] in module extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[1] in module extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[0] in module extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[31] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[30] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[29] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[28] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[27] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[26] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[25] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[24] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[23] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[22] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[21] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[20] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[19] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[18] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[17] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[16] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[15] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[14] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[13] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[12] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[11] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[10] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[9] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[8] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[7] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[6] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[5] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[4] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[3] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[2] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[1] in module controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadData[0] in module controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.121 ; gain = 581.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.121 ; gain = 581.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.121 ; gain = 581.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1158.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/dev/fpga/MultiCycleRISCV/riscv/riscv.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rvmulti/dp/ram'
Finished Parsing XDC File [c:/dev/fpga/MultiCycleRISCV/riscv/riscv.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rvmulti/dp/ram'
Parsing XDC File [C:/dev/fpga/MultiCycleRISCV/riscv/Arty-S7-25-Master.xdc]
Finished Parsing XDC File [C:/dev/fpga/MultiCycleRISCV/riscv/Arty-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/dev/fpga/MultiCycleRISCV/riscv/Arty-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/dev/fpga/MultiCycleRISCV/riscv/riscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/dev/fpga/MultiCycleRISCV/riscv/riscv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1244.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1244.117 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1244.117 ; gain = 667.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1244.117 ; gain = 667.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rvmulti/dp/ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1244.117 ; gain = 667.461
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'toggle_value_reg_reg' [C:/dev/fpga/MultiCycleRISCV/riscv/rtl/datapath.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1244.117 ; gain = 667.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  15 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 41    
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1339.734 ; gain = 763.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1348.332 ; gain = 771.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1378.852 ; gain = 802.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1380.848 ; gain = 804.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     3|
|3     |CARRY4      |    29|
|4     |LUT1        |    10|
|5     |LUT2        |    32|
|6     |LUT3        |    40|
|7     |LUT4        |    35|
|8     |LUT5        |   137|
|9     |LUT6        |   859|
|10    |MUXF7       |   256|
|11    |MUXF8       |    64|
|12    |FDCE        |   230|
|13    |FDRE        |  1067|
|14    |LD          |    32|
|15    |IBUF        |     1|
|16    |OBUF        |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.590 ; gain = 913.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1576.590 ; gain = 999.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1585.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1589.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete | Checksum: f8984f6
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1589.445 ; gain = 1174.371
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1589.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/fpga/MultiCycleRISCV/riscv/riscv.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 15:07:14 2025...
