git clone --depth 1 --no-tags https://github.com/Simran27971/Washing_machine_verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/543918556
git clone --depth 1 --no-tags https://github.com/momoph46/Digital-IC-design.git f:/verilog_sva_gh_scraper/data/full_repos/543451291
git clone --depth 1 --no-tags https://github.com/chenchaiah952/Biquad_filter.git f:/verilog_sva_gh_scraper/data/full_repos/543616030
git clone --depth 1 --no-tags https://github.com/HellRain57/I2C_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/544730500
git clone --depth 1 --no-tags https://github.com/guptarohan6502/IPA-22_project-circuiteers.git f:/verilog_sva_gh_scraper/data/full_repos/545681415
git clone --depth 1 --no-tags https://github.com/Simrankumari97/systolic_aaray.git f:/verilog_sva_gh_scraper/data/full_repos/543985201
git clone --depth 1 --no-tags https://github.com/vardhan100/booth_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/544014266
git clone --depth 1 --no-tags https://github.com/LinoVelardita/Computer-Architecture-Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/538372119
git clone --depth 1 --no-tags https://github.com/Pranavi-2001/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/538283764
git clone --depth 1 --no-tags https://github.com/ahmedmadbouly186/verilog-SPI-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/538969233
git clone --depth 1 --no-tags https://github.com/rfeiglewicz/FPGA_equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/539119900
git clone --depth 1 --no-tags https://github.com/joecha5/dlproyecto2.git f:/verilog_sva_gh_scraper/data/full_repos/539195513
git clone --depth 1 --no-tags https://github.com/Hemanth432/Research-project-at-NIT-Warangal.git f:/verilog_sva_gh_scraper/data/full_repos/538583261
git clone --depth 1 --no-tags https://github.com/AndreKunavin/fpga_homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/538123379
git clone --depth 1 --no-tags https://github.com/dlimyh98/CG3207_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/538411182
git clone --depth 1 --no-tags https://github.com/Kelsier33/CS3710-GroupProject.git f:/verilog_sva_gh_scraper/data/full_repos/545718382
git clone --depth 1 --no-tags https://github.com/SDragon1205/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/544064626
git clone --depth 1 --no-tags https://github.com/Abhishek-R-18/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/544544208
git clone --depth 1 --no-tags https://github.com/MontMor4/projetoProcessador.git f:/verilog_sva_gh_scraper/data/full_repos/540556260
git clone --depth 1 --no-tags https://github.com/joshua-d-thomas/EECE-235.git f:/verilog_sva_gh_scraper/data/full_repos/539734604
git clone --depth 1 --no-tags https://github.com/0xLucca/ArqComputadoras-TP1.git f:/verilog_sva_gh_scraper/data/full_repos/542612404
git clone --depth 1 --no-tags https://github.com/XieZeming0917/FPGA_Learn_Prj.git f:/verilog_sva_gh_scraper/data/full_repos/542879045
git clone --depth 1 --no-tags https://github.com/gastonsartori/arq_com-tp1_alu.git f:/verilog_sva_gh_scraper/data/full_repos/542867683
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ex-expressions.git f:/verilog_sva_gh_scraper/data/full_repos/542693047
git clone --depth 1 --no-tags https://github.com/wiszeto/cpe233_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/542720643
git clone --depth 1 --no-tags https://github.com/ApurbaCD/Model_Sim.git f:/verilog_sva_gh_scraper/data/full_repos/541077746
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_gsensor_spi.git f:/verilog_sva_gh_scraper/data/full_repos/539683602
git clone --depth 1 --no-tags https://github.com/Ryuuba/risc-v-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/539582468
git clone --depth 1 --no-tags https://github.com/William-Wang-Chen/ECE385-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/540157971
git clone --depth 1 --no-tags https://github.com/ucantjugglikeme/ce2-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/540910557
git clone --depth 1 --no-tags https://github.com/CarolineXWL89/eecs151-fa22-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/540196751
git clone --depth 1 --no-tags https://github.com/leehj24/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/541410976
git clone --depth 1 --no-tags https://github.com/royenheart/SimulateI2C.git f:/verilog_sva_gh_scraper/data/full_repos/542087210
git clone --depth 1 --no-tags https://github.com/hankpgc/FSM_vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/543709353
git clone --depth 1 --no-tags https://github.com/plChao/digital-circuit-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/544877193
git clone --depth 1 --no-tags https://github.com/mgabryelski1/Arkanoid-game-Elbertv2-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/544423065
git clone --depth 1 --no-tags https://github.com/Shivaganesh1998/Matrix-multiplication-using-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/543905424
git clone --depth 1 --no-tags https://github.com/SnowCharmQ/2022-Fall-Digital-Logic-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/544028351
git clone --depth 1 --no-tags https://github.com/enesharmankaya/QoS-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/543782622
git clone --depth 1 --no-tags https://github.com/akashverma1011/RAM_ROM.git f:/verilog_sva_gh_scraper/data/full_repos/543972715
git clone --depth 1 --no-tags https://github.com/pun49030/ECE253-labs.git f:/verilog_sva_gh_scraper/data/full_repos/543437324
git clone --depth 1 --no-tags https://github.com/Cathy-DYX/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/538886868
git clone --depth 1 --no-tags https://github.com/siimnzou/FPGA_Neuron_Network.git f:/verilog_sva_gh_scraper/data/full_repos/538037754
git clone --depth 1 --no-tags https://github.com/shehab2020556/full-digital-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/538242153
git clone --depth 1 --no-tags https://github.com/LongHoGit/my_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/538520732
git clone --depth 1 --no-tags https://github.com/jineeth-2002/Floating_point_adder.git f:/verilog_sva_gh_scraper/data/full_repos/538186203
git clone --depth 1 --no-tags https://github.com/ShuChenLin/logic_design.git f:/verilog_sva_gh_scraper/data/full_repos/540803347
git clone --depth 1 --no-tags https://github.com/mailmesalah/FLC.git f:/verilog_sva_gh_scraper/data/full_repos/541916391
git clone --depth 1 --no-tags https://github.com/mailmesalah/UART.git f:/verilog_sva_gh_scraper/data/full_repos/542114780
git clone --depth 1 --no-tags https://github.com/luophoe/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/540177271
git clone --depth 1 --no-tags https://github.com/sadmanca/ece241-verilog-snippets.git f:/verilog_sva_gh_scraper/data/full_repos/540983828
git clone --depth 1 --no-tags https://github.com/happaaa/ce6310project.git f:/verilog_sva_gh_scraper/data/full_repos/541271409
git clone --depth 1 --no-tags https://github.com/Chinnaiah21/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/541419861
git clone --depth 1 --no-tags https://github.com/mo-hosni/gpio_control_block.git f:/verilog_sva_gh_scraper/data/full_repos/541571754
git clone --depth 1 --no-tags https://github.com/repyt-margorp/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/544512340
git clone --depth 1 --no-tags https://github.com/BYee7127/VerilogCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/544602958
git clone --depth 1 --no-tags https://github.com/aftermaaath/logic_design_lab.git f:/verilog_sva_gh_scraper/data/full_repos/541962388
git clone --depth 1 --no-tags https://github.com/Ravi-2345/IEEE_754_FLOATING_POINT_MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/543309335
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/538281392
git clone --depth 1 --no-tags https://github.com/ccl19/Medusa_IO.git f:/verilog_sva_gh_scraper/data/full_repos/538842614
git clone --depth 1 --no-tags https://github.com/Quercussi/261210proj.git f:/verilog_sva_gh_scraper/data/full_repos/544963880
git clone --depth 1 --no-tags https://github.com/YoniP31/Pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/539369888
git clone --depth 1 --no-tags https://github.com/kgarima1234/Data-Transfer-between-two-SRAMs-of-different-sizes.git f:/verilog_sva_gh_scraper/data/full_repos/541249646
git clone --depth 1 --no-tags https://github.com/kaursim722/FrogFrenzy.git f:/verilog_sva_gh_scraper/data/full_repos/539151958
git clone --depth 1 --no-tags https://github.com/Pierre120/CSARCH1_HDLProject1.git f:/verilog_sva_gh_scraper/data/full_repos/539305568
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec05-bug-hunt.git f:/verilog_sva_gh_scraper/data/full_repos/539295893
git clone --depth 1 --no-tags https://github.com/Nguyenthehuy1/huy_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/539075439
git clone --depth 1 --no-tags https://github.com/shashankgoud001/SEM5.git f:/verilog_sva_gh_scraper/data/full_repos/539380481
git clone --depth 1 --no-tags https://github.com/dhillirajesh/Traffic-light-control-system.git f:/verilog_sva_gh_scraper/data/full_repos/539608267
git clone --depth 1 --no-tags https://github.com/LautaroVeliz/ArquitecturaDeComputadoras_TP1.git f:/verilog_sva_gh_scraper/data/full_repos/539623694
git clone --depth 1 --no-tags https://github.com/Kowareta993/mig-ddr-controller.git f:/verilog_sva_gh_scraper/data/full_repos/541132717
git clone --depth 1 --no-tags https://github.com/xuzhiqiaoniubi/test.git f:/verilog_sva_gh_scraper/data/full_repos/545539686
git clone --depth 1 --no-tags https://github.com/juanignava/Embebidos.Proyecto2.git f:/verilog_sva_gh_scraper/data/full_repos/542931165
git clone --depth 1 --no-tags https://github.com/vikas-4402/Elevator_System.git f:/verilog_sva_gh_scraper/data/full_repos/544291177
git clone --depth 1 --no-tags https://github.com/Shing227/boxing.git f:/verilog_sva_gh_scraper/data/full_repos/545667394
git clone --depth 1 --no-tags https://github.com/jaden81699/CS-385.git f:/verilog_sva_gh_scraper/data/full_repos/543845229
git clone --depth 1 --no-tags https://github.com/REV623/logic.git f:/verilog_sva_gh_scraper/data/full_repos/543683862
git clone --depth 1 --no-tags https://github.com/Dawn-seagull/CA-Team-Project.git f:/verilog_sva_gh_scraper/data/full_repos/544704140
git clone --depth 1 --no-tags https://github.com/LAVANYA-ramkumar/Design-of-Buck-Boost-Converter-using-esim.git f:/verilog_sva_gh_scraper/data/full_repos/544764461
git clone --depth 1 --no-tags https://github.com/IObundle/iob-pcie.git f:/verilog_sva_gh_scraper/data/full_repos/543337576
git clone --depth 1 --no-tags https://github.com/adityaraj543210/IEEE754_ADD_VER.git f:/verilog_sva_gh_scraper/data/full_repos/543333330
git clone --depth 1 --no-tags https://github.com/mailmesalah/RISC16BitProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/542088554
git clone --depth 1 --no-tags https://github.com/efabless/caravel_mgmt_soc_gf180mcu.git f:/verilog_sva_gh_scraper/data/full_repos/545166594
git clone --depth 1 --no-tags https://github.com/fthbaskin/comporg_fthbaskin.git f:/verilog_sva_gh_scraper/data/full_repos/541674508
git clone --depth 1 --no-tags https://github.com/robfinch/Memory-Cores.git f:/verilog_sva_gh_scraper/data/full_repos/541610514
git clone --depth 1 --no-tags https://github.com/aadithya-hrao/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/544280011
git clone --depth 1 --no-tags https://github.com/mhdr3a/multicycle-stackbased-processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/543729822
git clone --depth 1 --no-tags https://github.com/Netam1313/Synchronous_and_Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/543631238
git clone --depth 1 --no-tags https://github.com/hankpgc/5-stage_MIPS-lite-pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/543706830
git clone --depth 1 --no-tags https://github.com/Alexanderia-Mike/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/543685236
git clone --depth 1 --no-tags https://github.com/haiyin0922/digital-logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/540472724
git clone --depth 1 --no-tags https://github.com/noemiabril/TSConf_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/540162737
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/540274987
git clone --depth 1 --no-tags https://github.com/basaro/AIEDGE6.git f:/verilog_sva_gh_scraper/data/full_repos/542522373
git clone --depth 1 --no-tags https://github.com/Pei-Hsin-Huang/pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/543169224
git clone --depth 1 --no-tags https://github.com/Ashutosh-Rao/Mixed-Signal-FSM-Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/543248060
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Controlling-WS2812b-Addressable-LEDs-using-ARTIX-A7-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/543242752
git clone --depth 1 --no-tags https://github.com/justajoke-1211/SquareRoot.git f:/verilog_sva_gh_scraper/data/full_repos/543992675
git clone --depth 1 --no-tags https://github.com/GoWest279/Xilinx_MPSoC_Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/544684780
git clone --depth 1 --no-tags https://github.com/ItaloAugustoSC/Pratica-1-LAOC-Cache-e-Memoria.git f:/verilog_sva_gh_scraper/data/full_repos/544042239
