set vars(ccopt_logic_cells)   "MXT2_X2B_A9PP140ZTL_C30 AND2_X2B_A9PP140ZTL_C30 AND2_X3B_A9PP140ZTL_C30 AND2_X4B_A9PP140ZTL_C30 AND2_X6B_A9PP140ZTL_C30 OR2_X2B_A9PP140ZTL_C30 OR2_X4B_A9PP140ZTL_C30 AND2_X2B_A9PP140ZTL_C30 AND2_X3B_A9PP140ZTL_C30 AND2_X4B_A9PP140ZTL_C30 NOR2_X4B_A9PP140ZTL_C30 AO21B_X3M_A9PP140ZTL_C30 NOR2_X1B_A9PP140ZTL_C30 AO22_X2M_A9PP140ZTL_C30 OAI22_X2M_A9PP140ZTL_C30 NOR3_X2M_A9PP140ZTL_C30 NAND3_X2M_A9PP140ZTL_C30 NAND2_X6B_A9PP140ZTL_C30"
set vars(ccopt_icg_cells)     "PREICG_X4B_A9PP140ZTL_C30 PREICG_X6B_A9PP140ZTL_C30 PREICG_X7P5B_A9PP140ZTL_C30"
set vars(cts_driver_cells)    "BUF_X7P5B_A9PP140ZTL_C30"
set vars(assign_buffer_cell)  "BUF_X4B_A9PP140ZTL_C30"
set vars(io_attach_cell)      "BUF_X4B_A9PP140ZTL_C30"
set vars(cts_buf_cells)       "BUF_X4B_A9PP140ZTL_C30 BUF_X6B_A9PP140ZTL_C30 BUF_X7P5B_A9PP140ZTL_C30 BUF_X9B_A9PP140ZTL_C30 BUF_X11B_A9PP140ZTL_C30"
set vars(ccopt_buf_cells)     "BUF_X4B_A9PP140ZTL_C30 BUF_X6B_A9PP140ZTL_C30 BUF_X7P5B_A9PP140ZTL_C30 BUF_X9B_A9PP140ZTL_C30 BUF_X11B_A9PP140ZTL_C30 BUF_X13B_A9PP140ZTL_C30 BUF_X16B_A9PP140ZTL_C30"
set vars(ccopt_inv_cells)     "INV_X4B_A9PP140ZTL_C30 INV_X6B_A9PP140ZTL_C30 INV_X7P5B_A9PP140ZTL_C30 INV_X9B_A9PP140ZTL_C30 INV_X11B_A9PP140ZTL_C30 INV_X13B_A9PP140ZTL_C30 INV_X16B_A9PP140ZTL_C30"
set vars(cts_icg_cells)       "PREICG_X4B_A9PP140ZTL_C30 PREICG_X6B_A9PP140ZTL_C30 PREICG_X7P5B_A9PP140ZTL_C30"

