ram_axi4.v,verilog,xil_defaultlib,../../../../cqu_mips.gen/sources_1/ip/ram_axi4/sim/ram_axi4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
