<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <link rel='stylesheet' type='text/css' href='main.css'>
    <link rel='stylesheet' type='text/css' href='cov.css'>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Testplan simulation results</title>
</head>
<body>
    <div class="content">
        <header>
            <nav class="navbar">
                <div class="nav-left">
                    
                    <div class="nav-urls">
                        <a href="./index-top.html" class="button tooltip">
                            <img src="assets/caret.svg" alt="Back" style="transform: scale(-2) translatey(-1px);" />
                            <span class="tooltip-text tooltip-text-right">Go Back</span>
                        </a>
                    </div>
                    

                    <span class="container-title">
                        Target
                    </span>

                    

                    
                    <div class="nav-urls">
                        <a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/testplan/top/target.hjson" class="button tooltip">
                            <img src="assets/code.svg" alt="Source" style="transform: scale(1.25) translatey(1px);"/>
                            <span class="tooltip-text tooltip-text-right">Go to testplan source</span>
                        </a>
                    </div>
                    

                </div>
                
                <div class="nav-right">
                    
                    <div class="nav-item">
                        <img src="./assets/date.svg" alt="Run on"/>
                        12/26/25/35/2025 07:35
                    </div>
                    
                    
                    <div class="nav-item">
                        <img src="./assets/repo.svg" alt="Run on"/>
                        <a target="_blank" href="https://github.com/chipsalliance/i3c-core">i3c-core</a>
                    </div>
                    
                    
                    <div class="nav-item">
                        <img src="./assets/branch.svg" alt="Run on"/>
                        <a target="_blank" href="https://github.com/chipsalliance/i3c-core/tree/main">main</a>
                    </div>
                    
                    
                    <div class="nav-item">
                        <img src="./assets/commit.svg" alt="Run on"/>
                        <a target="_blank" href="https://github.com/chipsalliance/i3c-core/commit/bbbae8f8">bbbae8f8</a>
                    </div>
                    
                </div>
                
            </nav>
        </header>
        <center class='results'>
        <div class="page-wrapper">
            <div class="test-results">
                <div class="table-wrapper">
                    
<h3> Test Results
 </h3><table>
<thead>
<tr><th style="text-align: center;"> Name </th><th>Tests                               </th><th style="text-align: center;"> Max Job Runtime </th><th style="text-align: center;"> Simulated Time </th><th style="text-align: center;"> Passing </th><th style="text-align: center;"> Total </th><th style="text-align: center;">               Pass Rate                </th></tr>
</thead>
<tbody>
<tr><td style="text-align: center;">   <span title='Spawns a TTI agent that reads from TTI descriptor and data queues
and stores received data.

While the agent is running the test issues several private writes
over I3C. Data sent over I3C is compared with data received by
the agent.

The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz.'>i3c_target_write<span>    </td><td>i3c_target_write                    </td><td style="text-align: center;">      2.407      </td><td style="text-align: center;">   10312.302    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Writes a data chunk and its descriptor to TTI TX queues, issues
an I3C private read transfer. Verifies that the data matches.
Repeats the two steps N times.

Writes N data chunks and their descriptors to TTI TX queues,
issues N private read transfers over I3C. For each one verifies
that data matches.

Writes a data chunk and its descriptor to TTI TX queues, issues
an I3C private read transfer which is shorter than the length of
the chunk. Verifies that the received data matches with the chunk.
Repeats the steps N times.

The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz.'>i3c_target_read<span>    </td><td>i3c_target_read                     </td><td style="text-align: center;">     12.759      </td><td style="text-align: center;">   81264.200    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Issues multiple read transactions to the target and randomly selects,
which if transaction has data.

If transaction is selected to contain data, writes a data chunk and
its descriptor to TTI TX queues, and verifies that the data matches.

If transaction doesn't contain data, checks that request is NACKed.'>i3c_target_read_empty<span>    </td><td>i3c_target_read_empty               </td><td style="text-align: center;">      9.589      </td><td style="text-align: center;">   62692.370    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Sends multiple I3C frame, each containing multiple read transactions
with randomly selected addresses.
If transaction addresses I3C target, randomly selects if transaction
returns data or is NACked. Compares returned data if available.

If transaction doesn't address I3C target, expects NACK to be returned.'>i3c_target_read_to_multiple_targets<span>    </td><td>i3c_target_read_to_multiple_targets </td><td style="text-align: center;">     421.606     </td><td style="text-align: center;">  1236207.740   </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Writes an IBI descriptor to the TTI IBI queue. Waits until the
controller services the IBI. Checks if the mandatory byte (MDB)
matches on both sides.

Reads the LAST_IBI_STATUS fields of the TTI STATUS CSR. Ensures
that it is equal to 0 (no error).

Writes an IBI descriptor followed by N bytes of data to the TTI
IBI queue. Waits until the controller services the IBI. Checks if
the mandatory byte (MDB) and data matches on both sides.

Repeats the LAST_IBI_STATUS check.

The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz.'>i3c_target_ibi<span>    </td><td>i3c_target_ibi                      </td><td style="text-align: center;">     17.918      </td><td style="text-align: center;">   39309.270    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Disables ACK-ing IBIs in the I3C controller model, issues an IBI
from the target by writing to TTI IBI queue. Waits for a fixed
time period - sufficiently long for the target to retry sending
the IBI, reads LAST_IBI_STATUS from the TTI STATUS CSR, check
if it is set to 3 (IBI retry).

Re-enables ACK-ing of IBIs in the controller model, waits for the
model to service the IBI, compares the IBI mandatory byte (MDB)
with the one written to the TTI queue. Reads LAST_IBI_STATUS from
the TTI STATUS CSR, check if it is set to 0 (no error).

The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz.'>i3c_target_ibi_retry<span>    </td><td>i3c_target_ibi_retry                </td><td style="text-align: center;">     16.113      </td><td style="text-align: center;">   14399.385    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Sets a limit on how many IBI data bytes may be accepted in the
controller model. Issues an IBI with more data bytes by writing
to the TTI IBI queue, checks if the IBI gets serviced correctly,
compares data.

Issues another IBI with data payload within the set limit, checks
if it gets serviced correctly, compares data.

The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz.'>i3c_target_ibi_data<span>    </td><td>i3c_target_ibi_data                 </td><td style="text-align: center;">      5.760      </td><td style="text-align: center;">   11502.165    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Writes a randomized data chunk to the TTI TX data queue, writes
a corresponding descriptor to the TTI TX descriptor queue.

Issues private write transfers to the target with randomized
payloads, waits until a TTI interrupt is set by polling TTI
INTERRUPT_STATUS CSR. Reads received data from TTI RX queues,
compares it with what has been sent.

Does a private read transfer, compares if the received data equals
the data written to TTI TX queue in the beginning of the test.

The test runs at core clock of 100 and 200 MHz. The slowest clock that does not result in a tSCO violation is 166 MHz.
The I3C bus clock is set to 12.5 MHz.'>i3c_target_writes_and_reads<span>    </td><td>i3c_target_writes_and_reads         </td><td style="text-align: center;">      9.475      </td><td style="text-align: center;">   25648.770    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Verifies target reports no error conditions using CSR and GETSTATUS CCC.
Sends I3C private write with incorrect T-bit value.
Checks that the CSR reports protocol error condition and checks
that RX descriptor has error condition flag set.
Sends GETSTATUS CCC and checks that it also reports protocol error.'>i3c_target_pwrite_err_detection<span>    </td><td>i3c_target_pwrite_err_detection     </td><td style="text-align: center;">     96.560      </td><td style="text-align: center;">   707341.635   </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">   <span title='Verifies target reports no error conditions using CSR and GETSTATUS CCC.
Sends I3C private write with more data than target can receive.
Checks that the CSR doesn't report protocol error condition and checks
that RX descriptor has error condition flag set.
Sends GETSTATUS CCC and checks that it also doesn't report protocol error.'>i3c_target_pwrite_overflow_detection<span>    </td><td>i3c_target_pwrite_overflow_detection</td><td style="text-align: center;">     349.314     </td><td style="text-align: center;">  2572291.722   </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">      </td><td><b>TOTAL</b>                        </td><td style="text-align: center;">                 </td><td style="text-align: center;">                </td><td style="text-align: center;">   10    </td><td style="text-align: center;">  10   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
</tbody>
</table>

                </div>
            </div>
            <div class="progress-table">
                <div class="table-wrapper">
                    
<h3> Testplan Progress
 </h3><table>
<thead>
<tr><th style="text-align: center;"> Implemented tests </th><th style="text-align: center;"> Planned tests </th><th style="text-align: center;">        Implementation progress         </th><th style="text-align: center;"> Passing runs </th><th style="text-align: center;"> Total runs </th><th style="text-align: center;">               Pass rate                </th></tr>
</thead>
<tbody>
<tr><td style="text-align: center;">        10         </td><td style="text-align: center;">      10       </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td><td style="text-align: center;">      10      </td><td style="text-align: center;">     10     </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
</tbody>
</table>

                </div>
            </div>
        </div>
        </center>
    </div>
    <footer>
    </footer>
</body>

<script>
const header = document.querySelector('header');
const colHeaders = document.querySelectorAll("th");
const tableWrapper = document.querySelector('.table-wrapper');

function updateOffsets() {
    const headerHeight = header.offsetHeight + "px";
    tableWrapper.style.marginTop = headerHeight;
    colHeaders.forEach((col) => {
        col.style.top = headerHeight;
    })
}

window.addEventListener('resize', updateOffsets, {passive: true});
window.addEventListener('load', updateOffsets, {passive: true});
</script>

</html>
